{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747004127232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747004127244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 18:55:27 2025 " "Processing started: Sun May 11 18:55:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747004127244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004127244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004127244 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pipe.qip " "Tcl Script File pipe.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pipe.qip " "set_global_assignment -name QIP_FILE pipe.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747004128427 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747004128427 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1747004130210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138728 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138835 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138835 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138835 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138835 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138981 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004138981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004138981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747004138998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139002 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_ball.sv(136) " "Verilog HDL information at vga_ball.sv(136): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747004139123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139130 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_counters " "Found entity 2: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_rom " "Found entity 1: bg_rom" {  } { { "bg_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bg_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom0.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom0 " "Found entity 1: bird_rom0" {  } { { "bird_rom0.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom2 " "Found entity 1: bird_rom2" {  } { { "bird_rom2.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom1 " "Found entity 1: bird_rom1" {  } { { "bird_rom1.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file base_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_rom " "Found entity 1: base_rom" {  } { { "base_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/base_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004139928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004139928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1747004139929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747004140329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004140423 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140423 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140427 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004140433 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1747004140439 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Analysis & Synthesis" 0 -1 1747004140446 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140446 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1747004140446 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140446 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004140457 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004140457 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140461 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140467 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140467 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140467 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747004140467 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004140608 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004140608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004140652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004140652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004140751 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_started vga_ball.sv(40) " "Verilog HDL or VHDL warning at vga_ball.sv(40): object \"game_started\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747004140775 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_ball.sv(120) " "Verilog HDL assignment warning at vga_ball.sv(120): truncated value with size 32 to match size of target (19)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_ball.sv(122) " "Verilog HDL assignment warning at vga_ball.sv(122): truncated value with size 32 to match size of target (19)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ball.sv(128) " "Verilog HDL assignment warning at vga_ball.sv(128): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "vga_ball.sv(137) " "Verilog HDL warning at vga_ball.sv(137): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 137 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(148) " "Verilog HDL assignment warning at vga_ball.sv(148): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(150) " "Verilog HDL assignment warning at vga_ball.sv(150): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140776 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(176) " "Verilog HDL assignment warning at vga_ball.sv(176): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_ball.sv(180) " "Verilog HDL assignment warning at vga_ball.sv(180): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(186) " "Verilog HDL assignment warning at vga_ball.sv(186): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(188) " "Verilog HDL assignment warning at vga_ball.sv(188): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(196) " "Verilog HDL assignment warning at vga_ball.sv(196): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vga_ball.sv(217) " "Verilog HDL assignment warning at vga_ball.sv(217): truncated value with size 32 to match size of target (24)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140777 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(219) " "Verilog HDL assignment warning at vga_ball.sv(219): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140778 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(229) " "Verilog HDL assignment warning at vga_ball.sv(229): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140778 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(230) " "Verilog HDL assignment warning at vga_ball.sv(230): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140778 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(232) " "Verilog HDL assignment warning at vga_ball.sv(232): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140778 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ball.sv(254) " "Verilog HDL assignment warning at vga_ball.sv(254): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140788 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ball.sv(272) " "Verilog HDL assignment warning at vga_ball.sv(272): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140788 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ball.sv(274) " "Verilog HDL assignment warning at vga_ball.sv(274): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747004140788 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bg_rom soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst " "Elaborating entity \"bg_rom\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bg_rom_inst" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004140917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bg_rom.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bg_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bg.mif " "Parameter \"init_file\" = \"bg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141012 ""}  } { { "bg_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afn1 " "Found entity 1: altsyncram_afn1" {  } { { "db/altsyncram_afn1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afn1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated " "Elaborating entity \"altsyncram_afn1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_3na:decode3 " "Elaborating entity \"decode_3na\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_3na:decode3\"" {  } { { "db/altsyncram_afn1.tdf" "decode3" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_afn1.tdf" "rden_decode" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_afn1.tdf" "mux2" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom0 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0 " "Elaborating entity \"bird_rom0\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\"" {  } { { "bird_rom0.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\"" {  } { { "bird_rom0.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird0.mif " "Parameter \"init_file\" = \"bird0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141339 ""}  } { { "bird_rom0.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sin1 " "Found entity 1: altsyncram_sin1" {  } { { "db/altsyncram_sin1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_sin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\|altsyncram_sin1:auto_generated " "Elaborating entity \"altsyncram_sin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\|altsyncram_sin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1 " "Elaborating entity \"bird_rom1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird1" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\"" {  } { { "bird_rom1.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\"" {  } { { "bird_rom1.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird1.mif " "Parameter \"init_file\" = \"bird1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141418 ""}  } { { "bird_rom1.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tin1 " "Found entity 1: altsyncram_tin1" {  } { { "db/altsyncram_tin1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_tin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\|altsyncram_tin1:auto_generated " "Elaborating entity \"altsyncram_tin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\|altsyncram_tin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom2 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2 " "Elaborating entity \"bird_rom2\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird2" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\"" {  } { { "bird_rom2.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\"" {  } { { "bird_rom2.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird2.mif " "Parameter \"init_file\" = \"bird2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141500 ""}  } { { "bird_rom2.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uin1 " "Found entity 1: altsyncram_uin1" {  } { { "db/altsyncram_uin1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_uin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\|altsyncram_uin1:auto_generated " "Elaborating entity \"altsyncram_uin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\|altsyncram_uin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_rom soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst " "Elaborating entity \"base_rom\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "ground_inst" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\"" {  } { { "base_rom.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\"" {  } { { "base_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../base.mif " "Parameter \"init_file\" = \"../base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 37632 " "Parameter \"numwords_a\" = \"37632\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141580 ""}  } { { "base_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgf1 " "Found entity 1: altsyncram_dgf1" {  } { { "db/altsyncram_dgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_dgf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgf1 soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated " "Elaborating entity \"altsyncram_dgf1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/decode_31a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_31a soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated\|decode_31a:rden_decode " "Elaborating entity \"decode_31a\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated\|decode_31a:rden_decode\"" {  } { { "db/altsyncram_dgf1.tdf" "rden_decode" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_dgf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qfb " "Found entity 1: mux_qfb" {  } { { "db/mux_qfb.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/mux_qfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qfb soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated\|mux_qfb:mux2 " "Elaborating entity \"mux_qfb\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_dgf1:auto_generated\|mux_qfb:mux2\"" {  } { { "db/altsyncram_dgf1.tdf" "mux2" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_dgf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst " "Elaborating entity \"pipe_rom\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "pipe_inst" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe_rom.v" "altsyncram_component" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../pipe.mif " "Parameter \"init_file\" = \"../pipe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16640 " "Parameter \"numwords_a\" = \"16640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004141828 ""}  } { { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004141828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgf1 " "Found entity 1: altsyncram_rgf1" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgf1 soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated " "Elaborating entity \"altsyncram_rgf1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004141935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004141935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_rgf1.tdf" "rden_decode" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004141935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004142003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004142003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_rgf1.tdf" "mux2" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004142240 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747004142240 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_rsp_width_adapter" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004142366 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004142366 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747004142366 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_cmd_width_adapter" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142374 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1747004142380 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1747004142380 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004142451 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a8 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a9 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a10 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a11 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a12 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a13 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a14 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a15 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a16 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a17 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a18 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a19 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a20 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a21 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a22 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a23 " "Synthesized away node \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004143416 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_rom:pipe_inst|altsyncram:altsyncram_component|altsyncram_rgf1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747004143416 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747004143416 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod20\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod20" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod10\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod10" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod0" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod11\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod11" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod1" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod12\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod12" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod2\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod2" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod13\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod13" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod3\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod3" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod14\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod14" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod4\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod4" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod15\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod15" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod5\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod5" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod16\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod16" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod6\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod6" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod17\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod17" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod7\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod7" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod18\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod18" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod8\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod8" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod19\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod19" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod9\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod9" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004144485 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747004144485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod20 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod20\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004144548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod20 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144548 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004144548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v4m " "Found entity 1: lpm_divide_v4m" {  } { { "db/lpm_divide_v4m.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/lpm_divide_v4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_a2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod10\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004144795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod10 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747004144795 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747004144795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747004144935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004144935 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747004145763 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\]~1 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[1\]~1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\]~5 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[0\]~5\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\]~9 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[8\]~9\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\]~13 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[7\]~13\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\]~17 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[6\]~17\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\]~21 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[5\]~21\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\]~25 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[4\]~25\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\]~29 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[3\]~29\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\]~33 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[0\]\[2\]~33\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\]~37 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[1\]~37\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\]~41 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[0\]~41\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\]~45 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[8\]~45\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\]~49 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[7\]~49\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\]~53 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[6\]~53\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\]~57 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[5\]~57\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\]~61 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[4\]~61\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\]~65 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[3\]~65\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\]~69 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[1\]\[2\]~69\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\]~73 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[1\]~73\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\]~77 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[0\]~77\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\]~81 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[8\]~81\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\]~85 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[7\]~85\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\]~89 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[6\]~89\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\]~93 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[5\]~93\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\]~97 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[4\]~97\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\]~101 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[3\]~101\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\]~105 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[2\]\[2\]~105\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\]~109 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[1\]~109\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\]~113 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[0\]~113\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\]~117 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[8\]~117\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\]~121 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[7\]~121\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\]~125 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[6\]~125\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\]~129 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[5\]~129\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\]~133 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[4\]~133\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\]~137 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[3\]~137\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\]~141 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[3\]\[2\]~141\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\]~145 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[1\]~145\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\]~149 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[0\]~149\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\]~153 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[8\]~153\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\]~157 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[7\]~157\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\]~161 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[6\]~161\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\]~165 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[5\]~165\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\]~169 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[4\]~169\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\]~173 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[3\]~173\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\]~177 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[4\]\[2\]~177\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\]~181 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[1\]~181\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\]~185 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[0\]~185\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\]~189 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[8\]~189\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\]~193 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[7\]~193\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\]~197 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[6\]~197\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\]~201 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[5\]~201\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\]~205 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[4\]~205\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\]~209 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[3\]~209\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\]~213 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[5\]\[2\]~213\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\]~217 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[1\]~217\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\]~221 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[0\]~221\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\]~225 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[8\]~225\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\]~229 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[7\]~229\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\]~233 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[6\]~233\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\]~237 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[5\]~237\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\]~241 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[4\]~241\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\]~245 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[3\]~245\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\]~249 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[6\]\[2\]~249\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\]~253 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[1\]~253\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\]~257 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[0\]~257\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\]~261 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[8\]~261\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\]~265 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[7\]~265\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\]~269 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[6\]~269\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\]~273 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[5\]~273\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\]~277 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[4\]~277\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\]~281 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[3\]~281\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\]~285 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[7\]\[2\]~285\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\]~289 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[1\]~289\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\]~293 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[0\]~293\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\]~297 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[8\]~297\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\]~301 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[7\]~301\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\]~305 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[6\]~305\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\]~309 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[5\]~309\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\]~313 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[4\]~313\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\]~317 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[3\]~317\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\]~321 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[8\]\[2\]~321\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[8][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\]~325 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[1\]~325\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\]~329 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[0\]~329\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\]~337 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[7\]~337\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\]~341 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[6\]~341\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\]~345 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[5\]~345\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\]~349 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[4\]~349\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\]~353 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[3\]~353\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\] soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~_emulated soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 " "Register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~_emulated\" and latch \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1747004145830 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|pipe_gap_y[9][2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1747004145830 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004149770 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1747004149770 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747004149770 "|soc_system_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747004149770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004150048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "195 " "195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747004164494 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_rom:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_rgf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rgf1.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/altsyncram_rgf1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "pipe_rom.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 264 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004164508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004164796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004165179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747004305278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747004305278 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004305733 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747004305733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7504 " "Implemented 7504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747004305748 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747004305748 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747004305748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6117 " "Implemented 6117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747004305748 ""} { "Info" "ICUT_CUT_TM_RAMS" "376 " "Implemented 376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747004305748 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1747004305748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747004305748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747004305828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 18:58:25 2025 " "Processing ended: Sun May 11 18:58:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747004305828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747004305828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747004305828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747004305828 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pipe.qip " "Tcl Script File pipe.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pipe.qip " "set_global_assignment -name QIP_FILE pipe.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747004308528 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747004308528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747004308574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747004308580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 18:58:27 2025 " "Processing started: Sun May 11 18:58:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747004308580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747004308580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747004308580 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747004309989 ""}
{ "Info" "0" "" "Project  = soc_system" {  } {  } 0 0 "Project  = soc_system" 0 0 "Fitter" 0 0 1747004309989 ""}
{ "Info" "0" "" "Revision = soc_system" {  } {  } 0 0 "Revision = soc_system" 0 0 "Fitter" 0 0 1747004309989 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1747004310207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747004310235 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1747004310260 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1747004310260 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|ram_block1a301 " "Atom \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|ram_block1a301\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1747004310313 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|bg_rom:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_afn1:auto_generated|ram_block1a301"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1747004310313 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747004310593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747004310604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747004311909 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747004312005 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 362 " "No exact pin location assignment(s) for 72 pins of 362 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747004312203 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1747004312218 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1747004312218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747004318871 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747004319632 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747004319632 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 891 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 891 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747004319632 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747004319632 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004319632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "The Timing Analyzer is analyzing 90 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1747004324158 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747004324162 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747004324268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747004324284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324478 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324479 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324479 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747004324486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324490 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324491 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324492 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324493 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324494 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324495 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324495 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747004324502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 1 *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk pin " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(1): *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk could not be matched with a pin" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747004324507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_hps_0_fpga_interfaces.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_hps_0_fpga_interfaces.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\] " "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004324507 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747004324507 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system.sdc " "Reading SDC File: 'soc_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747004324513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747004324516 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324533 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324533 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324536 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add14~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Add14~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Add14~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add14~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324538 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324538 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324541 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add16~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add16~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add16~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Add16~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324542 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324542 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324544 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add18~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add18~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add18~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Add18~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324546 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324546 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324548 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add20~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add20~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Add20~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Add20~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324549 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324549 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324552 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add22~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add22~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add22~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Add22~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324553 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324553 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324556 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add24~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add24~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add24~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Add24~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324557 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324557 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324559 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add26~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add26~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add26~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Add26~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324560 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324560 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324563 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324564 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324564 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324566 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Add30~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Add30~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Add30~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Add30~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Add30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004324567 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747004324567 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1747004324570 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004324577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747004324577 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004324577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747004324577 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004324577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747004324577 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004324577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747004324577 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004324582 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1747004324582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747004324619 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1747004324619 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004324626 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1747004324626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747004324627 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 22 clocks " "Found 22 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.000   clock_27_1 " "  37.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_4 " "  20.000   clock_50_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747004324627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747004324627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747004324746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747004324746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747004324747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747004324749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747004324753 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747004324756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747004324756 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747004324758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747004324913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747004324915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747004324915 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004325391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747004327605 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747004329098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004333694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747004339400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747004344509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004344509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747004347852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747004354004 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747004354004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747004384645 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747004384645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004384647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.00 " "Total time spent on timing analysis during the Fitter is 5.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747004390030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747004390147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747004392742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747004392745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747004395208 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747004406228 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747004406623 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 145 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747004406657 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1747004406657 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "soc_system_top.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1747004406658 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1747004406658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/output_files/soc_system.fit.smsg " "Generated suppressed messages file /homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/output_files/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747004406989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3313 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3097 " "Peak virtual memory: 3097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747004408788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 19:00:08 2025 " "Processing ended: Sun May 11 19:00:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747004408788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747004408788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747004408788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747004408788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747004410695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747004410705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 19:00:10 2025 " "Processing started: Sun May 11 19:00:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747004410705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747004410705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747004410706 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pipe.qip " "Tcl Script File pipe.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pipe.qip " "set_global_assignment -name QIP_FILE pipe.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747004411873 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747004411873 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747004419396 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1747004420739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747004420879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 19:00:20 2025 " "Processing ended: Sun May 11 19:00:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747004420879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747004420879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747004420879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747004420879 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747004421578 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pipe.qip " "Tcl Script File pipe.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pipe.qip " "set_global_assignment -name QIP_FILE pipe.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747004423542 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1747004423542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747004423580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747004423588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 19:00:22 2025 " "Processing started: Sun May 11 19:00:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747004423588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747004423588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747004423588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747004424833 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1747004427076 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1747004427105 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1747004427105 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "The Timing Analyzer is analyzing 90 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747004427881 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747004428074 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747004428142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747004428169 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747004428170 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004428416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428451 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428453 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428453 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1747004428454 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747004428460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428462 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428463 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428464 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428465 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428466 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428467 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428467 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747004428472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 1 *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk pin " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(1): *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk could not be matched with a pin" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_hps_0_fpga_interfaces.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_hps_0_fpga_interfaces.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\] " "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747004428476 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747004428476 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system.sdc " "Reading SDC File: 'soc_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747004428481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747004428484 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428500 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428500 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428503 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|datab " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|datae " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428505 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428505 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428508 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|datae " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428509 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428509 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428511 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Add18~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428512 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428512 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428515 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|dataa " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428516 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428516 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428518 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|datab " "Node \"soc_system0\|vga_ball_0\|Add22~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Add22~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datab " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428519 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428519 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428522 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datae " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428523 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428523 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428525 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428526 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428527 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428526 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428529 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428530 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428530 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428533 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datae " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747004428534 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 176 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747004428534 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747004428536 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004428547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004428547 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004428547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004428547 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004428547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004428547 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004428547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004428547 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004428558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747004428558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004428577 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004428577 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004428584 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004428584 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747004428585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747004428615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747004429171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747004429171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -215.284 " "Worst-case setup slack is -215.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -215.284          -25436.744 clock_50_1  " " -215.284          -25436.744 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004429177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clock_50_1  " "    0.301               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004429204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.058               0.000 clock_50_1  " "   15.058               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004429216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 clock_50_1  " "    0.870               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004429227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.882               0.000 clock_50_1  " "    8.882               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004429235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004429235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.073 ns " "Worst Case Available Settling Time: 37.073 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004429283 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004429283 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747004429360 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004429594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430198 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430198 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004430198 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004430223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004430249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004430276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004430276 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1747004430319 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747004430458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747004430489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747004435049 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004435547 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004435547 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004435549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004435549 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004435549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004435549 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004435549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004435549 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004435558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747004435558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004435559 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004435559 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004435566 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004435566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747004435672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747004435672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -213.148 " "Worst-case setup slack is -213.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -213.148          -25190.393 clock_50_1  " " -213.148          -25190.393 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004435699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clock_50_1  " "    0.268               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004435747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.298               0.000 clock_50_1  " "   15.298               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004435781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 clock_50_1  " "    0.824               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004435812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.912               0.000 clock_50_1  " "    8.912               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004435843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004435843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.088 ns " "Worst Case Available Settling Time: 37.088 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004435891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004435891 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747004435994 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004436233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004436815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004436859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004436903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004436947 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004436947 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Timing Analyzer" 0 0 1747004437003 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747004437183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747004437282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747004441417 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004441932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004441932 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004441932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004441932 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004441933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004441933 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004441933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004441933 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004441942 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747004441942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004441943 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004441943 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004441950 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004441950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747004441970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747004441970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.985 " "Worst-case setup slack is -114.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.985          -12391.132 clock_50_1  " " -114.985          -12391.132 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004442027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock_50_1  " "    0.179               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004442088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.671               0.000 clock_50_1  " "   16.671               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004442140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.478 " "Worst-case removal slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 clock_50_1  " "    0.478               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004442187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.482               0.000 clock_50_1  " "    8.482               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004442230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004442230 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.154 ns " "Worst Case Available Settling Time: 38.154 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004442277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004442277 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747004442428 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004442668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004443382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004443444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004443505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004443567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004443567 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004443639 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747004443639 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Timing Analyzer" 0 0 1747004443640 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747004443842 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[8\]~333 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004444285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004444285 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004444285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004444285 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004444285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004444285 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747004444285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747004444285 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747004444294 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747004444294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004444296 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004444296 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747004444303 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747004444303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747004444324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747004444324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.771 " "Worst-case setup slack is -102.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.771          -10804.952 clock_50_1  " " -102.771          -10804.952 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004444382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clock_50_1  " "    0.144               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004444471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.083               0.000 clock_50_1  " "   17.083               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004444534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clock_50_1  " "    0.435               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004444599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.436               0.000 clock_50_1  " "    8.436               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747004444704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747004444704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.284 ns " "Worst Case Available Settling Time: 38.284 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747004444756 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004444756 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747004444976 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004445216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004446242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004446374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004446459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747004446542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747004446542 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747004446632 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1747004446633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747004449351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747004449371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3322 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3322 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1695 " "Peak virtual memory: 1695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747004450112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 19:00:50 2025 " "Processing ended: Sun May 11 19:00:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747004450112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747004450112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747004450112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747004450112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6860 s " "Quartus Prime Full Compilation was successful. 0 errors, 6860 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747004451504 ""}
