do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:43:56 on Oct 09,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:43:56 on Oct 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./resrun.do line 3
# No Design Loaded!
#     while executing
# "restartCmd -f"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -f"
do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 00:44:11 on Oct 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# do sim.do
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:44:40 on Oct 09,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:44:40 on Oct 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
