onerror resume
wave tags F0 
wave update off
wave zoom range 0 220251875000
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.ddrc_reg_operating_mode -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_lpddr5x_phy.u_CMOSX2_TOP.u_PWROK.PwrOkDly -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.reg_arb_port_en_port0 -tag F0 -radix hexadecimal -select
wave add {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.phy_dfi_init_complete} -tag F0 -radix hexadecimal -select
wave add {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.dh_gs_dfi_init_complete_en} -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_apb_slvtop.coreif.reg_ddrc_dfi_init_start -tag F0 -radix hexadecimal -select
wave add {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_phymstr.dh_gs_phymstr_en} -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_apb_slvtop.coreif.reg_ddrc_dis_auto_refresh -tag F0 -radix hexadecimal -select
wave group write_data -backgroundcolor #006666 -select
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_dp.dfi_data.dfi_wrdata -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_dp.dfi_data.dfi_wrdata_mask -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_dp.dfi_data.dfi_wrdata_mask_per_byte -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_dp.dfi_data.ddrc_phy_dm_i -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_dfi_ic.U_dp_ff.dp0_dfi0_wrdata_P0 -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_dfi_ic.U_dp0.reg_ddrc_dfi_channel_mode -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_lpddr5x_phy.dfi0_wrdata_mask_P1 -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_lpddr5x_phy.dfi0_wrdata_mask_P2 -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_lpddr5x_phy.dfi0_wrdata_mask_P3 -tag F0 -radix hexadecimal
wave add -group write_data hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_axi_m_wstrb -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group MRR -backgroundcolor #004466 -select
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.dh_gs_zq_resistor_shared} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.zq_reset_detected} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.zq_calib_curr_state} -tag F0 -radix mnemonic
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.zq_detected} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.auto_zq_request} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.timer_pulse_x1024_dram} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.zqcs_timer_started} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_zq_calib.auto_zq_timer_x1024} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.sr_mrrw_en} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_load_mr.dh_gs_mr_addr} -tag F0 -radix hexadecimal
wave add -group MRR hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_apb_slvtop.coreif.reg_ddrc_mr_type -tag F0 -radix hexadecimal
wave add -group MRR hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_apb_slvtop.coreif.reg_ddrc_mr_rank -tag F0 -radix hexadecimal
wave add -group MRR hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_apb_slvtop.coreif.reg_ddrc_mr_data -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_bs_zq_calib_short_required} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_load_mr.mr_wr_busy} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_load_mr.zq_calib_short_required} -tag F0 -radix hexadecimal
wave add -group MRR {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_load_mr.dqsosc_req} -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group APB0 -backgroundcolor #226600 -select
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_paddr -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_paddr -tag F0 -radix decimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_apb_decoder.ddrphy_paddr -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_pwdata -tag F0 -radix decimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_pwrite -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.top_signals_intf.apb_master_0_prdata -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_apb_decoder.ddrctl0_addr_range_det -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_DWC_apb_decoder.ddrphy_addr_range_det -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_penable -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_cfg_apb4_s_psel -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.o_lpddr_cfg_apb4_s_pready -tag F0 -radix hexadecimal
wave add -group APB0 hdl_top.LPDDR_P_SUBSYSTEM.o_lpddr_cfg_apb4_s_pslverr -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group reset_apb -backgroundcolor #004466 -select
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_paddr -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_pwdata -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_pwrite -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_psel -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_penable -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_pstrb -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.i_lpddr_syscfg_apb4_s_pprot -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.o_lpddr_syscfg_apb4_s_pready -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.o_lpddr_syscfg_apb4_s_prdata -tag F0 -radix hexadecimal
wave add -group reset_apb hdl_top.LPDDR_P_SUBSYSTEM.o_lpddr_syscfg_apb4_s_pslverr -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group Bump_dec -backgroundcolor #004466 -select
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_MEMRESET_L -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_A -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_ATO -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_ATO_PLL -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.chipA.sub_channel_A.prev_cmd -tag F0 -radix mnemonic
wave add -group Bump_dec hdl_top.chipA.sub_channel_A.cux_cmd -tag F0 -radix mnemonic
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D -tag F0 -radix hexadecimal -subitemconfig { {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[12]} {-radix hexadecimal -select} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[11]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[10]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[9]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[8]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[7]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[6]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[5]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[4]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[3]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[2]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[1]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B0_D[0]} {-radix hexadecimal} }
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D -tag F0 -radix hexadecimal -subitemconfig { {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[12]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[11]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[10]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[9]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[8]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[7]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[6]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[5]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[4]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[3]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[2]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[1]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B1_D[0]} {-radix hexadecimal} }
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_B2_D -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D -tag F0 -radix hexadecimal -subitemconfig { {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[12]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[11]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[10]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[9]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[8]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[7]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[6]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[5]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[4]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[3]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[2]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[1]} {-radix hexadecimal} {hdl_top.LPDDR_P_SUBSYSTEM.BP_B3_D[0]} {-radix hexadecimal} }
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_CK0_C -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_CK0_T -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_CK1_C -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_CK1_T -tag F0 -radix hexadecimal
wave add -group Bump_dec hdl_top.LPDDR_P_SUBSYSTEM.BP_ZN -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group AXI -backgroundcolor #006666 -select
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ACLK -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARESETn -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWVALID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWREADY -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWADDR -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWPROT -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWREGION -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWLEN -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWSIZE -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWLOCK -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWCACHE -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWQOS -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ID_WIDTH -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.USER_WIDTH -tag F0 -radix hexadecimal
wave add -group AXI {hdl_top.generate_active_axi4_master_0.axi4_master_0.AWUSER[0]} -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.WVALID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.AWID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.WREADY -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.WLAST -tag F0 -radix hexadecimal
wave add -group AXI {hdl_top.generate_active_axi4_master_0.axi4_master_0.WUSER[0]} -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.BVALID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.BRESP -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RVALID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RREADY -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA -tag F0 -radix hexadecimal -subitemconfig { {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[255]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[254]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[253]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[252]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[251]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[250]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[249]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[248]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[247]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[246]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[245]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[244]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[243]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[242]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[241]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[240]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[239]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[238]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[237]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[236]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[235]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[234]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[233]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[232]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[231]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[230]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[229]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[228]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[227]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[226]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[225]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[224]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[223]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[222]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[221]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[220]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[219]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[218]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[217]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[216]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[215]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[214]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[213]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[212]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[211]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[210]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[209]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[208]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[207]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[206]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[205]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[204]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[203]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[202]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[201]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[200]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[199]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[198]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[197]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[196]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[195]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[194]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[193]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[192]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[191]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[190]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[189]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[188]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[187]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[186]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[185]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[184]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[183]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[182]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[181]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[180]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[179]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[178]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[177]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[176]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[175]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[174]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[173]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[172]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[171]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[170]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[169]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[168]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[167]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[166]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[165]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[164]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[163]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[162]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[161]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[160]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[159]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[158]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[157]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[156]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[155]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[154]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[153]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[152]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[151]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[150]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[149]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[148]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[147]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[146]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[145]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[144]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[143]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[142]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[141]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[140]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[139]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[138]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[137]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[136]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[135]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[134]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[133]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[132]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[131]} {-radix hexadecimal -select} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[130]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[129]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[128]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[127]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[126]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[125]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[124]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[123]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[122]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[121]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[120]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[119]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[118]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[117]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[116]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[115]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[114]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[113]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[112]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[111]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[110]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[109]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[108]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[107]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[106]} {-radix hexadecimal} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[105]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[104]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[103]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[102]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[101]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[100]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[99]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[98]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[97]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[96]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[95]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[94]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[93]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[92]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[91]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[90]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[89]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[88]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[87]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[86]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[85]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[84]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[83]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[82]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[81]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[80]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[79]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[78]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[77]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[76]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[75]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[74]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[73]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[72]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[71]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[70]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[69]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[68]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[67]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[66]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[65]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[64]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[63]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[62]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[61]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[60]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[59]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[58]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[57]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[56]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[55]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[54]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[53]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[52]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[51]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[50]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[49]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[48]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[47]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[46]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[45]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[44]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[43]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[42]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[41]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[40]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[39]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[38]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[37]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[36]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[35]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[34]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[33]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[32]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[31]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[30]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[29]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[28]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[27]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[26]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[25]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[24]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[23]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[22]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[21]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[20]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[19]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[18]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[17]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[16]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[15]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[14]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[13]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[12]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[11]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[10]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[9]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[8]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[7]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[6]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[5]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[4]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[3]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[2]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[1]} {-radix mnemonic} {hdl_top.generate_active_axi4_master_0.axi4_master_0.RDATA[0]} {-radix mnemonic} }
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RRESP -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RLAST -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.RID -tag F0 -radix hexadecimal
wave add -group AXI {hdl_top.generate_active_axi4_master_0.axi4_master_0.RUSER[0]} -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARVALID -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARREADY -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARADDR -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARLEN -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARSIZE -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARBURST -tag F0 -radix hexadecimal
wave add -group AXI hdl_top.generate_active_axi4_master_0.axi4_master_0.ARID -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave group fsm_states -backgroundcolor #004466 -select
wave add -group fsm_states hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.ddrc_reg_operating_mode -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.gs_global_fsm_sr_hw_lp.sr_st_nxt} -tag F0 -radix mnemonic
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.gs_global_fsm_sr_hw_lp.sr_st_nxt} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.next_state} -tag F0 -radix hexadecimal -backgroundcolor Salmon
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.current_state} -tag F0 -radix mnemonic
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.reg_ddrc_lpddr5} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.lpddr_dev} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.reg_ddrc_lpddr5} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.next_state} -tag F0 -radix mnemonic -backgroundcolor Salmon
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_global_fsm.normal_rd_to_normal_wr_mask} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_phymstr.next_state} -tag F0 -radix mnemonic
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.current_state} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.reg_ddrc_skip_dram_init} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.next_state} -tag F0 -radix hexadecimal
wave add -group fsm_states {hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.U_ddrc.U_ddrc_cp_top.ddrc_ctrl_inst[0].U_ddrc_cp.GEN_DDRC_CPE_EN.U_ddrc_cpe.ts.gs.gs_init_ddr_fsm.current_state} -tag F0 -radix hexadecimal
wave insertion [expr [wave index insertpoint] + 1]
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.reg_ddrc_frequency_ratio_freq0 -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.reg_ddrc_frequency_ratio_freq1 -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.reg_ddrc_frequency_ratio_freq2 -tag F0 -radix hexadecimal -select
wave add hdl_top.LPDDR_P_SUBSYSTEM.u_lpddr_subsys_wrapper.snps_ddr_subsystem_inst.i_uddrctl.reg_ddrc_frequency_ratio_freq3 -tag F0 -radix hexadecimal -select
wave group fsm_states -collapse
wave group AXI -collapse
wave group Bump_dec -collapse
wave group reset_apb -collapse
wave group APB0 -collapse
wave group MRR -collapse
wave group write_data -collapse
wave update on
wave top 0
wave bio set 2010510 Blue
wave bio set 20090 Blue
wave bio set 7 Blue
