Analysis & Synthesis report for VanilaCore
Wed Dec 02 12:09:39 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |soc|core:CORE_0|memory_access:memory_access_0|data_bus_state
 10. State Machine - |soc|core:CORE_0|control_unit:control_unit_0|load_state
 11. State Machine - |soc|core:CORE_0|fetch_stm:fetch_stm_0|state
 12. State Machine - |soc|console:console_0|current_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0|altsyncram_v291:auto_generated
 18. Parameter Settings for User Entity Instance: cross_bar:cross_bar_0
 19. Parameter Settings for User Entity Instance: ram_wb:MEMORY_RAM|ram:RAM_0
 20. Parameter Settings for User Entity Instance: console:console_0
 21. Parameter Settings for User Entity Instance: core:CORE_0|fetch_stm:fetch_stm_0
 22. Parameter Settings for User Entity Instance: core:CORE_0|control_unit:control_unit_0
 23. Parameter Settings for User Entity Instance: core:CORE_0|alu:alu_0
 24. Parameter Settings for User Entity Instance: core:CORE_0|branch_unit:branch_unit_0
 25. Parameter Settings for User Entity Instance: core:CORE_0|memory_access:memory_access_0
 26. Parameter Settings for Inferred Entity Instance: ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "console:console_0"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 02 12:09:39 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; VanilaCore                                  ;
; Top-level Entity Name              ; soc                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,086                                       ;
;     Total combinational functions  ; 4,020                                       ;
;     Dedicated logic registers      ; 1,446                                       ;
; Total registers                    ; 1446                                        ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; soc                ; VanilaCore         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; ../core/wishbone_arbitrer.sv            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv                   ;         ;
; ../core/memory_access.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/memory_access.sv                       ;         ;
; ../core/decode.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/decode.sv                              ;         ;
; ../core/control_unit.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/control_unit.sv                        ;         ;
; ../core/global_pkg.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv                          ;         ;
; ../core/fetch_stm.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv                           ;         ;
; ../core/decoder.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/decoder.sv                             ;         ;
; ../core/debounce.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/debounce.sv                            ;         ;
; ../core/seven_segment.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv                       ;         ;
; ../core/c_code/ROM.hex                  ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/camin/Documents/VanilaCore/core/c_code/ROM.hex                         ;         ;
; ../core/console.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/console.sv                             ;         ;
; ../core/soc.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/soc.sv                                 ;         ;
; ../core/cross_bar.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv                           ;         ;
; ../core/branch_unit.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv                         ;         ;
; ../core/wishbone.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/wishbone.sv                            ;         ;
; ../core/ram_wb.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv                              ;         ;
; ../core/ram.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/ram.sv                                 ;         ;
; ../core/core.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/core.sv                                ;         ;
; ../core/alu.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/alu.sv                                 ;         ;
; ../core/regfile.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/camin/Documents/VanilaCore/core/regfile.sv                             ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal191.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc           ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_v291.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_v291.tdf                  ;         ;
; db/VanilaCore.ram0_ram_6773ddc7.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,086     ;
;                                             ;           ;
; Total combinational functions               ; 4020      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2880      ;
;     -- 3 input functions                    ; 861       ;
;     -- <=2 input functions                  ; 279       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3630      ;
;     -- arithmetic mode                      ; 390       ;
;                                             ;           ;
; Total registers                             ; 1446      ;
;     -- Dedicated logic registers            ; 1446      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 14        ;
; Total memory bits                           ; 131072    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; new_clock ;
; Maximum fan-out                             ; 1453      ;
; Total fan-out                               ; 19583     ;
; Average fan-out                             ; 3.54      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; |soc                                         ; 4020 (1)            ; 1446 (1)                  ; 131072      ; 0            ; 0       ; 0         ; 14   ; 0            ; |soc                                                                                 ; soc               ; work         ;
;    |console:console_0|                       ; 97 (97)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|console:console_0                                                               ; console           ; work         ;
;    |core:CORE_0|                             ; 3764 (236)          ; 1321 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0                                                                     ; core              ; work         ;
;       |alu:alu_0|                            ; 399 (399)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|alu:alu_0                                                           ; alu               ; work         ;
;       |branch_unit:branch_unit_0|            ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|branch_unit:branch_unit_0                                           ; branch_unit       ; work         ;
;       |control_unit:control_unit_0|          ; 35 (35)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|control_unit:control_unit_0                                         ; control_unit      ; work         ;
;       |fetch_stm:fetch_stm_0|                ; 58 (58)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|fetch_stm:fetch_stm_0                                               ; fetch_stm         ; work         ;
;       |memory_access:memory_access_0|        ; 325 (325)           ; 203 (203)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|memory_access:memory_access_0                                       ; memory_access     ; work         ;
;       |regfile:regfile_0|                    ; 2626 (2626)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|core:CORE_0|regfile:regfile_0                                                   ; regfile           ; work         ;
;    |cross_bar:cross_bar_0|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|cross_bar:cross_bar_0                                                           ; cross_bar         ; work         ;
;    |debounce:debounce_rst|                   ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|debounce:debounce_rst                                                           ; debounce          ; work         ;
;    |ram_wb:MEMORY_RAM|                       ; 2 (2)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|ram_wb:MEMORY_RAM                                                               ; ram_wb            ; work         ;
;       |ram:RAM_0|                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|ram_wb:MEMORY_RAM|ram:RAM_0                                                     ; ram               ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_v291:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0|altsyncram_v291:auto_generated ; altsyncram_v291   ; work         ;
;    |seven_segment:seven_segment_0|           ; 71 (71)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|seven_segment:seven_segment_0                                                   ; seven_segment     ; work         ;
;    |wishbone_arbitrer:wishbone_arbitrer_0|   ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |soc|wishbone_arbitrer:wishbone_arbitrer_0                                           ; wishbone_arbitrer ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0|altsyncram_v291:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; db/VanilaCore.ram0_ram_6773ddc7.hdl.mif ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|core:CORE_0|memory_access:memory_access_0|data_bus_state                                                                                                                    ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+
; Name                   ; data_bus_state.UWRITE2 ; data_bus_state.UWRITE1 ; data_bus_state.READ_W2 ; data_bus_state.READ_W1 ; data_bus_state.READ2 ; data_bus_state.READ1 ; data_bus_state.NO_CMD ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+
; data_bus_state.NO_CMD  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 0                     ;
; data_bus_state.READ1   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ; 1                    ; 1                     ;
; data_bus_state.READ2   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ; 0                    ; 1                     ;
; data_bus_state.READ_W1 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.READ_W2 ; 0                      ; 0                      ; 1                      ; 0                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.UWRITE1 ; 0                      ; 1                      ; 0                      ; 0                      ; 0                    ; 0                    ; 1                     ;
; data_bus_state.UWRITE2 ; 1                      ; 0                      ; 0                      ; 0                      ; 0                    ; 0                    ; 1                     ;
+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |soc|core:CORE_0|control_unit:control_unit_0|load_state ;
+-------------------------+-----------------------------------------------+
; Name                    ; load_state.RECIEVE_DATA                       ;
+-------------------------+-----------------------------------------------+
; load_state.SEND_CMD     ; 0                                             ;
; load_state.RECIEVE_DATA ; 1                                             ;
+-------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |soc|core:CORE_0|fetch_stm:fetch_stm_0|state ;
+------------+------------+------------+-----------------------+
; Name       ; state.READ ; state.EXEC ; state.INC             ;
+------------+------------+------------+-----------------------+
; state.READ ; 0          ; 0          ; 0                     ;
; state.INC  ; 1          ; 0          ; 1                     ;
; state.EXEC ; 1          ; 1          ; 0                     ;
+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |soc|console:console_0|current_state                                                       ;
+---------------------+--------------------+---------------------+---------------------+---------------------+
; Name                ; current_state.STOP ; current_state.BIT_S ; current_state.START ; current_state.IDDLE ;
+---------------------+--------------------+---------------------+---------------------+---------------------+
; current_state.IDDLE ; 0                  ; 0                   ; 0                   ; 0                   ;
; current_state.START ; 0                  ; 0                   ; 1                   ; 1                   ;
; current_state.BIT_S ; 0                  ; 1                   ; 0                   ; 1                   ;
; current_state.STOP  ; 1                  ; 0                   ; 0                   ; 1                   ;
+---------------------+--------------------+---------------------+---------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; core:CORE_0|control_unit:control_unit_0|memory_operation[2,3] ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|control_unit:control_unit_0|jmp_target_src[2,3]   ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|control_unit:control_unit_0|sr2_src[1..3]         ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.DAT_O[0..31]       ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.WE                 ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|control_unit:control_unit_0|jmp_target_src[0]     ; Merged with core:CORE_0|control_unit:control_unit_0|enable_branch  ;
; core:CORE_0|memory_access:memory_access_0|data_bus.STB        ; Merged with core:CORE_0|memory_access:memory_access_0|data_bus.CYC ;
; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.STB                ; Merged with core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC         ;
; core:CORE_0|control_unit:control_unit_0|regfile_src[3]        ; Stuck at GND due to stuck port data_in                             ;
; core:CORE_0|memory_access:memory_access_0|data_bus_state~2    ; Lost fanout                                                        ;
; core:CORE_0|memory_access:memory_access_0|data_bus_state~3    ; Lost fanout                                                        ;
; core:CORE_0|memory_access:memory_access_0|data_bus_state~4    ; Lost fanout                                                        ;
; core:CORE_0|memory_access:memory_access_0|data_bus_state~5    ; Lost fanout                                                        ;
; core:CORE_0|control_unit:control_unit_0|load_state~5          ; Lost fanout                                                        ;
; core:CORE_0|control_unit:control_unit_0|load_state~6          ; Lost fanout                                                        ;
; core:CORE_0|control_unit:control_unit_0|load_state~7          ; Lost fanout                                                        ;
; core:CORE_0|fetch_stm:fetch_stm_0|state~4                     ; Lost fanout                                                        ;
; core:CORE_0|fetch_stm:fetch_stm_0|state~5                     ; Lost fanout                                                        ;
; console:console_0|current_state~6                             ; Lost fanout                                                        ;
; console:console_0|current_state~7                             ; Lost fanout                                                        ;
; console:console_0|current_state~8                             ; Lost fanout                                                        ;
; console:console_0|current_state~9                             ; Lost fanout                                                        ;
; seven_segment:seven_segment_0|cnt[16..31]                     ; Lost fanout                                                        ;
; Total Number of Removed Registers = 73                        ;                                                                    ;
+---------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1446  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1361  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+---------------------------------------------+---------------------------------------+------+
; Register Name                               ; Megafunction                          ; Type ;
+---------------------------------------------+---------------------------------------+------+
; ram_wb:MEMORY_RAM|ram:RAM_0|addr_reg[0..11] ; ram_wb:MEMORY_RAM|ram:RAM_0|ram_rtl_0 ; RAM  ;
+---------------------------------------------+---------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |soc|core:CORE_0|fetch_stm:fetch_stm_0|PC[9]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|seven_segment:seven_segment_0|data[0]                     ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |soc|core:CORE_0|memory_access:memory_access_0|address_reg[11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|memory_access:memory_access_0|data_2[15]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |soc|core:CORE_0|fetch_stm:fetch_stm_0|PC[1]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[31][29]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[30][27]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[29][25]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[28][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[27][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[26][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[25][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[24][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[23][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[22][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[21][4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[20][0]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[19][13]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[18][31]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[17][31]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[16][20]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[15][31]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[14][31]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[13][18]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[12][24]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[11][9]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[10][10]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[9][14]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[8][10]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[7][5]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[6][10]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[5][24]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[4][13]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[3][16]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[2][3]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[1][30]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|regfile:regfile_0|REGS[0][3]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |soc|core:CORE_0|memory_access:memory_access_0|data_1[5]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |soc|console:console_0|shamnt[0]                               ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |soc|core:CORE_0|fetch_stm:fetch_stm_0|PC[17]                  ;
; 129:1              ; 3 bits    ; 258 LEs       ; 57 LEs               ; 201 LEs                ; Yes        ; |soc|core:CORE_0|control_unit:control_unit_0|regfile_src[0]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc|seven_segment:seven_segment_0|Mux3                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |soc|core:CORE_0|control_unit:control_unit_0|load_state        ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |soc|core:CORE_0|Selector94                                    ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |soc|cross_bar:cross_bar_0|cpu.DAT_I[22]                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |soc|core:CORE_0|fetch_stm:fetch_stm_0|Selector24              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |soc|core:CORE_0|regfile:regfile_0|Mux53                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |soc|core:CORE_0|regfile:regfile_0|Mux66                       ;
; 58:1               ; 8 bits    ; 304 LEs       ; 272 LEs              ; 32 LEs                 ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 59:1               ; 3 bits    ; 117 LEs       ; 102 LEs              ; 15 LEs                 ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 60:1               ; 2 bits    ; 80 LEs        ; 68 LEs               ; 12 LEs                 ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 62:1               ; 4 bits    ; 164 LEs       ; 148 LEs              ; 16 LEs                 ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 61:1               ; 7 bits    ; 280 LEs       ; 252 LEs              ; 28 LEs                 ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 63:1               ; 2 bits    ; 84 LEs        ; 76 LEs               ; 8 LEs                  ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 76 LEs               ; 8 LEs                  ; No         ; |soc|core:CORE_0|regfile:regfile_0|REGS                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0|altsyncram_v291:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar:cross_bar_0  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MEMORY_START   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; MEMORY_END     ; 00000000000011111111111111111111 ; Unsigned Binary ;
; UART_START     ; 00000000000100000000000000000000 ; Unsigned Binary ;
; UART_END       ; 00000000000100000000000000000000 ; Unsigned Binary ;
; DISPLAY_START  ; 00000001000000000000000000000000 ; Unsigned Binary ;
; DISPLAY_END    ; 00000001000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_wb:MEMORY_RAM|ram:RAM_0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                  ;
; ADDR_WIDTH     ; 12    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: console:console_0 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; FREQUENCY      ; 25000000 ; Signed Integer                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                     ;
; DELAY_CLOCKS   ; 217      ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE_0|fetch_stm:fetch_stm_0 ;
+-----------------+----------------------------------+---------------------------+
; Parameter Name  ; Value                            ; Type                      ;
+-----------------+----------------------------------+---------------------------+
; PC_RESET_VECTOR ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+-----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE_0|control_unit:control_unit_0 ;
+----------------+--------------+------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                 ;
+----------------+--------------+------------------------------------------------------+
; OP_IMM         ; 0010011      ; Unsigned Binary                                      ;
; LUI            ; 0110111      ; Unsigned Binary                                      ;
; AUIPC          ; 0010111      ; Unsigned Binary                                      ;
; LOAD           ; 0000011      ; Unsigned Binary                                      ;
; JAL            ; 1101111      ; Unsigned Binary                                      ;
; STORE          ; 0100011      ; Unsigned Binary                                      ;
; JARL           ; 1100111      ; Unsigned Binary                                      ;
; BRANCH         ; 1100011      ; Unsigned Binary                                      ;
; OP             ; 0110011      ; Unsigned Binary                                      ;
; SYSTEM         ; 1110011      ; Unsigned Binary                                      ;
; ENVIROMENT     ; 000          ; Unsigned Binary                                      ;
; ECALL          ; 000000000000 ; Unsigned Binary                                      ;
; EBREAK         ; 000000000001 ; Unsigned Binary                                      ;
; CSRRW          ; 001          ; Unsigned Binary                                      ;
; CSRRS          ; 010          ; Unsigned Binary                                      ;
; CSRRC          ; 011          ; Unsigned Binary                                      ;
; CSRRWI         ; 101          ; Unsigned Binary                                      ;
; CSRRSI         ; 110          ; Unsigned Binary                                      ;
; CSRRCI         ; 111          ; Unsigned Binary                                      ;
+----------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE_0|alu:alu_0 ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; ADD            ; 0000000000 ; Unsigned Binary                      ;
; SUB            ; 0100000000 ; Unsigned Binary                      ;
; SLL            ; 0000000001 ; Unsigned Binary                      ;
; SLT            ; 0000000010 ; Unsigned Binary                      ;
; SLTU           ; 0000000011 ; Unsigned Binary                      ;
; XOR            ; 0000000100 ; Unsigned Binary                      ;
; SRL            ; 0000000101 ; Unsigned Binary                      ;
; SRA            ; 0100000101 ; Unsigned Binary                      ;
; OR             ; 0000000110 ; Unsigned Binary                      ;
; AND            ; 0000000111 ; Unsigned Binary                      ;
; ADDI           ; ZZZZZZZ000 ; Unsigned Binary                      ;
; SLTI           ; ZZZZZZZ010 ; Unsigned Binary                      ;
; SLTIU          ; ZZZZZZZ011 ; Unsigned Binary                      ;
; XORI           ; ZZZZZZZ100 ; Unsigned Binary                      ;
; ORI            ; ZZZZZZZ110 ; Unsigned Binary                      ;
; ANDI           ; ZZZZZZZ111 ; Unsigned Binary                      ;
; SLLI           ; ZZZZZZZ001 ; Unsigned Binary                      ;
; SRLI           ; ZZZZZZZ101 ; Unsigned Binary                      ;
; SRAI           ; 0100000101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE_0|branch_unit:branch_unit_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; BEQ            ; 000   ; Unsigned Binary                                           ;
; BNE            ; 001   ; Unsigned Binary                                           ;
; BLT            ; 100   ; Unsigned Binary                                           ;
; BGE            ; 101   ; Unsigned Binary                                           ;
; BLTU           ; 110   ; Unsigned Binary                                           ;
; BGEU           ; 111   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE_0|memory_access:memory_access_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LB             ; 000   ; Unsigned Binary                                               ;
; LH             ; 001   ; Unsigned Binary                                               ;
; LW             ; 010   ; Unsigned Binary                                               ;
; LBU            ; 100   ; Unsigned Binary                                               ;
; LHU            ; 101   ; Unsigned Binary                                               ;
; SB             ; 000   ; Unsigned Binary                                               ;
; SH             ; 001   ; Unsigned Binary                                               ;
; SW             ; 010   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------+
; Parameter Name                     ; Value                                   ; Type               ;
+------------------------------------+-----------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped            ;
; WIDTH_A                            ; 32                                      ; Untyped            ;
; WIDTHAD_A                          ; 12                                      ; Untyped            ;
; NUMWORDS_A                         ; 4096                                    ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped            ;
; WIDTH_B                            ; 1                                       ; Untyped            ;
; WIDTHAD_B                          ; 1                                       ; Untyped            ;
; NUMWORDS_B                         ; 1                                       ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped            ;
; BYTE_SIZE                          ; 8                                       ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped            ;
; INIT_FILE                          ; db/VanilaCore.ram0_ram_6773ddc7.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_v291                         ; Untyped            ;
+------------------------------------+-----------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 4096                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "console:console_0"                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 1446                        ;
;     ENA               ; 1274                        ;
;     ENA SCLR          ; 62                          ;
;     ENA SCLR SLD      ; 12                          ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 38                          ;
;     plain             ; 47                          ;
; cycloneiii_lcell_comb ; 4036                        ;
;     arith             ; 390                         ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 270                         ;
;     normal            ; 3646                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 591                         ;
;         4 data inputs ; 2880                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.10                       ;
; Average LUT depth     ; 10.51                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Dec 02 12:09:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv
    Info (12023): Found entity 1: wishbone_arbitrer File: C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv
    Info (12023): Found entity 1: memory_access File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/camin/Documents/VanilaCore/core/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv
    Info (12022): Found design unit 1: global_pkg (SystemVerilog) File: C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv
    Info (12023): Found entity 1: fetch_stm File: C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/camin/Documents/VanilaCore/core/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv
    Info (12023): Found entity 1: VGA File: C:/Users/camin/Documents/VanilaCore/core/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv
    Info (12023): Found entity 1: debounce File: C:/Users/camin/Documents/VanilaCore/core/debounce.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv
    Info (12023): Found entity 1: seven_segment File: C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv
    Info (12023): Found entity 1: console File: C:/Users/camin/Documents/VanilaCore/core/console.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv
    Info (12023): Found entity 1: soc File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv
    Info (12023): Found entity 1: cross_bar File: C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv
    Info (12023): Found entity 1: branch_unit File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv
    Info (12023): Found entity 1: WB4 File: C:/Users/camin/Documents/VanilaCore/core/wishbone.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv
    Info (12023): Found entity 1: ram_wb File: C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/camin/Documents/VanilaCore/core/ram.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv
    Info (12023): Found entity 1: core File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/camin/Documents/VanilaCore/core/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/camin/Documents/VanilaCore/core/regfile.sv Line: 5
Info (12127): Elaborating entity "soc" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_rst" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 41
Warning (10230): Verilog HDL assignment warning at debounce.sv(20): truncated value with size 32 to match size of target (22) File: C:/Users/camin/Documents/VanilaCore/core/debounce.sv Line: 20
Info (12128): Elaborating entity "WB4" for hierarchy "WB4:inst_bus" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 44
Info (12128): Elaborating entity "cross_bar" for hierarchy "cross_bar:cross_bar_0" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 64
Info (12128): Elaborating entity "wishbone_arbitrer" for hierarchy "wishbone_arbitrer:wishbone_arbitrer_0" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 71
Warning (10230): Verilog HDL assignment warning at wishbone_arbitrer.sv(21): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv Line: 21
Warning (10230): Verilog HDL assignment warning at wishbone_arbitrer.sv(22): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv Line: 22
Info (12128): Elaborating entity "ram_wb" for hierarchy "ram_wb:MEMORY_RAM" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 75
Info (12128): Elaborating entity "ram" for hierarchy "ram_wb:MEMORY_RAM|ram:RAM_0" File: C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv Line: 14
Info (10648): Verilog HDL Display System Task info at ram.sv(34): Init memory File: C:/Users/camin/Documents/VanilaCore/core/ram.sv Line: 34
Warning (10850): Verilog HDL warning at ram.sv(38): number of words (285) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/camin/Documents/VanilaCore/core/ram.sv Line: 38
Info (12128): Elaborating entity "console" for hierarchy "console:console_0" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 76
Warning (10230): Verilog HDL assignment warning at console.sv(83): truncated value with size 8 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/console.sv Line: 83
Warning (10230): Verilog HDL assignment warning at console.sv(94): truncated value with size 32 to match size of target (3) File: C:/Users/camin/Documents/VanilaCore/core/console.sv Line: 94
Info (12128): Elaborating entity "seven_segment" for hierarchy "seven_segment:seven_segment_0" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 81
Warning (10230): Verilog HDL assignment warning at seven_segment.sv(56): truncated value with size 32 to match size of target (2) File: C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv Line: 56
Info (12128): Elaborating entity "core" for hierarchy "core:CORE_0" File: C:/Users/camin/Documents/VanilaCore/core/soc.sv Line: 89
Warning (10958): SystemVerilog warning at core.sv(130): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 130
Info (12128): Elaborating entity "fetch_stm" for hierarchy "core:CORE_0|fetch_stm:fetch_stm_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 58
Info (12128): Elaborating entity "decode" for hierarchy "core:CORE_0|decode:decode_bus" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 61
Info (12128): Elaborating entity "decoder" for hierarchy "core:CORE_0|decoder:decoder_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 67
Warning (10230): Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10) File: C:/Users/camin/Documents/VanilaCore/core/decoder.sv Line: 26
Info (12128): Elaborating entity "control_unit" for hierarchy "core:CORE_0|control_unit:control_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 112
Warning (10175): Verilog HDL warning at control_unit.sv(248): ignoring unsupported system task File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 248
Warning (10958): SystemVerilog warning at control_unit.sv(240): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 240
Warning (10958): SystemVerilog warning at control_unit.sv(237): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/control_unit.sv Line: 237
Info (12128): Elaborating entity "regfile" for hierarchy "core:CORE_0|regfile:regfile_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 150
Info (12128): Elaborating entity "alu" for hierarchy "core:CORE_0|alu:alu_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 169
Warning (10272): Verilog HDL Case Statement warning at alu.sv(51): case item expression covers a value already covered by a previous case item File: C:/Users/camin/Documents/VanilaCore/core/alu.sv Line: 51
Info (12128): Elaborating entity "branch_unit" for hierarchy "core:CORE_0|branch_unit:branch_unit_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 181
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 27
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 28
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 29
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 30
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 31
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 32
Warning (10230): Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv Line: 33
Info (12128): Elaborating entity "memory_access" for hierarchy "core:CORE_0|memory_access:memory_access_0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 235
Warning (10958): SystemVerilog warning at memory_access.sv(50): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 50
Warning (10230): Verilog HDL assignment warning at memory_access.sv(59): truncated value with size 32 to match size of target (1) File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 59
Warning (10027): Verilog HDL or VHDL warning at the memory_access.sv(82): index expression is not wide enough to address all of the elements in the array File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 82
Warning (10958): SystemVerilog warning at memory_access.sv(222): unique or priority keyword makes case statement complete File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 222
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "ram_wb:MEMORY_RAM|ram:RAM_0|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: C:/Users/camin/Documents/VanilaCore/core/ram.sv Line: 14
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_wb:MEMORY_RAM|ram:RAM_0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773ddc7.hdl.mif
Info (12130): Elaborated megafunction instantiation "ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram_wb:MEMORY_RAM|ram:RAM_0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VanilaCore.ram0_ram_6773ddc7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v291.tdf
    Info (12023): Found entity 1: altsyncram_v291 File: C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_v291.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "core:CORE_0|Add0~0" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~2" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~4" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~32" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~34" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~36" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~38" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~40" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~42" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~44" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~46" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
    Info (17048): Logic cell "core:CORE_0|Add0~48" File: C:/Users/camin/Documents/VanilaCore/core/core.sv Line: 133
Info (144001): Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5213 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 5167 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Wed Dec 02 12:09:39 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg.


