Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 03:45:41 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_awready_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg[0]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg[1]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg[2]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg[3]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg_rep[0]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg_rep[1]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg_rep[2]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/cmd_index_reg_rep[3]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/data_index_reg[0]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/data_index_reg[1]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/data_index_reg[2]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/init_done_reg/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/state_reg[0]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/state_reg[1]/CLR, design_1_i/myOLEDrgb_0/inst/u_oled_controller/state_reg[2]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on DC relative to clock(s) clk_fpga_0
Related violations: <none>


