// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_AXIvideo2MultiPixStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_video_TDATA,
        s_axis_video_TVALID,
        s_axis_video_TREADY,
        s_axis_video_TKEEP,
        s_axis_video_TSTRB,
        s_axis_video_TUSER,
        s_axis_video_TLAST,
        s_axis_video_TID,
        s_axis_video_TDEST,
        srcYUV_din,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_full_n,
        srcYUV_write,
        enableInput_val,
        Height_val,
        WidthIn_val,
        colorFormat_val,
        height_val4_c3_din,
        height_val4_c3_num_data_valid,
        height_val4_c3_fifo_cap,
        height_val4_c3_full_n,
        height_val4_c3_write,
        width_val7_c4_din,
        width_val7_c4_num_data_valid,
        width_val7_c4_fifo_cap,
        width_val7_c4_full_n,
        width_val7_c4_write,
        enableInput_val15_c_din,
        enableInput_val15_c_num_data_valid,
        enableInput_val15_c_fifo_cap,
        enableInput_val15_c_full_n,
        enableInput_val15_c_write,
        colorFormat_val20_c5_din,
        colorFormat_val20_c5_num_data_valid,
        colorFormat_val20_c5_fifo_cap,
        colorFormat_val20_c5_full_n,
        colorFormat_val20_c5_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] s_axis_video_TDATA;
input   s_axis_video_TVALID;
output   s_axis_video_TREADY;
input  [3:0] s_axis_video_TKEEP;
input  [3:0] s_axis_video_TSTRB;
input  [0:0] s_axis_video_TUSER;
input  [0:0] s_axis_video_TLAST;
input  [0:0] s_axis_video_TID;
input  [0:0] s_axis_video_TDEST;
output  [29:0] srcYUV_din;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_full_n;
output   srcYUV_write;
input  [7:0] enableInput_val;
input  [15:0] Height_val;
input  [15:0] WidthIn_val;
input  [7:0] colorFormat_val;
output  [15:0] height_val4_c3_din;
input  [2:0] height_val4_c3_num_data_valid;
input  [2:0] height_val4_c3_fifo_cap;
input   height_val4_c3_full_n;
output   height_val4_c3_write;
output  [15:0] width_val7_c4_din;
input  [2:0] width_val7_c4_num_data_valid;
input  [2:0] width_val7_c4_fifo_cap;
input   width_val7_c4_full_n;
output   width_val7_c4_write;
output  [7:0] enableInput_val15_c_din;
input  [2:0] enableInput_val15_c_num_data_valid;
input  [2:0] enableInput_val15_c_fifo_cap;
input   enableInput_val15_c_full_n;
output   enableInput_val15_c_write;
output  [7:0] colorFormat_val20_c5_din;
input  [2:0] colorFormat_val20_c5_num_data_valid;
input  [2:0] colorFormat_val20_c5_fifo_cap;
input   colorFormat_val20_c5_full_n;
output   colorFormat_val20_c5_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_axis_video_TREADY;
reg srcYUV_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    height_val4_c3_blk_n;
reg    width_val7_c4_blk_n;
reg    enableInput_val15_c_blk_n;
reg    colorFormat_val20_c5_blk_n;
reg    ap_block_state1;
wire   [0:0] icmp_ln834_fu_286_p2;
reg   [0:0] icmp_ln834_reg_400;
wire   [10:0] trunc_ln827_fu_292_p1;
reg   [10:0] trunc_ln827_reg_404;
wire    ap_CS_fsm_state2;
wire   [10:0] trunc_ln828_fu_296_p1;
reg   [10:0] trunc_ln828_reg_409;
wire   [0:0] cond_fu_300_p2;
reg   [0:0] cond_reg_429;
wire   [0:0] cmp10402_fu_313_p2;
reg   [0:0] cmp10402_reg_437;
wire    ap_CS_fsm_state4;
wire   [0:0] xor_ln897_fu_318_p2;
reg   [0:0] xor_ln897_reg_442;
wire   [0:0] and_ln897_fu_342_p2;
reg   [0:0] and_ln897_reg_453;
wire    ap_CS_fsm_state5;
wire   [0:0] select_ln897_fu_360_p3;
reg   [0:0] select_ln897_reg_464;
wire    ap_CS_fsm_state8;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_done;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_idle;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_ready;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_s_axis_video_TREADY;
wire   [29:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out_ap_vld;
wire   [0:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_last_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_last_out_ap_vld;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_done;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_idle;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_ready;
wire   [29:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_din;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_write;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_s_axis_video_TREADY;
wire   [0:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out_ap_vld;
wire   [29:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_axi_data_7_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_axi_data_7_out_ap_vld;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_done;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_idle;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_ready;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_s_axis_video_TREADY;
wire   [29:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out_ap_vld;
wire   [0:0] grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out;
wire    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out_ap_vld;
reg    grp_reg_unsigned_short_s_fu_274_ap_start;
wire    grp_reg_unsigned_short_s_fu_274_ap_done;
wire    grp_reg_unsigned_short_s_fu_274_ap_idle;
wire    grp_reg_unsigned_short_s_fu_274_ap_ready;
reg    grp_reg_unsigned_short_s_fu_274_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_274_ap_return;
reg    ap_block_state1_ignore_call19;
reg    grp_reg_unsigned_short_s_fu_280_ap_start;
wire    grp_reg_unsigned_short_s_fu_280_ap_done;
wire    grp_reg_unsigned_short_s_fu_280_ap_idle;
wire    grp_reg_unsigned_short_s_fu_280_ap_ready;
reg    grp_reg_unsigned_short_s_fu_280_ap_ce;
wire   [15:0] grp_reg_unsigned_short_s_fu_280_ap_return;
reg    ap_block_state1_ignore_call21;
reg   [0:0] sof_reg_180;
wire    ap_CS_fsm_state10;
reg   [0:0] axi_last_2_reg_192;
reg    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [29:0] axi_data_6_fu_116;
reg    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg;
wire   [0:0] icmp_ln845_fu_327_p2;
wire    ap_CS_fsm_state6;
reg    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [0:0] axi_last_4_loc_fu_100;
reg   [10:0] i_fu_120;
wire   [10:0] i_4_fu_332_p2;
reg    colorFormat_val20_c5_write_local;
reg    enableInput_val15_c_write_local;
reg    width_val7_c4_write_local;
reg    height_val4_c3_write_local;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg = 1'b0;
#0 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg = 1'b0;
#0 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg = 1'b0;
#0 i_fu_120 = 11'd0;
end

design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start),
    .ap_done(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_done),
    .ap_idle(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_idle),
    .ap_ready(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_ready),
    .s_axis_video_TVALID(s_axis_video_TVALID),
    .s_axis_video_TDATA(s_axis_video_TDATA),
    .s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_s_axis_video_TREADY),
    .s_axis_video_TKEEP(s_axis_video_TKEEP),
    .s_axis_video_TSTRB(s_axis_video_TSTRB),
    .s_axis_video_TUSER(s_axis_video_TUSER),
    .s_axis_video_TLAST(s_axis_video_TLAST),
    .s_axis_video_TID(s_axis_video_TID),
    .s_axis_video_TDEST(s_axis_video_TDEST),
    .axi_data_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out),
    .axi_data_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out_ap_vld),
    .axi_last_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_last_out),
    .axi_last_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_last_out_ap_vld)
);

design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start),
    .ap_done(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_done),
    .ap_idle(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_idle),
    .ap_ready(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_ready),
    .s_axis_video_TVALID(s_axis_video_TVALID),
    .srcYUV_din(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_din),
    .srcYUV_num_data_valid(5'd0),
    .srcYUV_fifo_cap(5'd0),
    .srcYUV_full_n(srcYUV_full_n),
    .srcYUV_write(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_write),
    .sof_4(sof_reg_180),
    .axi_last_2(axi_last_2_reg_192),
    .axi_data_6(axi_data_6_fu_116),
    .empty(trunc_ln828_reg_409),
    .cond(cond_reg_429),
    .s_axis_video_TDATA(s_axis_video_TDATA),
    .s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_s_axis_video_TREADY),
    .s_axis_video_TKEEP(s_axis_video_TKEEP),
    .s_axis_video_TSTRB(s_axis_video_TSTRB),
    .s_axis_video_TUSER(s_axis_video_TUSER),
    .s_axis_video_TLAST(s_axis_video_TLAST),
    .s_axis_video_TID(s_axis_video_TID),
    .s_axis_video_TDEST(s_axis_video_TDEST),
    .eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out),
    .eol_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out_ap_vld),
    .axi_data_7_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_axi_data_7_out),
    .axi_data_7_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_axi_data_7_out_ap_vld)
);

design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start),
    .ap_done(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_done),
    .ap_idle(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_idle),
    .ap_ready(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_ready),
    .s_axis_video_TVALID(s_axis_video_TVALID),
    .axi_data_7_reload(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_axi_data_7_out),
    .select_ln897(select_ln897_reg_464),
    .eol_reload(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out),
    .s_axis_video_TDATA(s_axis_video_TDATA),
    .s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_s_axis_video_TREADY),
    .s_axis_video_TKEEP(s_axis_video_TKEEP),
    .s_axis_video_TSTRB(s_axis_video_TSTRB),
    .s_axis_video_TUSER(s_axis_video_TUSER),
    .s_axis_video_TLAST(s_axis_video_TLAST),
    .s_axis_video_TID(s_axis_video_TID),
    .s_axis_video_TDEST(s_axis_video_TDEST),
    .axi_data_4_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out),
    .axi_data_4_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out_ap_vld),
    .axi_last_4_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out),
    .axi_last_4_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out_ap_vld)
);

design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_274(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_unsigned_short_s_fu_274_ap_start),
    .ap_done(grp_reg_unsigned_short_s_fu_274_ap_done),
    .ap_idle(grp_reg_unsigned_short_s_fu_274_ap_idle),
    .ap_ready(grp_reg_unsigned_short_s_fu_274_ap_ready),
    .ap_ce(grp_reg_unsigned_short_s_fu_274_ap_ce),
    .d(Height_val),
    .ap_return(grp_reg_unsigned_short_s_fu_274_ap_return)
);

design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_unsigned_short_s_fu_280_ap_start),
    .ap_done(grp_reg_unsigned_short_s_fu_280_ap_done),
    .ap_idle(grp_reg_unsigned_short_s_fu_280_ap_idle),
    .ap_ready(grp_reg_unsigned_short_s_fu_280_ap_ready),
    .ap_ce(grp_reg_unsigned_short_s_fu_280_ap_ce),
    .d(WidthIn_val),
    .ap_return(grp_reg_unsigned_short_s_fu_280_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln834_reg_400 == 1'd1) | (icmp_ln845_fu_327_p2 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_ready == 1'b1)) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln834_reg_400 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_ready == 1'b1)) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln834_reg_400 == 1'd0) & (icmp_ln845_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_ready == 1'b1)) begin
            grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        axi_data_6_fu_116 <= grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_data_4_out;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out_ap_vld == 1'b1))) begin
        axi_data_6_fu_116 <= grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        axi_last_2_reg_192 <= axi_last_4_loc_fu_100;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        axi_last_2_reg_192 <= grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_axi_last_out;
    end
end

always @ (posedge ap_clk) begin
    if ((icmp_ln834_reg_400 == 1'd0)) begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            i_fu_120 <= 11'd0;
        end else if (((icmp_ln845_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            i_fu_120 <= i_4_fu_332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sof_reg_180 <= and_ln897_reg_453;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sof_reg_180 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln897_reg_453 <= and_ln897_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        axi_last_4_loc_fu_100 <= grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_axi_last_4_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cmp10402_reg_437 <= cmp10402_fu_313_p2;
        xor_ln897_reg_442 <= xor_ln897_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cond_reg_429 <= cond_fu_300_p2;
        trunc_ln827_reg_404 <= trunc_ln827_fu_292_p1;
        trunc_ln828_reg_409 <= trunc_ln828_fu_296_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln834_reg_400 <= icmp_ln834_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        select_ln897_reg_464 <= select_ln897_fu_360_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln834_reg_400 == 1'd1) | (icmp_ln845_fu_327_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln834_reg_400 == 1'd1) | (icmp_ln845_fu_327_p2 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val20_c5_blk_n = colorFormat_val20_c5_full_n;
    end else begin
        colorFormat_val20_c5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val20_c5_write_local = 1'b1;
    end else begin
        colorFormat_val20_c5_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val15_c_blk_n = enableInput_val15_c_full_n;
    end else begin
        enableInput_val15_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val15_c_write_local = 1'b1;
    end else begin
        enableInput_val15_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_state1_ignore_call19) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_reg_unsigned_short_s_fu_274_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_274_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b0 == ap_block_state1_ignore_call19) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_reg_unsigned_short_s_fu_274_ap_start = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_274_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_state1_ignore_call21) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_reg_unsigned_short_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b0 == ap_block_state1_ignore_call21) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_reg_unsigned_short_s_fu_280_ap_start = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_280_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val4_c3_blk_n = height_val4_c3_full_n;
    end else begin
        height_val4_c3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val4_c3_write_local = 1'b1;
    end else begin
        height_val4_c3_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        s_axis_video_TREADY = grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_s_axis_video_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        s_axis_video_TREADY = grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_s_axis_video_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        s_axis_video_TREADY = grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_s_axis_video_TREADY;
    end else begin
        s_axis_video_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        srcYUV_write = grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_write;
    end else begin
        srcYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val7_c4_blk_n = width_val7_c4_full_n;
    end else begin
        width_val7_c4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val7_c4_write_local = 1'b1;
    end else begin
        width_val7_c4_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln834_reg_400 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln834_reg_400 == 1'd1) | (icmp_ln845_fu_327_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln897_fu_342_p2 = (xor_ln897_reg_442 & sof_reg_180);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((colorFormat_val20_c5_full_n == 1'b0) | (enableInput_val15_c_full_n == 1'b0) | (width_val7_c4_full_n == 1'b0) | (height_val4_c3_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call19 = ((colorFormat_val20_c5_full_n == 1'b0) | (enableInput_val15_c_full_n == 1'b0) | (width_val7_c4_full_n == 1'b0) | (height_val4_c3_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call21 = ((colorFormat_val20_c5_full_n == 1'b0) | (enableInput_val15_c_full_n == 1'b0) | (width_val7_c4_full_n == 1'b0) | (height_val4_c3_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign cmp10402_fu_313_p2 = ((trunc_ln828_reg_409 != 11'd0) ? 1'b1 : 1'b0);

assign colorFormat_val20_c5_din = colorFormat_val;

assign colorFormat_val20_c5_write = colorFormat_val20_c5_write_local;

assign cond_fu_300_p2 = ((colorFormat_val == 8'd0) ? 1'b1 : 1'b0);

assign enableInput_val15_c_din = enableInput_val;

assign enableInput_val15_c_write = enableInput_val15_c_write_local;

assign grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start = grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg;

assign grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start = grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg;

assign grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start = grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg;

assign height_val4_c3_din = Height_val;

assign height_val4_c3_write = height_val4_c3_write_local;

assign i_4_fu_332_p2 = (i_fu_120 + 11'd1);

assign icmp_ln834_fu_286_p2 = ((enableInput_val == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln845_fu_327_p2 = ((i_fu_120 == trunc_ln827_reg_404) ? 1'b1 : 1'b0);

assign select_ln897_fu_360_p3 = ((cmp10402_reg_437[0:0] == 1'b1) ? grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_eol_out : axi_last_2_reg_192);

assign srcYUV_din = grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_srcYUV_din;

assign trunc_ln827_fu_292_p1 = grp_reg_unsigned_short_s_fu_274_ap_return[10:0];

assign trunc_ln828_fu_296_p1 = grp_reg_unsigned_short_s_fu_280_ap_return[10:0];

assign width_val7_c4_din = WidthIn_val;

assign width_val7_c4_write = width_val7_c4_write_local;

assign xor_ln897_fu_318_p2 = (cmp10402_fu_313_p2 ^ 1'd1);

endmodule //design_1_v_tpg_0_0_AXIvideo2MultiPixStream
