read -sv run_verilog_mid/adder_32b_8_96_f4b0fe31409e9827eb7208d35b623fa2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_96_f4b0fe31409e9827eb7208d35b623fa2_yosys.v
