// Seed: 1113154915
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_2.id_12 = 0;
  assign id_2 = -1;
  assign id_2 = -1'b0;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    id_4,
    input  wire  id_2
);
  assign id_1 = id_2 * id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    output wor id_3,
    inout tri id_4,
    inout supply1 id_5,
    output uwire id_6,
    output wand id_7,
    output tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output wand id_15,
    input wire id_16,
    input tri id_17,
    output tri id_18,
    id_25,
    input supply0 id_19,
    output tri1 id_20,
    input uwire id_21,
    input tri1 id_22,
    input tri0 id_23
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25
  );
endmodule
