// Seed: 276017355
module module_0 (
    output wire id_0,
    input tri id_1
    , id_16,
    input tri id_2,
    input wor id_3
    , id_17,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11,
    output wor id_12,
    input supply0 id_13,
    output tri id_14
);
  wire id_18;
  assign id_10 = -1'b0 << -1'h0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1
    , id_11,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    output logic id_7,
    output logic id_8,
    input tri1 id_9
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_9,
      id_9,
      id_6,
      id_4,
      id_6,
      id_0,
      id_0,
      id_3,
      id_9,
      id_6,
      id_0,
      id_6
  );
  assign modCall_1.id_12 = 0;
  parameter id_12 = 1;
  initial begin : LABEL_0
    id_7 = -1;
    for (id_6 = ""; id_0; id_8 = 1) begin : LABEL_1
      #1 id_7 <= #1 -1;
    end
  end
  assign id_11[-1] = id_5;
endmodule
