/media/DATA/Documents/sancus/github/sancus-core/fpga/xula2-stickit-4/ise/openMSP430_fpga.ngc 1504898882
rtl/verilog/coregen/ram_8x8k.ngc 1504627741
rtl/verilog/coregen/rom_8x20_5k.ngc 1504627801
OK
