// Seed: 3244351704
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  logic id_4 = 1;
  logic id_5;
  type_12(
      1, 1 && id_0
  );
  logic id_6 = 1'b0;
endmodule
