`define  ARC_6000             1    // selects ARC6000 instead of ARCompact
`define  PASTA_OPTION         0    // No pasta option
`define  ISE_TOP          "cfa"    // name of the ISE accelerator top module
`define  ISE_Q_DEPTH          2    // depth of the ISE accelerator pipeline
`define  ISE_SEMIDEC_ENTS     4    // number of ISE subop semi-decode entries
`define  ISE_DYN_CONFIG       1    // ISE accelerator is dynamically configurable
`define  ISE_UNIT_TYPE     3'd1    // ISE accelerator type. [1=CFA, 2=AFU, etc]
`define  ISE_VERSION       4'd1    // ISE accelerator version
`define  ISE_CFG_ADDR_BITS   11    // Address bits used by ISE pipe's conf space
`define  FMT14	               1    // FMT14 is now on all the time
`define  HAS_EIA              0
`define  HAS_EXTENSION        0
`define  ARCNUM              0    // Processor number: 0, 1, 2. ...
`define  INSTANCE_SIGNAL_PREFIX c    // Processor number: 0, 1, 2. ...
`define  CHIPID              0    // Vendor Chip ID
`define  BUILD_INFO_INDEX    0    // 0, 1, 2, ...
`define ARCV5EM_CORE_TYPE_MINI_RATTLER	0
`define ARCV5EM_CORE_TYPE_FULL_RATTLER	1
`define ARCV5EM_BYTE_ORDER_LITTLE	0
`define ARCV5EM_BYTE_ORDER_BIG	1
`define ARCV5EM_MEM_BUS_OPTION_AHB5	0
`define ARCV5EM_MEM_BUS_OPTION_AXI5	1
`define ARCV5EM_PER0_BUS_OPTION_AHB5	0
`define ARCV5EM_PER0_BUS_OPTION_APB	1
`define ARCV5EM_PER0_BUS_OPTION_AXI5	2
`define ARCV5EM_NVM_BUS_OPTION_AHB5	0
`define ARCV5EM_NVM_BUS_OPTION_AXI5	1
`define ARCV5EM_BUS_ECC_PARITY_OPTION_ODD	1
`define ARCV5EM_RMX_ISA_PROFILE_MINI_PROFILE	0
`define ARCV5EM_RMX_ISA_PROFILE_DEFAULT_PROFILE	1
`define ARCV5EM_WID_MODE_STATIC	0
`define ARCV5EM_WID_MODE_DYNAMIC	1
`define ARCV5EM_MPY_OPTION_1C	1
`define ARCV5EM_MPY_OPTION_2C	2
`define ARCV5EM_MPY_OPTION_10C	3
`define ARCV5EM_MPY_OPTION_NONE	4
`define ARCV5EM_SECDED_OPTION_DEFAULT	0
`define ARCV5EM_SECDED_OPTION_ALL_01	1
`define ARCV5EM_RGF_TRANSPARENT_OPAQUE	0
`define ARCV5EM_SYN_GRP_NONE	0
`define ARCV5EM_SYN_GRP_IFU_ONLY	1
`define ARCV5EM_SYN_GRP_EXU_ONLY	2
`define ARCV5EM_SYN_GRP_DMP_ONLY	3
`define ARCV5EM_SYN_GRP_BIU_ONLY	4
`define ARCV5EM_SYN_GRP_IFU_BIU_ONLY	5
`define ARCV5EM_SYN_GRP_DMP_BIU_ONLY	6
`define ARCV5EM_SYN_GRP_FPU_ONLY	7
`define ARCV5EM_SYN_GRP_EXU_FPU_ONLY	8
`define ARCV5EM_SYN_GRP_MMU_ONLY	9
`define ARCV5EM_SYN_GRP_IMSIC_ONLY	10
`define ARCV5EM	1
`define CORE_TYPE	`ARCV5EM_CORE_TYPE_MINI_RATTLER
`define RNMI_VEC_EXT	1
`define RNMI_INT_VEC	0
`define MMIO_BASE_EXT	1
`define MMIO_BASE	3584
`define HAS_TIMER	1
`define DB_IBP_IF	1
`define BASELINE_COUNTERS	1
`define BYTE_ORDER	`ARCV5EM_BYTE_ORDER_LITTLE
`define MEM_BUS_WIDTH	64
`define DMI_BUS_WIDTH	64
`define DMI_BURST_OPTION	0
`define MEM_BUS_OPTION	`ARCV5EM_MEM_BUS_OPTION_AHB5
`define MEM_BUS_NUM	1
`define PER0_BUS_OPTION	`ARCV5EM_PER0_BUS_OPTION_AHB5
`define NVM_BUS_OPTION	`ARCV5EM_NVM_BUS_OPTION_AHB5
`define BUS_ECC_PARITY_OPTION	`ARCV5EM_BUS_ECC_PARITY_OPTION_ODD
`define CODE_DENSITY_OPTION	1
`define BITSCAN_OPTION	1
`define SHIFT_OPTION	3
`define SWAP_OPTION	1
`define RMX_ISA_PROFILE	`ARCV5EM_RMX_ISA_PROFILE_DEFAULT_PROFILE
`define RV_ZICSR_OPTION	1
`define RV_C_BIT_MANIP_ICOND_OPTION	1
`define RV_A_OPTION	1
`define RV_M_OPTION	1
`define RV_ZFINX_OPTION	0
`define RV_ZDINX_OPTION	0
`define RVV_OPTION	0
`define RV_UDSP_OPTION	0
`define RV_S_OPTION	0
`define RV_WG_OPTION	1
`define WID_MODE	`ARCV5EM_WID_MODE_DYNAMIC
`define WID_NUM	32
`define WID_FIXED	0
`define ATOMIC_OPTION	2
`define DIV_REM_OPTION	0
`define MPY_OPTION	`ARCV5EM_MPY_OPTION_10C
`define LD_ST_QUEUE	2
`define LD_ST_UNALIGNED	1
`define DMP_MEM_BANKS	2
`define ADVANCED_FUSION	0
`define SECDED_OPTION	`ARCV5EM_SECDED_OPTION_ALL_01
`define SBE_ADDR_DEPTH	1
`define CODE_PROTECTION	0
`define LL64_OPTION	0
`define M128_OPTION	0
`define HALT_ON_RESET	1
`define SOFT_RESET_OPTION	1
`define RESET_PC_EXT	1
`define RESET_PC	0
`define INTVBASE_PRESET	0
`define INTVBASE_EXT	0
`define STACK_CHECKING	0
`define RGF_TRANSPARENT	`ARCV5EM_RGF_TRANSPARENT_OPAQUE
`define RGF_NUM_REGS	32
`define RGF_NUM_BANKS	1
`define SYNC_CDC_LEVELS	2
`define SYNC_TMR_CDC	0
`define SYNC_VERIF_EN	0
`define SYNC_SVA_TYPE	0
`define DMI_PORTS	0
`define MEM_BUS_REG_INTERFACE	0
`define BIST_OPTION	0
`define SCANTEST_RAM_BYPASS_MUX	0
`define SRAM_HAS_RESET	0
`define LOGIC_BIST	1
`define POWER_DOMAINS	0
`define PD1_CLK_GATE_CTRL	0
`define PDM_HAS_FG	0
`define PWR_UP_ON_INT	0
`define DVFS	0
`define CLOCK_GATING	1
`define BPU_BC_ENTRIES	512
`define BPU_PT_ENTRIES	8192
`define BPU_RS_ENTRIES	4
`define BPU_BC_FULL_TAG	1
`define BR_BC_TAG_SIZE	4
`define BR_TOSQ_ENTRIES	5
`define BACKDOOR_CCM	0
`define SYN_GRP	`ARCV5EM_SYN_GRP_NONE


`define HAS_ARCV5EM	1
`define PER0_BASE	3840
`define PER0_SIZE	1


`define HAS_CORE_PERIPHERAL0	1
`define HAS_CORE_NVM	0
`define PMP_ENTRIES	16
`define PMP_GRANULARITY	32


`define HAS_PMP	1
`define PMA_ENTRIES	6


`define HAS_PMA	1
`define CORE_LOCAL_INTERRUPT_CONTROLLER_RTIA_DELIVERY_DMSI	0
`define SMALL_INTERRUPT	0
`define SFTY_IRQ_DUAL	0
`define RTIA_STSP	1
`define RTIA_SNVI	1
`define RTIA_SMRNMI	1
`define RTIA_SDMSI	1
`define RTIA_HART_MAJOR_PRIO	1
`define RTIA_HART_MAJOR_PRIO_WIDTH	6
`define RTIA_SSTC	0
`define RTIA_SSWI	0
`define RTIA_DELIVERY	`CORE_LOCAL_INTERRUPT_CONTROLLER_RTIA_DELIVERY_DMSI
`define RTIA_IMSIC_M_MODE_FILE	1
`define RTIA_IMSIC_S_MODE_FILE	0
`define RTIA_IMSIC_M_FILE_SIZE	64
`define RTIA_IMSIC_S_FILE_SIZE	64


`define HAS_CLINT	1
`define INSTRUCTION_CACHE_IC_ECC_OPTION_NONE	0
`define INSTRUCTION_CACHE_IC_ECC_OPTION_SECDED	2
`define INSTRUCTION_CACHE_IC_ECC_OPTION_SECDED_ADDR	3
`define IC_SIZE	16384
`define IC_WAYS	2
`define IC_BSIZE	32
`define IC_DISABLE_ON_RESET	0
`define IC_ECC_OPTION	`INSTRUCTION_CACHE_IC_ECC_OPTION_SECDED_ADDR


`define HAS_ICACHE	1
`define HAS_DCACHE	0
`define ICCM0_ICCM0_ECC_OPTION_NONE	0
`define ICCM0_ICCM0_ECC_OPTION_SECDED	2
`define ICCM0_ICCM0_ECC_OPTION_SECDED_ADDR	3
`define ICCM0_SIZE	524288
`define ICCM0_BASE	0
`define ICCM0_DMI	1
`define ICCM0_ECC_OPTION	`ICCM0_ICCM0_ECC_OPTION_SECDED_ADDR
`define ICCM0_ECC_INIT	0


`define HAS_ICCM0	1
`define DCCM_DCCM_ECC_OPTION_NONE	0
`define DCCM_DCCM_ECC_OPTION_SECDED	1
`define DCCM_DCCM_ECC_OPTION_SECDED_ADDR	2
`define DCCM_SIZE	1048576
`define DCCM_BASE	2048
`define DCCM_DMI	1
`define DCCM_ECC_OPTION	`DCCM_DCCM_ECC_OPTION_SECDED_ADDR
`define DCCM_ECC_INIT	0


`define HAS_DCCM	1
`define HAS_IFQUEUE	0
`define WATCHDOG_CLK	1
`define WATCHDOG_CLK_FREQ	20
`define WATCHDOG_NUM	1
`define WATCHDOG_SIZE	32


`define HAS_WDT	1
`define NUM_TRIGGERS_T6	4


`define HAS_DEBUG	1
`define HAS_TRACEIF	0
`define HPM_COUNTERS	8
`define HPM_OVERFLOW_INTERRUPT	1
`define HPM_COUNTER_WIDTH	64


`define HAS_HPM	1
`define HAS_FPU	0
`define HAS_INFOGEN	0

