Analysis & Synthesis report for Alu
Fri Aug  2 14:08:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_aac1:auto_generated
 15. Source assignments for mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_aac1:auto_generated
 16. Source assignments for dmem:dmem_inst|altsyncram:mem_rtl_0|altsyncram_eo71:auto_generated
 17. Parameter Settings for User Entity Instance: mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst
 18. Parameter Settings for Inferred Entity Instance: mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0
 19. Parameter Settings for Inferred Entity Instance: mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1
 20. Parameter Settings for Inferred Entity Instance: dmem:dmem_inst|altsyncram:mem_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug  2 14:08:06 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; Alu                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 669                                            ;
;     Total combinational functions  ; 536                                            ;
;     Dedicated logic registers      ; 384                                            ;
; Total registers                    ; 384                                            ;
; Total pins                         ; 98                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 6,144                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top                ; Alu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../Fichier/unite.vhd             ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/unite.vhd              ;         ;
; ../Fichier/ual.vhd               ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/ual.vhd                ;         ;
; ../Fichier/top.vhd               ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd                ;         ;
; ../Fichier/regfile.vhd           ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/regfile.vhd            ;         ;
; ../Fichier/pcplus4.vhd           ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pcplus4.vhd            ;         ;
; ../Fichier/pc.vhd                ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pc.vhd                 ;         ;
; ../Fichier/mips.vhd              ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mips.vhd               ;         ;
; ../Fichier/imem.vhd              ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/imem.vhd               ;         ;
; ../Fichier/dmem.vhd              ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/dmem.vhd               ;         ;
; ../Fichier/datapath.vhd          ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd           ;         ;
; ../Fichier/control.vhd           ; yes             ; User VHDL File               ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/control.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_aac1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Quartus/db/altsyncram_aac1.tdf ;         ;
; db/altsyncram_eo71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Quartus/db/altsyncram_eo71.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 669       ;
;                                             ;           ;
; Total combinational functions               ; 536       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 390       ;
;     -- 3 input functions                    ; 108       ;
;     -- <=2 input functions                  ; 38        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 446       ;
;     -- arithmetic mode                      ; 90        ;
;                                             ;           ;
; Total registers                             ; 384       ;
;     -- Dedicated logic registers            ; 384       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 98        ;
; Total memory bits                           ; 6144      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 480       ;
; Total fan-out                               ; 4380      ;
; Average fan-out                             ; 3.61      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 536 (1)             ; 384 (0)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 98   ; 0            ; 0          ; |top                                                                                                                 ; top             ; work         ;
;    |dmem:dmem_inst|                             ; 0 (0)               ; 1 (1)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dmem:dmem_inst                                                                                                  ; dmem            ; work         ;
;       |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dmem:dmem_inst|altsyncram:mem_rtl_0                                                                             ; altsyncram      ; work         ;
;          |altsyncram_eo71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|dmem:dmem_inst|altsyncram:mem_rtl_0|altsyncram_eo71:auto_generated                                              ; altsyncram_eo71 ; work         ;
;    |imem:imem_inst|                             ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|imem:imem_inst                                                                                                  ; imem            ; work         ;
;    |mips:mips_inst|                             ; 487 (0)             ; 383 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst                                                                                                  ; mips            ; work         ;
;       |control:control_inst|                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|control:control_inst                                                                             ; control         ; work         ;
;       |datapath:data_path_inst|                 ; 476 (237)           ; 383 (286)                 ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst                                                                          ; datapath        ; work         ;
;          |PC:PC_inst|                           ; 0 (0)               ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|PC:PC_inst                                                               ; PC              ; work         ;
;          |PC_Plus4:PC_Plus4_inst|               ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|PC_Plus4:PC_Plus4_inst                                                   ; PC_Plus4        ; work         ;
;          |RegFile:RegFile_inst|                 ; 68 (68)             ; 66 (66)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst                                                     ; RegFile         ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_aac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_aac1:auto_generated ; altsyncram_aac1 ; work         ;
;             |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1                                ; altsyncram      ; work         ;
;                |altsyncram_aac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_aac1:auto_generated ; altsyncram_aac1 ; work         ;
;          |UAL:UAL_inst|                         ; 129 (129)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst                                                             ; UAL             ; work         ;
;          |unite:unite_inst|                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips_inst|datapath:data_path_inst|unite:unite_inst                                                         ; unite           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dmem:dmem_inst|altsyncram:mem_rtl_0|altsyncram_eo71:auto_generated|ALTSYNCRAM                                              ; AUTO ; Single Port      ; 128          ; 32           ; --           ; --           ; 4096 ; None ;
; mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_aac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_aac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                        ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[19,20,24,25] ; Stuck at GND due to stuck port data_in                                    ;
; mips:mips_inst|datapath:data_path_inst|ID_AluControl[3]               ; Stuck at GND due to stuck port data_in                                    ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_AluControl[3]            ; Stuck at GND due to stuck port data_in                                    ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rs[3,4]                  ; Stuck at GND due to stuck port data_in                                    ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rt[3,4]                  ; Stuck at GND due to stuck port data_in                                    ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[15..30]          ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[31]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rd[4]                    ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[31]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rd[3]                    ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[14]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rd[2]                    ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[13]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rd[1]                    ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[12]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_rd[0]                    ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[11]      ;
; mips:mips_inst|datapath:data_path_inst|PC:PC_inst|PC_Value[1]         ; Merged with mips:mips_inst|datapath:data_path_inst|PC:PC_inst|PC_Value[0] ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_PCPlus4[1]               ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_PCPlus4[0]       ;
; mips:mips_inst|datapath:data_path_inst|MEM_WB_WriteReg[4]             ; Merged with mips:mips_inst|datapath:data_path_inst|MEM_WB_WriteReg[3]     ;
; mips:mips_inst|datapath:data_path_inst|EX_MEM_WriteReg[4]             ; Merged with mips:mips_inst|datapath:data_path_inst|EX_MEM_WriteReg[3]     ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[31]              ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[14]      ;
; mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[4,6..9]          ; Merged with mips:mips_inst|datapath:data_path_inst|ID_EX_SignImm[10]      ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[4,6..9]      ; Merged with mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[10]  ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[15]          ; Merged with mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[14]  ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_PCPlus4[1]               ; Merged with mips:mips_inst|datapath:data_path_inst|IF_ID_PCPlus4[0]       ;
; Total Number of Removed Registers = 48                                ;                                                                           ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                     ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------+
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[25] ; Stuck at GND              ; mips:mips_inst|datapath:data_path_inst|ID_EX_rs[4]         ;
;                                                              ; due to stuck port data_in ;                                                            ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[24] ; Stuck at GND              ; mips:mips_inst|datapath:data_path_inst|ID_EX_rs[3]         ;
;                                                              ; due to stuck port data_in ;                                                            ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[20] ; Stuck at GND              ; mips:mips_inst|datapath:data_path_inst|ID_EX_rt[4]         ;
;                                                              ; due to stuck port data_in ;                                                            ;
; mips:mips_inst|datapath:data_path_inst|IF_ID_Instruction[19] ; Stuck at GND              ; mips:mips_inst|datapath:data_path_inst|ID_EX_rt[3]         ;
;                                                              ; due to stuck port data_in ;                                                            ;
; mips:mips_inst|datapath:data_path_inst|ID_AluControl[3]      ; Stuck at GND              ; mips:mips_inst|datapath:data_path_inst|ID_EX_AluControl[3] ;
;                                                              ; due to stuck port data_in ;                                                            ;
+--------------------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 384   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 319   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+---------------------------------------------------------------+--------------------------+------+
; Register Name                                                 ; Megafunction             ; Type ;
+---------------------------------------------------------------+--------------------------+------+
; mips:mips_inst|datapath:data_path_inst|MEM_WB_readdata[0..31] ; dmem:dmem_inst|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------+--------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips_inst|datapath:data_path_inst|ID_EX_rd1[5]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips_inst|datapath:data_path_inst|ID_EX_rd2[1]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|mips:mips_inst|datapath:data_path_inst|PC:PC_inst|PC_Value[22]  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips_inst|datapath:data_path_inst|PC:PC_inst|PC_Value[7]   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst|Mux0        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|mips:mips_inst|datapath:data_path_inst|EX_preSrcB[31]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst|srcBMux[30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|mips:mips_inst|datapath:data_path_inst|EX_SrcA[3]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0|altsyncram_aac1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1|altsyncram_aac1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for dmem:dmem_inst|altsyncram:mem_rtl_0|altsyncram_eo71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_aac1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_aac1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:dmem_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Untyped                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_eo71      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                ;
; Entity Instance                           ; mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dmem:dmem_inst|altsyncram:mem_rtl_0                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 384                         ;
;     CLR               ; 288                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 65                          ;
; cycloneiii_lcell_comb ; 536                         ;
;     arith             ; 90                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 446                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 390                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 14.90                       ;
; Average LUT depth     ; 7.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Aug  2 14:07:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file ../Fichier/bascule.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/unite.vhd
    Info (12022): Found design unit 1: unite-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/unite.vhd Line: 14
    Info (12023): Found entity 1: unite File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/unite.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/ual.vhd
    Info (12022): Found design unit 1: UAL-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/ual.vhd Line: 22
    Info (12023): Found entity 1: UAL File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/ual.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/top.vhd
    Info (12022): Found design unit 1: top-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd Line: 16
    Info (12023): Found entity 1: top File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/regfile.vhd
    Info (12022): Found design unit 1: RegFile-RegFile_arch File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/regfile.vhd Line: 25
    Info (12023): Found entity 1: RegFile File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/regfile.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/pcplus4.vhd
    Info (12022): Found design unit 1: PC_Plus4-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pcplus4.vhd Line: 21
    Info (12023): Found entity 1: PC_Plus4 File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pcplus4.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/pc.vhd
    Info (12022): Found design unit 1: PC-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pc.vhd Line: 22
    Info (12023): Found entity 1: PC File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/pc.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/mux3.vhd
    Info (12022): Found design unit 1: mux3-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mux3.vhd Line: 24
    Info (12023): Found entity 1: mux3 File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mux3.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/mux2.vhd
    Info (12022): Found design unit 1: mux2-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mux2.vhd Line: 24
    Info (12023): Found entity 1: mux2 File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mux2.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/mips.vhd
    Info (12022): Found design unit 1: mips-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mips.vhd Line: 28
    Info (12023): Found entity 1: mips File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mips.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/imem.vhd
    Info (12022): Found design unit 1: imem-imem_arch File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/imem.vhd Line: 20
    Info (12023): Found entity 1: imem File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/imem.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/dmem.vhd
    Info (12022): Found design unit 1: dmem-dmem_arch File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/dmem.vhd Line: 24
    Info (12023): Found entity 1: dmem File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/dmem.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/datapath.vhd
    Info (12022): Found design unit 1: datapath-rtl File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 25
    Info (12023): Found entity 1: datapath File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet3/fichier/control.vhd
    Info (12022): Found design unit 1: control-control File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/control.vhd Line: 23
    Info (12023): Found entity 1: control File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/control.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Quartus/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd Line: 27
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd Line: 33
Info (12128): Elaborating entity "control" for hierarchy "mips:mips_inst|control:control_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mips.vhd Line: 42
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips_inst|datapath:data_path_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/mips.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(43): object "EX_cout" assigned a value but never read File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(96): object "ALU_INSTRUCTION" assigned a value but never read File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 96
Info (12128): Elaborating entity "PC" for hierarchy "mips:mips_inst|datapath:data_path_inst|PC:PC_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 103
Info (12128): Elaborating entity "PC_Plus4" for hierarchy "mips:mips_inst|datapath:data_path_inst|PC_Plus4:PC_Plus4_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 113
Info (12128): Elaborating entity "RegFile" for hierarchy "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 156
Info (12128): Elaborating entity "UAL" for hierarchy "mips:mips_inst|datapath:data_path_inst|UAL:UAL_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 233
Warning (10492): VHDL Process Statement warning at ual.vhd(41): signal "operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/ual.vhd Line: 41
Info (12128): Elaborating entity "unite" for hierarchy "mips:mips_inst|datapath:data_path_inst|unite:unite_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/datapath.vhd Line: 247
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem_inst" File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Fichier/top.vhd Line: 45
Warning (276027): Inferred dual-clock RAM node "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|mem_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:dmem_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mips:mips_inst|datapath:data_path_inst|RegFile:RegFile_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aac1.tdf
    Info (12023): Found entity 1: altsyncram_aac1 File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Quartus/db/altsyncram_aac1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dmem:dmem_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "dmem:dmem_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eo71.tdf
    Info (12023): Found entity 1: altsyncram_eo71 File: C:/Users/desro/Documents/ELE344/Projet 2/ELE344-PROJET3/Quartus/db/altsyncram_eo71.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1003 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 809 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Fri Aug  2 14:08:06 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


