Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main_isim_beh.exe -prj C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main_beh.prj work.main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main.v" Line 14: Size mismatch in connection of port <j>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main.v" Line 12: Size mismatch in connection of port <j>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module jkff
Compiling module main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main_isim_beh.exe
Fuse Memory Usage: 27356 KB
Fuse CPU Usage: 609 ms
