# ğŸ“š Technology Libraries - MyLogic EDA Tool

## Tá»•ng quan

ThÆ° má»¥c `techlibs/` chá»©a cÃ¡c thÆ° viá»‡n cÃ´ng nghá»‡ (technology libraries) cho MyLogic EDA Tool. CÃ¡c thÆ° viá»‡n nÃ y Ä‘á»‹nh nghÄ©a cÃ¡c cell cÃ³ sáºµn cho technology mapping vÃ  synthesis.

## ğŸ“ Cáº¥u trÃºc thÆ° má»¥c

```
techlibs/
â”œâ”€â”€ README.md                    # TÃ i liá»‡u nÃ y
â”œâ”€â”€ library_loader.py           # Library loader utility
â”œâ”€â”€ standard_cells.v            # Standard cell library (Verilog)
â”œâ”€â”€ standard_cells.lib          # Standard cell library (Liberty)
â”œâ”€â”€ lut_library.json            # FPGA LUT library (JSON)
â””â”€â”€ custom_libraries/           # ThÆ° viá»‡n tÃ¹y chá»‰nh (náº¿u cÃ³)
```

## ğŸ“‹ CÃ¡c loáº¡i thÆ° viá»‡n

### 1. **Standard Cell Libraries**

#### **Verilog Format (.v)**
- **File**: `standard_cells.v`
- **MÃ´ táº£**: ThÆ° viá»‡n cell chuáº©n Ä‘á»‹nh nghÄ©a báº±ng Verilog
- **Cells**: INV, NAND2, NOR2, AND2, OR2, XOR2, XNOR2, NAND3, NOR3, AND3, OR3, AOI21, OAI21, AOI22, OAI22, NAND4, NOR4, AND4, OR4, MUX2, MUX4, DFF, DFFE

#### **Liberty Format (.lib)**
- **File**: `standard_cells.lib`
- **MÃ´ táº£**: ThÆ° viá»‡n cell chuáº©n Ä‘á»‹nh nghÄ©a báº±ng Liberty format
- **Äáº·c Ä‘iá»ƒm**: Industry standard format vá»›i timing information
- **Cells**: INV, NAND2, AND2, OR2, XOR2, NAND3, AOI21, DFF

### 2. **FPGA LUT Libraries**

#### **JSON Format (.json)**
- **File**: `lut_library.json`
- **MÃ´ táº£**: ThÆ° viá»‡n LUT cho FPGA technology mapping
- **LUT Sizes**: 4-input LUTs, 6-input LUTs
- **Cells**: LUT4_AND, LUT4_OR, LUT4_XOR, LUT6_AND, LUT6_OR, LUT6_XOR, LUT6_MUX4, etc.
- **Memory Elements**: DFF, DFFE, LATCH

### 3. **Library Loader**

#### **Python Module**
- **File**: `library_loader.py`
- **MÃ´ táº£**: Utility Ä‘á»ƒ load vÃ  quáº£n lÃ½ cÃ¡c thÆ° viá»‡n
- **Há»— trá»£**: Verilog, Liberty, JSON formats
- **Features**: Auto-discovery, parsing, validation

## ğŸ”§ Sá»­ dá»¥ng Library Loader

### **Load táº¥t cáº£ thÆ° viá»‡n:**
```python
from techlibs.library_loader import LibraryLoader

loader = LibraryLoader()
libraries = loader.load_all_libraries()

# Láº¥y thÆ° viá»‡n cá»¥ thá»ƒ
standard_lib = loader.get_library('standard_cells')
lut_lib = loader.get_library('lut_library')
```

### **Load thÆ° viá»‡n cá»¥ thá»ƒ:**
```python
# Load Verilog library
verilog_lib = loader.load_verilog_library('standard_cells.v')

# Load Liberty library
liberty_lib = loader.load_liberty_library('standard_cells.lib')

# Load JSON library
json_lib = loader.load_json_library('lut_library.json')
```

### **Láº¥y thÃ´ng tin thÆ° viá»‡n:**
```python
# List táº¥t cáº£ thÆ° viá»‡n
available_libs = loader.list_available_libraries()

# Láº¥y thÃ´ng tin chi tiáº¿t
lib_info = loader.get_library_info('standard_cells')
print(f"Total cells: {lib_info['total_cells']}")
print(f"Average area: {lib_info['average_area']}")
print(f"Average delay: {lib_info['average_delay']}")
```

## ğŸ“Š Cell Information

### **LibraryCell Properties:**
- **name**: TÃªn cell (vÃ­ dá»¥: NAND2, LUT4_AND)
- **function**: HÃ m Boolean (vÃ­ dá»¥: ~(A & B), A & B & C & D)
- **area**: Diá»‡n tÃ­ch cell (Ä‘Æ¡n vá»‹: Î¼mÂ² hoáº·c normalized)
- **delay**: Äá»™ trá»… cell (Ä‘Æ¡n vá»‹: ns hoáº·c normalized)
- **input_pins**: Danh sÃ¡ch input pins
- **output_pins**: Danh sÃ¡ch output pins
- **input_load**: Load capacitance cá»§a inputs
- **output_drive**: Drive strength cá»§a outputs

### **TechnologyLibrary Properties:**
- **name**: TÃªn thÆ° viá»‡n
- **cells**: Dictionary cá»§a cells (name -> LibraryCell)
- **function_map**: Mapping tá»« function Ä‘áº¿n list of cell names

## ğŸ¯ Technology Mapping

### **Area-Optimal Mapping:**
```python
from core.technology_mapping.technology_mapping import TechnologyMapper

# Load library
loader = LibraryLoader()
library = loader.get_library('standard_cells')

# Create mapper
mapper = TechnologyMapper(library)

# Map vá»›i area optimization
mapped_netlist = mapper.map_netlist(netlist, optimization_target="area")
```

### **Delay-Optimal Mapping:**
```python
# Map vá»›i delay optimization
mapped_netlist = mapper.map_netlist(netlist, optimization_target="delay")
```

### **Balanced Mapping:**
```python
# Map vá»›i balanced optimization
mapped_netlist = mapper.map_netlist(netlist, optimization_target="balanced")
```

## ğŸ“ˆ Performance Metrics

### **Standard Cells Library:**
- **Total Cells**: 20+ cells
- **Gate Types**: Basic gates, complex gates, memory elements
- **Area Range**: 1.0 - 5.0 (normalized)
- **Delay Range**: 0.1 - 0.7 ns (normalized)

### **LUT Library:**
- **LUT4 Cells**: 8 cells
- **LUT6 Cells**: 6 cells
- **Memory Elements**: 3 types
- **Area Range**: 1.0 - 2.2 (normalized)
- **Delay Range**: 0.1 - 0.3 ns (normalized)

## ğŸ”„ Integration vá»›i MyLogic

### **CLI Commands:**
```bash
# Load library vÃ  show info
mylogic> load_library standard_cells
mylogic> library_info standard_cells

# Technology mapping
mylogic> techmap area
mylogic> techmap delay
mylogic> techmap balanced
```

### **Python API:**
```python
# Load library
from techlibs.library_loader import LibraryLoader
loader = LibraryLoader()
library = loader.get_library('standard_cells')

# Use trong synthesis flow
from core.synthesis.synthesis_flow import run_complete_synthesis
optimized_netlist = run_complete_synthesis(netlist, "standard")
```

## ğŸš€ Táº¡o thÆ° viá»‡n tÃ¹y chá»‰nh

### **1. Verilog Library:**
```verilog
// custom_library.v
module CUSTOM_GATE (input A, B, output Y);
    assign Y = ~(A & B);
endmodule
```

### **2. JSON Library:**
```json
{
  "library_name": "custom_library",
  "lut4_cells": {
    "CUSTOM_LUT": {
      "function": "A & B & C & D",
      "area": 1.2,
      "delay": 0.15,
      "power": 0.08
    }
  }
}
```

### **3. Liberty Library:**
```liberty
library(custom_library) {
    cell(CUSTOM_CELL) {
        area : 1.5;
        pin(A) { direction : input; }
        pin(Y) { direction : output; }
    }
}
```

## ğŸ“š Tham kháº£o

### **Industry Standards:**
- **Liberty Format**: IEEE 1364-2005
- **Verilog**: IEEE 1364-2005
- **JSON**: RFC 7159

### **ABC Integration:**
- **ABC Library Binding**: `src/map/mapper.c`
- **Cut Enumeration**: ABC technology mapping algorithms
- **Area/Delay Optimization**: ABC optimization techniques

### **MyLogic Integration:**
- **Technology Mapping**: `core/technology_mapping/technology_mapping.py`
- **Library Loading**: `techlibs/library_loader.py`
- **Synthesis Flow**: `core/synthesis/synthesis_flow.py`

---

**ğŸ“… Cáº­p nháº­t cuá»‘i**: 2025-10-07  
**ğŸ‘¨â€ğŸ’» TÃ¡c giáº£**: MyLogic EDA Tool Team  
**ğŸ“ PhiÃªn báº£n**: 1.0
