$date
	Fri Dec 19 14:37:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_ff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qn $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
0&
#15
1#
1%
#20
0#
0%
1$
#25
0!
1"
1#
1%
#30
0#
0%
0$
#35
1!
0"
1#
1%
1$
#40
0#
