    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CS_SPI
CS_SPI__0__DR EQU CYREG_GPIO_PRT0_DR
CS_SPI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CS_SPI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CS_SPI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CS_SPI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CS_SPI__0__HSIOM_MASK EQU 0x0000000F
CS_SPI__0__HSIOM_SHIFT EQU 0
CS_SPI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CS_SPI__0__INTR EQU CYREG_GPIO_PRT0_INTR
CS_SPI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CS_SPI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CS_SPI__0__MASK EQU 0x01
CS_SPI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CS_SPI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CS_SPI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CS_SPI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CS_SPI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CS_SPI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CS_SPI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CS_SPI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CS_SPI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CS_SPI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CS_SPI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CS_SPI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CS_SPI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CS_SPI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CS_SPI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CS_SPI__0__PC EQU CYREG_GPIO_PRT0_PC
CS_SPI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CS_SPI__0__PORT EQU 0
CS_SPI__0__PS EQU CYREG_GPIO_PRT0_PS
CS_SPI__0__SHIFT EQU 0
CS_SPI__DR EQU CYREG_GPIO_PRT0_DR
CS_SPI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CS_SPI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CS_SPI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CS_SPI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CS_SPI__INTR EQU CYREG_GPIO_PRT0_INTR
CS_SPI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CS_SPI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CS_SPI__MASK EQU 0x01
CS_SPI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CS_SPI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CS_SPI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CS_SPI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CS_SPI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CS_SPI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CS_SPI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CS_SPI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CS_SPI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CS_SPI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CS_SPI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CS_SPI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CS_SPI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CS_SPI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CS_SPI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CS_SPI__PC EQU CYREG_GPIO_PRT0_PC
CS_SPI__PC2 EQU CYREG_GPIO_PRT0_PC2
CS_SPI__PORT EQU 0
CS_SPI__PS EQU CYREG_GPIO_PRT0_PS
CS_SPI__SHIFT EQU 0

; CLK_SPI
CLK_SPI__0__DR EQU CYREG_GPIO_PRT0_DR
CLK_SPI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CLK_SPI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CLK_SPI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CLK_SPI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CLK_SPI__0__HSIOM_MASK EQU 0x000000F0
CLK_SPI__0__HSIOM_SHIFT EQU 4
CLK_SPI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CLK_SPI__0__INTR EQU CYREG_GPIO_PRT0_INTR
CLK_SPI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CLK_SPI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CLK_SPI__0__MASK EQU 0x02
CLK_SPI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CLK_SPI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CLK_SPI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CLK_SPI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CLK_SPI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CLK_SPI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CLK_SPI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CLK_SPI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CLK_SPI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CLK_SPI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CLK_SPI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CLK_SPI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CLK_SPI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CLK_SPI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CLK_SPI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CLK_SPI__0__PC EQU CYREG_GPIO_PRT0_PC
CLK_SPI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CLK_SPI__0__PORT EQU 0
CLK_SPI__0__PS EQU CYREG_GPIO_PRT0_PS
CLK_SPI__0__SHIFT EQU 1
CLK_SPI__DR EQU CYREG_GPIO_PRT0_DR
CLK_SPI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CLK_SPI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CLK_SPI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CLK_SPI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CLK_SPI__INTR EQU CYREG_GPIO_PRT0_INTR
CLK_SPI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CLK_SPI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CLK_SPI__MASK EQU 0x02
CLK_SPI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CLK_SPI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CLK_SPI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CLK_SPI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CLK_SPI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CLK_SPI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CLK_SPI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CLK_SPI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CLK_SPI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CLK_SPI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CLK_SPI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CLK_SPI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CLK_SPI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CLK_SPI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CLK_SPI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CLK_SPI__PC EQU CYREG_GPIO_PRT0_PC
CLK_SPI__PC2 EQU CYREG_GPIO_PRT0_PC2
CLK_SPI__PORT EQU 0
CLK_SPI__PS EQU CYREG_GPIO_PRT0_PS
CLK_SPI__SHIFT EQU 1

; MISO_SPI
MISO_SPI__0__DR EQU CYREG_GPIO_PRT0_DR
MISO_SPI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MISO_SPI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MISO_SPI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MISO_SPI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO_SPI__0__HSIOM_MASK EQU 0x0000F000
MISO_SPI__0__HSIOM_SHIFT EQU 12
MISO_SPI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO_SPI__0__INTR EQU CYREG_GPIO_PRT0_INTR
MISO_SPI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO_SPI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MISO_SPI__0__MASK EQU 0x08
MISO_SPI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO_SPI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO_SPI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO_SPI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO_SPI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO_SPI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO_SPI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO_SPI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO_SPI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO_SPI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO_SPI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO_SPI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO_SPI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO_SPI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO_SPI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO_SPI__0__PC EQU CYREG_GPIO_PRT0_PC
MISO_SPI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MISO_SPI__0__PORT EQU 0
MISO_SPI__0__PS EQU CYREG_GPIO_PRT0_PS
MISO_SPI__0__SHIFT EQU 3
MISO_SPI__DR EQU CYREG_GPIO_PRT0_DR
MISO_SPI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MISO_SPI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MISO_SPI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MISO_SPI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO_SPI__INTR EQU CYREG_GPIO_PRT0_INTR
MISO_SPI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MISO_SPI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MISO_SPI__MASK EQU 0x08
MISO_SPI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO_SPI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO_SPI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO_SPI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO_SPI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO_SPI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO_SPI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO_SPI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO_SPI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO_SPI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO_SPI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO_SPI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO_SPI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO_SPI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO_SPI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO_SPI__PC EQU CYREG_GPIO_PRT0_PC
MISO_SPI__PC2 EQU CYREG_GPIO_PRT0_PC2
MISO_SPI__PORT EQU 0
MISO_SPI__PS EQU CYREG_GPIO_PRT0_PS
MISO_SPI__SHIFT EQU 3

; MOSI_SPI
MOSI_SPI__0__DR EQU CYREG_GPIO_PRT0_DR
MOSI_SPI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOSI_SPI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOSI_SPI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOSI_SPI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI_SPI__0__HSIOM_MASK EQU 0x00000F00
MOSI_SPI__0__HSIOM_SHIFT EQU 8
MOSI_SPI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI_SPI__0__INTR EQU CYREG_GPIO_PRT0_INTR
MOSI_SPI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI_SPI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOSI_SPI__0__MASK EQU 0x04
MOSI_SPI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI_SPI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI_SPI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI_SPI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI_SPI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI_SPI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI_SPI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI_SPI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI_SPI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI_SPI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI_SPI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI_SPI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI_SPI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI_SPI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI_SPI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI_SPI__0__PC EQU CYREG_GPIO_PRT0_PC
MOSI_SPI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
MOSI_SPI__0__PORT EQU 0
MOSI_SPI__0__PS EQU CYREG_GPIO_PRT0_PS
MOSI_SPI__0__SHIFT EQU 2
MOSI_SPI__DR EQU CYREG_GPIO_PRT0_DR
MOSI_SPI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
MOSI_SPI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
MOSI_SPI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
MOSI_SPI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI_SPI__INTR EQU CYREG_GPIO_PRT0_INTR
MOSI_SPI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
MOSI_SPI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
MOSI_SPI__MASK EQU 0x04
MOSI_SPI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI_SPI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI_SPI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI_SPI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI_SPI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI_SPI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI_SPI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI_SPI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI_SPI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI_SPI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI_SPI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI_SPI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI_SPI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI_SPI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI_SPI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI_SPI__PC EQU CYREG_GPIO_PRT0_PC
MOSI_SPI__PC2 EQU CYREG_GPIO_PRT0_PC2
MOSI_SPI__PORT EQU 0
MOSI_SPI__PS EQU CYREG_GPIO_PRT0_PS
MOSI_SPI__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
