###############################################################################
#
# IAR C/C++ Compiler V4.20.1.5803/W32 for Renesas RX      23/Dec/2022  10:05:32
# Copyright 2009-2020 IAR Systems AB.
# PC-locked license - IAR Embedded Workbench for Renesas RX, 64K KickStart Edition 4.20
#
#    Source file              =  ..\src\main.c
#    Command line             =
#        ..\src\main.c -o src\main.o --no_wrap_diagnostics -e
#        --sqrt_must_set_errno --align_func=1 -Ohs --no_size_constraints
#        --no_cross_call --debug -lC ./ -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_config/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_pincfg/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\general/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_bsp/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_RIIC0/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_SCI0/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_riic_rx/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_riic_rx\src/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_sci_iic_rx/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\r_sci_iic_rx\src/
#        -I
#        C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_MTU3_MTU4/
#        --remarks --save_acc --endian l --core rxv2 --fpu=32 --data_model=f
#        --double=32 --int=32 --dlib_config
#        C:/Renesas/EWB/8.4/rx/LIB/dlrxflln.h
#    Locale                   =  C
#    List file                =  ./main.lst
#    Object file              =  src\main.o
#    Runtime model:              
#      __SystemLibrary        =  DLib
#      __calling_conv         =  abi10
#      __core                 =  2
#      __dlib_file_descriptor =  0
#      __dlib_version         =  6
#      __double_size          =  32
#      __endian               =  l
#      __enum_size            =  *
#      __fpu                  =  1
#      __int_size             =  32
#      __lock_R10             =  0
#      __lock_R11             =  0
#      __lock_R12             =  0
#      __lock_R13             =  0
#      __lock_R8              =  0
#      __lock_R9              =  0
#      __rt_version           =  5
#      __size_limit           =  65536
#
###############################################################################

C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\main.c
      1          #include "r_smc_entry.h"
      2          
      3          void main(void);
      4          
      5          #define VECT_TRAP_0 0
      6          #define VECT_TRAP_1 1
      7          #define VECT_TRAP_2 2
      8          

   \                                 In section .text, align 1, keep-with-next
      9          void main(void)
     10          {
     11              R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX - 1 );
   \                     _main:
   \   000000 75 70 07     MVTIPL    #0x7
     12              R_BSP_INT( VECT( TRAP, 0 ) );
   \   000003 75 60 00     INT       #0x0
     13              R_BSP_INT( VECT( TRAP, 1 ) );
   \   000006 75 60 01     INT       #0x1
     14              R_BSP_INT( VECT( TRAP, 2 ) );
   \   000009 75 60 02     INT       #0x2
     15          
     16              R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX );
   \   00000C 75 70 08     MVTIPL    #0x8
     17              R_BSP_INT( VECT( TRAP, 0 ) );
   \   00000F 75 60 00     INT       #0x0
     18              R_BSP_INT( VECT( TRAP, 1 ) );
   \   000012 75 60 01     INT       #0x1
     19              R_BSP_INT( VECT( TRAP, 2 ) );
   \   000015 75 60 02     INT       #0x2
     20          
     21              R_BSP_SET_IPL( MY_BSP_CFG_FIT_UNNESTED_IPL_MAX + 1 );
   \   000018 75 70 09     MVTIPL    #0x9
     22              R_BSP_INT( VECT( TRAP, 0 ) );
   \   00001B 75 60 00     INT       #0x0
     23              R_BSP_INT( VECT( TRAP, 1 ) );
   \   00001E 75 60 01     INT       #0x1
     24              R_BSP_INT( VECT( TRAP, 2 ) );
   \   000021 75 60 02     INT       #0x2
     25          
     26          #if 0 /* later */
     27              R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX - 1 );
     28              R_BSP_INT( VECT( TRAP, 0 ) );
     29              R_BSP_INT( VECT( TRAP, 1 ) );
     30              R_BSP_INT( VECT( TRAP, 2 ) );
     31          
     32              R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX );
     33              R_BSP_INT( VECT( TRAP, 0 ) );
     34              R_BSP_INT( VECT( TRAP, 1 ) );
     35              R_BSP_INT( VECT( TRAP, 2 ) );
     36          
     37              R_BSP_SET_IPL( BSP_CFG_FIT_IPL_MAX + 1 );
     38              R_BSP_INT( VECT( TRAP, 0 ) );
     39              R_BSP_INT( VECT( TRAP, 1 ) );
     40              R_BSP_INT( VECT( TRAP, 2 ) );
     41          #endif
     42          
     43              R_BSP_NOP();
   \   000024 03           NOP
     44          
     45              for(;;);
   \                     ??main_0:
   \   000025 2E 00        BRA.B     ??main_0
     46          }
     47          

   \                                 In section .data24.data, align 4
     48          uint32_t debug = 0x5a5a5a5a;
   \                     _debug:
   \   000000 5A5A'5A5A    DC32 1'515'870'810
     49          

   \                                 In section .text, align 1, keep-with-next
     50          R_BSP_PRAGMA_STATIC_INTERRUPT(trap0_isr, VECT(TRAP, 0))
   \                     ___interrupt_0:
   \   000000 7E A1        PUSH.L R1
   \   000002 FD 6A 01     MVFC PSW, R1
   \   000005 69 81        SHLR #24, R1
   \   000007 64 F1        AND #15, R1
   \   000009 61 81        CMP #0x8, R1
   \   00000B 22 05        BGEU ??_lab1
   \   00000D 75 70 08     MVTIPL #0x8
   \                     ??_lab1:
   \   000010 7F A8        SETPSW I
   \   000012 7E B1        POP R1
   \   000014 38 ....      BRA.W _trap0_isr
   \   000017 7F 95        RTE
   \   000019              REQUIRE _trap0_isr

   \                                 In section .text, align 1, keep-with-next
     51          R_BSP_ATTRIB_STATIC_INTERRUPT void trap0_isr(void)
     52          {
   \                     _trap0_isr:
   \   000000 7E A1        PUSH.L    R1
     53              debug = 0;
   \   000002 FB 1E        MOV.L     #_debug:24,R1

   \          ..'....
   \   000007 F8 16 00     MOV.L     #0x0,[R1]
     54          }
   \   00000A 7E B1        POP       R1
   \   00000C 7F 95        RTE
     55          
     56          #if defined(__CCRX__) /*----------------------------------------------------*/
     57          
     58          #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
     59          /**/
     60          #pragma interrupt trap1_isr(vect = VECT(TRAP, 1))
     61          static void trap1_isr(void)
     62          {
     63              debug = 1;
     64          }
     65          
     66          #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
     67          /**/
     68          #pragma interrupt trap2_isr(vect = VECT(TRAP, 2))
     69          static void trap2_isr(void)
     70          {
     71              debug = 2;
     72          }
     73          
     74          #elif defined(__GNUC__) /*--------------------------------------------------*/
     75          
     76          void trap1_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 1))));
     77          /**/
     78          #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
     79          /**/
     80          void trap1_isr(void)
     81          {
     82              debug = 1;
     83          }
     84          
     85          void trap2_isr(void) __attribute__ ((interrupt(".rvectors", VECT(TRAP, 2))));
     86          /**/
     87          #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
     88          /**/
     89          void trap2_isr(void)
     90          {
     91              debug = 2;
     92          }
     93          
     94          #elif defined(__ICCRX__) /*-------------------------------------------------*/
     95          
     96          #define trap1_isr(...) R_CG_ATTRIB_INTERRUPT_FIT_IPL_MAX_EI(trap1_isr, __VA_ARGS__)
     97          /**/
     98          #pragma vector = VECT(TRAP, 1)

   \                                 In section .text, align 1, keep-with-next
   \                     ___interrupt_1:
   \   000000 7E A1        PUSH.L R1
   \   000002 FD 6A 01     MVFC PSW, R1
   \   000005 69 81        SHLR #24, R1
   \   000007 64 F1        AND #15, R1
   \   000009 61 81        CMP #0x8, R1
   \   00000B 22 05        BGEU ??_lab1_1
   \   00000D 75 70 08     MVTIPL #0x8
   \                     ??_lab1_1:
   \   000010 7F A8        SETPSW I
   \   000012 7E B1        POP R1
   \   000014 ..           BRA.S _trap1_isr
   \   000015 7F 95        RTE
   \   000017              REQUIRE _trap1_isr

   \                                 In section .text, align 1, keep-with-next
     99          __interrupt static void trap1_isr(void) // Remark[Pe082]: storage class is not first
                             ^
Remark[Pe082]: storage class is not first
    100          {
   \                     _trap1_isr:
   \   000000 7E A1        PUSH.L    R1
    101              debug = 1;
   \   000002 FB 1E        MOV.L     #_debug:24,R1

   \          ..'....
   \   000007 F8 16 01     MOV.L     #0x1,[R1]
    102          }
   \   00000A 7E B1        POP       R1
   \   00000C 7F 95        RTE
    103          
    104          #define trap2_isr(...) R_CG_ATTRIB_INTERRUPT_EI(trap2_isr, __VA_ARGS__)
    105          /**/
    106          #pragma vector = VECT(TRAP, 2)

   \                                 In section .text, align 1, keep-with-next
   \                     ___interrupt_2:
   \   000000 7F A8        SETPSW I
   \   000002 ..           BRA.S _trap2_isr
   \   000003 7F 95        RTE
   \   000005              REQUIRE _trap2_isr

   \                                 In section .text, align 1, keep-with-next
    107          __interrupt static void trap2_isr(void) // Remark[Pe082]: storage class is not first
                             ^
Remark[Pe082]: storage class is not first

  static void r_Config_SCI0_callback_transmitend(void);
              ^
"C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_SCI0\Config_SCI0.h",59  Remark[Pe177]: function "r_Config_SCI0_callback_transmitend" was declared but never referenced

  static void r_Config_SCI0_callback_receiveend(void);
              ^
"C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_SCI0\Config_SCI0.h",60  Remark[Pe177]: function "r_Config_SCI0_callback_receiveend" was declared but never referenced

  static void r_Config_RIIC0_callback_transmitend(void);
              ^
"C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_RIIC0\Config_RIIC0.h",63  Remark[Pe177]: function "r_Config_RIIC0_callback_transmitend" was declared but never referenced

  static void r_Config_RIIC0_callback_receiveend(void);
              ^
"C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_RIIC0\Config_RIIC0.h",64  Remark[Pe177]: function "r_Config_RIIC0_callback_receiveend" was declared but never referenced

  static void r_Config_RIIC0_callback_error(MD_STATUS status);
              ^
"C:\Renesas\GitHubDesktop\workspaces\workspace_e2v202210\RXv3_RegBankSave\RXv2_NestedInterrupt_IAR\src\smc_gen\Config_RIIC0\Config_RIIC0.h",65  Remark[Pe177]: function "r_Config_RIIC0_callback_error" was declared but never referenced
    108          {
   \                     _trap2_isr:
   \   000000 7E A1        PUSH.L    R1
    109              debug = 2;
   \   000002 FB 1E        MOV.L     #_debug:24,R1

   \          ..'....
   \   000007 F8 16 02     MOV.L     #0x2,[R1]
    110          }
   \   00000A 7E B1        POP       R1
   \   00000C 7F 95        RTE
    111          
    112          #endif /*-------------------------------------------------------------------*/

   Maximum stack usage in bytes:

   ISTACK Function
   ------ --------
      8   _trap0_isr
      8   _trap1_isr
      8   _trap2_isr
      4   main
     12   trap0_isr
     12   trap1_isr
     12   trap2_isr


   Section sizes:

   Bytes  Function/Label
   -----  --------------
      25  _trap0_isr
      23  _trap1_isr
       5  _trap2_isr
       4  debug
      39  main
      14  trap0_isr
      14  trap1_isr
      14  trap2_isr

 
   4 bytes in section .data24.data
 134 bytes in section .text
 
 134 bytes of CODE memory
   4 bytes of DATA memory

Errors: none
Warnings: none
