|exp3
T1 <= beatGen:exp3_beatGen_1.T1
PUL => starter:exp3_starter_1.PULSE
CLK => exp3_AND3_1.IN0
ON => exp3_AND3_1.IN1
ON => starter:exp3_starter_1.ON
INS[0] <= CROM:exp3_CROM_1.q[0]
INS[1] <= CROM:exp3_CROM_1.q[1]
INS[2] <= CROM:exp3_CROM_1.q[2]
INS[3] <= CROM:exp3_CROM_1.q[3]
INS[4] <= CROM:exp3_CROM_1.q[4]
INS[5] <= CROM:exp3_CROM_1.q[5]
INS[6] <= CROM:exp3_CROM_1.q[6]
INS[7] <= CROM:exp3_CROM_1.q[7]
INS[8] <= CROM:exp3_CROM_1.q[8]
INS[9] <= CROM:exp3_CROM_1.q[9]
INS[10] <= CROM:exp3_CROM_1.q[10]
INS[11] <= CROM:exp3_CROM_1.q[11]
INS[12] <= CROM:exp3_CROM_1.q[12]
INS[13] <= CROM:exp3_CROM_1.q[13]
INS[14] <= CROM:exp3_CROM_1.q[14]
INS[15] <= CROM:exp3_CROM_1.q[15]
INS[16] <= CROM:exp3_CROM_1.q[16]
INS[17] <= CROM:exp3_CROM_1.q[17]
INS[18] <= CROM:exp3_CROM_1.q[18]
INS[19] <= CROM:exp3_CROM_1.q[19]
INS[20] <= CROM:exp3_CROM_1.q[20]
INS[21] <= CROM:exp3_CROM_1.q[21]
INS[22] <= CROM:exp3_CROM_1.q[22]
INS[23] <= CROM:exp3_CROM_1.q[23]
INS[24] <= CROM:exp3_CROM_1.q[24]
INS[25] <= CROM:exp3_CROM_1.q[25]
INS[26] <= CROM:exp3_CROM_1.q[26]
INS[27] <= CROM:exp3_CROM_1.q[27]
INS[28] <= CROM:exp3_CROM_1.q[28]
INS[29] <= CROM:exp3_CROM_1.q[29]
INS[30] <= CROM:exp3_CROM_1.q[30]
INS[31] <= CROM:exp3_CROM_1.q[31]
T2 <= beatGen:exp3_beatGen_1.T2
PC_DATA[0] <= PC:exp3_PC_1.Q[0]
PC_DATA[1] <= PC:exp3_PC_1.Q[1]
PC_DATA[2] <= PC:exp3_PC_1.Q[2]
PC_DATA[3] <= PC:exp3_PC_1.Q[3]
PC_DATA[4] <= PC:exp3_PC_1.Q[4]
PC_DATA[5] <= PC:exp3_PC_1.Q[5]
PC_DATA[6] <= PC:exp3_PC_1.Q[6]
PC_DATA[7] <= PC:exp3_PC_1.Q[7]
R0_DATA[0] <= reg8:exp3_reg8_R0.Q[0]
R0_DATA[1] <= reg8:exp3_reg8_R0.Q[1]
R0_DATA[2] <= reg8:exp3_reg8_R0.Q[2]
R0_DATA[3] <= reg8:exp3_reg8_R0.Q[3]
R0_DATA[4] <= reg8:exp3_reg8_R0.Q[4]
R0_DATA[5] <= reg8:exp3_reg8_R0.Q[5]
R0_DATA[6] <= reg8:exp3_reg8_R0.Q[6]
R0_DATA[7] <= reg8:exp3_reg8_R0.Q[7]
T4 <= beatGen:exp3_beatGen_1.T4
T3 <= beatGen:exp3_beatGen_1.T3
RA_INPUT[0] <= mux21:exp3_mux21_3.Q[0]
RA_INPUT[1] <= mux21:exp3_mux21_3.Q[1]
RA_INPUT[2] <= mux21:exp3_mux21_3.Q[2]
RA_INPUT[3] <= mux21:exp3_mux21_3.Q[3]
RA_INPUT[4] <= mux21:exp3_mux21_3.Q[4]
RA_INPUT[5] <= mux21:exp3_mux21_3.Q[5]
RA_INPUT[6] <= mux21:exp3_mux21_3.Q[6]
RA_INPUT[7] <= mux21:exp3_mux21_3.Q[7]
RB_INPUT[0] <= mux21:exp3_mux21_4.Q[0]
RB_INPUT[1] <= mux21:exp3_mux21_4.Q[1]
RB_INPUT[2] <= mux21:exp3_mux21_4.Q[2]
RB_INPUT[3] <= mux21:exp3_mux21_4.Q[3]
RB_INPUT[4] <= mux21:exp3_mux21_4.Q[4]
RB_INPUT[5] <= mux21:exp3_mux21_4.Q[5]
RB_INPUT[6] <= mux21:exp3_mux21_4.Q[6]
RB_INPUT[7] <= mux21:exp3_mux21_4.Q[7]
R1_DATA[0] <= reg8:exp3_reg8_R1.Q[0]
R1_DATA[1] <= reg8:exp3_reg8_R1.Q[1]
R1_DATA[2] <= reg8:exp3_reg8_R1.Q[2]
R1_DATA[3] <= reg8:exp3_reg8_R1.Q[3]
R1_DATA[4] <= reg8:exp3_reg8_R1.Q[4]
R1_DATA[5] <= reg8:exp3_reg8_R1.Q[5]
R1_DATA[6] <= reg8:exp3_reg8_R1.Q[6]
R1_DATA[7] <= reg8:exp3_reg8_R1.Q[7]


|exp3|beatGen:exp3_beatGen_1
T1 <= beatGen_DFF_1.DB_MAX_OUTPUT_PORT_TYPE
RST => beatGen_DFF_1.ACLR
RST => beatGen_DFF_5.ACLR
RST => beatGen_DFF_4.ACLR
RST => beatGen_DFF_3.ACLR
RST => beatGen_DFF_2.ACLR
CLK => beatGen_OR_1.IN0
T2 <= beatGen_DFF_2.DB_MAX_OUTPUT_PORT_TYPE
T3 <= beatGen_DFF_3.DB_MAX_OUTPUT_PORT_TYPE
T4 <= beatGen_DFF_4.DB_MAX_OUTPUT_PORT_TYPE


|exp3|starter:exp3_starter_1
RST <= inst5.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst5.IN0
CLK => starter_DFF_1.CLK
ON => starter_DFF_1.ACLR
ON => inst3.IN1
G => starter_NOT_1.IN0
PULSE_ <= PULSE.DB_MAX_OUTPUT_PORT_TYPE
PULSE => PULSE_.DATAIN


|exp3|CROM:exp3_CROM_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5pb1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pb1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pb1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pb1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pb1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pb1:auto_generated.address_a[5]
address_a[6] => altsyncram_5pb1:auto_generated.address_a[6]
address_a[7] => altsyncram_5pb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5pb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5pb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5pb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5pb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5pb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5pb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5pb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5pb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5pb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5pb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5pb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5pb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5pb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5pb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5pb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5pb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_5pb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_5pb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_5pb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_5pb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_5pb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_5pb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_5pb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_5pb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_5pb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_5pb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_5pb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_5pb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_5pb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_5pb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_5pb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_5pb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_5pb1:auto_generated
address_a[0] => altsyncram_d7d2:altsyncram1.address_a[0]
address_a[1] => altsyncram_d7d2:altsyncram1.address_a[1]
address_a[2] => altsyncram_d7d2:altsyncram1.address_a[2]
address_a[3] => altsyncram_d7d2:altsyncram1.address_a[3]
address_a[4] => altsyncram_d7d2:altsyncram1.address_a[4]
address_a[5] => altsyncram_d7d2:altsyncram1.address_a[5]
address_a[6] => altsyncram_d7d2:altsyncram1.address_a[6]
address_a[7] => altsyncram_d7d2:altsyncram1.address_a[7]
clock0 => altsyncram_d7d2:altsyncram1.clock0
q_a[0] <= altsyncram_d7d2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_d7d2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_d7d2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_d7d2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_d7d2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_d7d2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_d7d2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_d7d2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_d7d2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_d7d2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_d7d2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_d7d2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_d7d2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_d7d2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_d7d2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_d7d2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_d7d2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_d7d2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_d7d2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_d7d2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_d7d2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_d7d2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_d7d2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_d7d2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_d7d2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_d7d2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_d7d2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_d7d2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_d7d2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_d7d2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_d7d2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_d7d2:altsyncram1.q_a[31]


|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_5pb1:auto_generated|altsyncram_d7d2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_5pb1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~63.DATAB
data_read[1] => ram_rom_data_reg~62.DATAB
data_read[2] => ram_rom_data_reg~61.DATAB
data_read[3] => ram_rom_data_reg~60.DATAB
data_read[4] => ram_rom_data_reg~59.DATAB
data_read[5] => ram_rom_data_reg~58.DATAB
data_read[6] => ram_rom_data_reg~57.DATAB
data_read[7] => ram_rom_data_reg~56.DATAB
data_read[8] => ram_rom_data_reg~55.DATAB
data_read[9] => ram_rom_data_reg~54.DATAB
data_read[10] => ram_rom_data_reg~53.DATAB
data_read[11] => ram_rom_data_reg~52.DATAB
data_read[12] => ram_rom_data_reg~51.DATAB
data_read[13] => ram_rom_data_reg~50.DATAB
data_read[14] => ram_rom_data_reg~49.DATAB
data_read[15] => ram_rom_data_reg~48.DATAB
data_read[16] => ram_rom_data_reg~47.DATAB
data_read[17] => ram_rom_data_reg~46.DATAB
data_read[18] => ram_rom_data_reg~45.DATAB
data_read[19] => ram_rom_data_reg~44.DATAB
data_read[20] => ram_rom_data_reg~43.DATAB
data_read[21] => ram_rom_data_reg~42.DATAB
data_read[22] => ram_rom_data_reg~41.DATAB
data_read[23] => ram_rom_data_reg~40.DATAB
data_read[24] => ram_rom_data_reg~39.DATAB
data_read[25] => ram_rom_data_reg~38.DATAB
data_read[26] => ram_rom_data_reg~37.DATAB
data_read[27] => ram_rom_data_reg~36.DATAB
data_read[28] => ram_rom_data_reg~35.DATAB
data_read[29] => ram_rom_data_reg~34.DATAB
data_read[30] => ram_rom_data_reg~33.DATAB
data_read[31] => ram_rom_data_reg~32.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~8.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen~0.IN0
jtag_state_cdr => name_gen~1.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen~0.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0~5.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0~1.IN1
ir_in[1] => process_0~3.IN0
ir_in[1] => ram_rom_incr_addr~0.IN1
ir_in[2] => process_0~3.IN1
ir_in[2] => ram_rom_incr_addr~1.IN1
ir_in[2] => enable_write~0.IN1
ir_in[3] => process_0~0.IN1
ir_in[3] => process_0~2.IN1
ir_in[3] => process_0~6.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0~5.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|exp3|CROM:exp3_CROM_1|altsyncram:altsyncram_component|altsyncram_5pb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|exp3|uPC:exp3_uPC_1
Q[0] <= 74161:uPC_74161_1.QA
Q[1] <= 74161:uPC_74161_1.QB
Q[2] <= 74161:uPC_74161_1.QC
Q[3] <= 74161:uPC_74161_1.QD
Q[4] <= 74161:uPC_74161_2.QA
Q[5] <= 74161:uPC_74161_2.QB
Q[6] <= 74161:uPC_74161_2.QC
Q[7] <= 74161:uPC_74161_2.QD
CLR => uPC_NOT_2.IN0
CLK => 74161:uPC_74161_1.CLK
CLK => 74161:uPC_74161_2.CLK
LDN => uPC_NOT_1.IN0
D[4] => 74161:uPC_74161_2.A
D[5] => 74161:uPC_74161_2.B
D[6] => 74161:uPC_74161_2.C
D[7] => 74161:uPC_74161_2.D


|exp3|uPC:exp3_uPC_1|74161:uPC_74161_1
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|exp3|uPC:exp3_uPC_1|74161:uPC_74161_1|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|exp3|uPC:exp3_uPC_1|74161:uPC_74161_2
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|exp3|uPC:exp3_uPC_1|74161:uPC_74161_2|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|exp3|RAM:exp3_RAM_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|exp3|RAM:exp3_RAM_1|altsyncram:altsyncram_component
wren_a => altsyncram_40i1:auto_generated.wren_a
rden_a => altsyncram_40i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_40i1:auto_generated.data_a[0]
data_a[1] => altsyncram_40i1:auto_generated.data_a[1]
data_a[2] => altsyncram_40i1:auto_generated.data_a[2]
data_a[3] => altsyncram_40i1:auto_generated.data_a[3]
data_a[4] => altsyncram_40i1:auto_generated.data_a[4]
data_a[5] => altsyncram_40i1:auto_generated.data_a[5]
data_a[6] => altsyncram_40i1:auto_generated.data_a[6]
data_a[7] => altsyncram_40i1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_40i1:auto_generated.address_a[0]
address_a[1] => altsyncram_40i1:auto_generated.address_a[1]
address_a[2] => altsyncram_40i1:auto_generated.address_a[2]
address_a[3] => altsyncram_40i1:auto_generated.address_a[3]
address_a[4] => altsyncram_40i1:auto_generated.address_a[4]
address_a[5] => altsyncram_40i1:auto_generated.address_a[5]
address_a[6] => altsyncram_40i1:auto_generated.address_a[6]
address_a[7] => altsyncram_40i1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_40i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_40i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_40i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_40i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_40i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_40i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_40i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_40i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_40i1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|exp3|RAM:exp3_RAM_1|altsyncram:altsyncram_component|altsyncram_40i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|exp3|mux21:exp3_mux21_1
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|decoder24:exp3_decoder24_1
Q0 <= decoder24_and2_1.DB_MAX_OUTPUT_PORT_TYPE
D[0] => decoder24_not_1[0].IN0
D[0] => decoder24_and2_2.IN1
D[0] => decoder24_and2_4.IN1
D[1] => decoder24_not_1[1].IN0
D[1] => decoder24_and2_3.IN0
D[1] => decoder24_and2_4.IN0
Q1 <= decoder24_and2_2.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= decoder24_and2_3.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= decoder24_and2_4.DB_MAX_OUTPUT_PORT_TYPE


|exp3|PC:exp3_PC_1
Q[0] <= 74161:PC_74161_1.QA
Q[1] <= 74161:PC_74161_1.QB
Q[2] <= 74161:PC_74161_1.QC
Q[3] <= 74161:PC_74161_1.QD
Q[4] <= 74161:PC_74161_2.QA
Q[5] <= 74161:PC_74161_2.QB
Q[6] <= 74161:PC_74161_2.QC
Q[7] <= 74161:PC_74161_2.QD
CLR => PC_NOT_2.IN0
CLK => 74161:PC_74161_1.CLK
CLK => 74161:PC_74161_2.CLK
LDN => PC_NOT_1.IN0
D[0] => 74161:PC_74161_1.A
D[1] => 74161:PC_74161_1.B
D[2] => 74161:PC_74161_1.C
D[3] => 74161:PC_74161_1.D
D[4] => 74161:PC_74161_2.A
D[5] => 74161:PC_74161_2.B
D[6] => 74161:PC_74161_2.C
D[7] => 74161:PC_74161_2.D


|exp3|PC:exp3_PC_1|74161:PC_74161_1
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|exp3|PC:exp3_PC_1|74161:PC_74161_1|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|exp3|PC:exp3_PC_1|74161:PC_74161_2
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|exp3|PC:exp3_PC_1|74161:PC_74161_2|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|exp3|reg8:exp3_reg8_R0
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|reg8:exp3_reg8_R0|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|mux21:exp3_mux21_5
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|ALU:exp3_ALU_1
QH[0] <= reg8:ALU_reg8_3.Q[0]
QH[1] <= reg8:ALU_reg8_3.Q[1]
QH[2] <= reg8:ALU_reg8_3.Q[2]
QH[3] <= reg8:ALU_reg8_3.Q[3]
QH[4] <= reg8:ALU_reg8_3.Q[4]
QH[5] <= reg8:ALU_reg8_3.Q[5]
QH[6] <= reg8:ALU_reg8_3.Q[6]
QH[7] <= reg8:ALU_reg8_3.Q[7]
CLR => reg8:ALU_reg8_3.CLR
CLR => reg8:ALU_reg8_1.CLR
CLR => reg8:ALU_reg8_2.CLR
CLR => reg8:ALU_reg8_4.CLR
CLKQ => reg8:ALU_reg8_3.CLK
CLKQ => reg8:ALU_reg8_4.CLK
MODE[0] => decoder24:ALU_decoder24_1.D[0]
MODE[1] => decoder24:ALU_decoder24_1.D[1]
CLKDA => reg8:ALU_reg8_1.CLK
DA[0] => reg8:ALU_reg8_1.D[0]
DA[1] => reg8:ALU_reg8_1.D[1]
DA[2] => reg8:ALU_reg8_1.D[2]
DA[3] => reg8:ALU_reg8_1.D[3]
DA[4] => reg8:ALU_reg8_1.D[4]
DA[5] => reg8:ALU_reg8_1.D[5]
DA[6] => reg8:ALU_reg8_1.D[6]
DA[7] => reg8:ALU_reg8_1.D[7]
CLKDB => reg8:ALU_reg8_2.CLK
DB[0] => reg8:ALU_reg8_2.D[0]
DB[1] => reg8:ALU_reg8_2.D[1]
DB[2] => reg8:ALU_reg8_2.D[2]
DB[3] => reg8:ALU_reg8_2.D[3]
DB[4] => reg8:ALU_reg8_2.D[4]
DB[5] => reg8:ALU_reg8_2.D[5]
DB[6] => reg8:ALU_reg8_2.D[6]
DB[7] => reg8:ALU_reg8_2.D[7]
QL[0] <= reg8:ALU_reg8_4.Q[0]
QL[1] <= reg8:ALU_reg8_4.Q[1]
QL[2] <= reg8:ALU_reg8_4.Q[2]
QL[3] <= reg8:ALU_reg8_4.Q[3]
QL[4] <= reg8:ALU_reg8_4.Q[4]
QL[5] <= reg8:ALU_reg8_4.Q[5]
QL[6] <= reg8:ALU_reg8_4.Q[6]
QL[7] <= reg8:ALU_reg8_4.Q[7]
ADDM => adder:ALU_adder_1.M
C0 => adder:ALU_adder_1.C0
ADDS[0] => adder:ALU_adder_1.S[0]
ADDS[1] => adder:ALU_adder_1.S[1]
ADDS[2] => adder:ALU_adder_1.S[2]
ADDS[3] => adder:ALU_adder_1.S[3]


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_3
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|ALU:exp3_ALU_1|mux21:ALU_mux21_1
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|ALU:exp3_ALU_1|decoder24:ALU_decoder24_1
Q0 <= decoder24_and2_1.DB_MAX_OUTPUT_PORT_TYPE
D[0] => decoder24_not_1[0].IN0
D[0] => decoder24_and2_2.IN1
D[0] => decoder24_and2_4.IN1
D[1] => decoder24_not_1[1].IN0
D[1] => decoder24_and2_3.IN0
D[1] => decoder24_and2_4.IN0
Q1 <= decoder24_and2_2.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= decoder24_and2_3.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= decoder24_and2_4.DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component
dataa[0] => mult_g4n:auto_generated.dataa[0]
dataa[1] => mult_g4n:auto_generated.dataa[1]
dataa[2] => mult_g4n:auto_generated.dataa[2]
dataa[3] => mult_g4n:auto_generated.dataa[3]
dataa[4] => mult_g4n:auto_generated.dataa[4]
dataa[5] => mult_g4n:auto_generated.dataa[5]
dataa[6] => mult_g4n:auto_generated.dataa[6]
dataa[7] => mult_g4n:auto_generated.dataa[7]
datab[0] => mult_g4n:auto_generated.datab[0]
datab[1] => mult_g4n:auto_generated.datab[1]
datab[2] => mult_g4n:auto_generated.datab[2]
datab[3] => mult_g4n:auto_generated.datab[3]
datab[4] => mult_g4n:auto_generated.datab[4]
datab[5] => mult_g4n:auto_generated.datab[5]
datab[6] => mult_g4n:auto_generated.datab[6]
datab[7] => mult_g4n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_g4n:auto_generated.result[0]
result[1] <= mult_g4n:auto_generated.result[1]
result[2] <= mult_g4n:auto_generated.result[2]
result[3] <= mult_g4n:auto_generated.result[3]
result[4] <= mult_g4n:auto_generated.result[4]
result[5] <= mult_g4n:auto_generated.result[5]
result[6] <= mult_g4n:auto_generated.result[6]
result[7] <= mult_g4n:auto_generated.result[7]
result[8] <= mult_g4n:auto_generated.result[8]
result[9] <= mult_g4n:auto_generated.result[9]
result[10] <= mult_g4n:auto_generated.result[10]
result[11] <= mult_g4n:auto_generated.result[11]
result[12] <= mult_g4n:auto_generated.result[12]
result[13] <= mult_g4n:auto_generated.result[13]
result[14] <= mult_g4n:auto_generated.result[14]
result[15] <= mult_g4n:auto_generated.result[15]


|exp3|ALU:exp3_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_g4n:auto_generated
dataa[0] => cycloneiii_mac_mult:mac_mult1.DATAA[0]
dataa[1] => cycloneiii_mac_mult:mac_mult1.DATAA[1]
dataa[2] => cycloneiii_mac_mult:mac_mult1.DATAA[2]
dataa[3] => cycloneiii_mac_mult:mac_mult1.DATAA[3]
dataa[4] => cycloneiii_mac_mult:mac_mult1.DATAA[4]
dataa[5] => cycloneiii_mac_mult:mac_mult1.DATAA[5]
dataa[6] => cycloneiii_mac_mult:mac_mult1.DATAA[6]
dataa[7] => cycloneiii_mac_mult:mac_mult1.DATAA[7]
datab[0] => cycloneiii_mac_mult:mac_mult1.DATAB[0]
datab[1] => cycloneiii_mac_mult:mac_mult1.DATAB[1]
datab[2] => cycloneiii_mac_mult:mac_mult1.DATAB[2]
datab[3] => cycloneiii_mac_mult:mac_mult1.DATAB[3]
datab[4] => cycloneiii_mac_mult:mac_mult1.DATAB[4]
datab[5] => cycloneiii_mac_mult:mac_mult1.DATAB[5]
datab[6] => cycloneiii_mac_mult:mac_mult1.DATAB[6]
datab[7] => cycloneiii_mac_mult:mac_mult1.DATAB[7]
result[0] <= cycloneiii_mac_out:mac_out2.DATAOUT[0]
result[1] <= cycloneiii_mac_out:mac_out2.DATAOUT[1]
result[2] <= cycloneiii_mac_out:mac_out2.DATAOUT[2]
result[3] <= cycloneiii_mac_out:mac_out2.DATAOUT[3]
result[4] <= cycloneiii_mac_out:mac_out2.DATAOUT[4]
result[5] <= cycloneiii_mac_out:mac_out2.DATAOUT[5]
result[6] <= cycloneiii_mac_out:mac_out2.DATAOUT[6]
result[7] <= cycloneiii_mac_out:mac_out2.DATAOUT[7]
result[8] <= cycloneiii_mac_out:mac_out2.DATAOUT[8]
result[9] <= cycloneiii_mac_out:mac_out2.DATAOUT[9]
result[10] <= cycloneiii_mac_out:mac_out2.DATAOUT[10]
result[11] <= cycloneiii_mac_out:mac_out2.DATAOUT[11]
result[12] <= cycloneiii_mac_out:mac_out2.DATAOUT[12]
result[13] <= cycloneiii_mac_out:mac_out2.DATAOUT[13]
result[14] <= cycloneiii_mac_out:mac_out2.DATAOUT[14]
result[15] <= cycloneiii_mac_out:mac_out2.DATAOUT[15]


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_1
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_2
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
denom[4] => lpm_divide:LPM_DIVIDE_component.denom[4]
denom[5] => lpm_divide:LPM_DIVIDE_component.denom[5]
denom[6] => lpm_divide:LPM_DIVIDE_component.denom[6]
denom[7] => lpm_divide:LPM_DIVIDE_component.denom[7]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
numer[6] => lpm_divide:LPM_DIVIDE_component.numer[6]
numer[7] => lpm_divide:LPM_DIVIDE_component.numer[7]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient[6]
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient[7]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain[4]
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain[5]
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain[6]
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain[7]


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_ngp:auto_generated.numer[0]
numer[1] => lpm_divide_ngp:auto_generated.numer[1]
numer[2] => lpm_divide_ngp:auto_generated.numer[2]
numer[3] => lpm_divide_ngp:auto_generated.numer[3]
numer[4] => lpm_divide_ngp:auto_generated.numer[4]
numer[5] => lpm_divide_ngp:auto_generated.numer[5]
numer[6] => lpm_divide_ngp:auto_generated.numer[6]
numer[7] => lpm_divide_ngp:auto_generated.numer[7]
denom[0] => lpm_divide_ngp:auto_generated.denom[0]
denom[1] => lpm_divide_ngp:auto_generated.denom[1]
denom[2] => lpm_divide_ngp:auto_generated.denom[2]
denom[3] => lpm_divide_ngp:auto_generated.denom[3]
denom[4] => lpm_divide_ngp:auto_generated.denom[4]
denom[5] => lpm_divide_ngp:auto_generated.denom[5]
denom[6] => lpm_divide_ngp:auto_generated.denom[6]
denom[7] => lpm_divide_ngp:auto_generated.denom[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_ngp:auto_generated.quotient[0]
quotient[1] <= lpm_divide_ngp:auto_generated.quotient[1]
quotient[2] <= lpm_divide_ngp:auto_generated.quotient[2]
quotient[3] <= lpm_divide_ngp:auto_generated.quotient[3]
quotient[4] <= lpm_divide_ngp:auto_generated.quotient[4]
quotient[5] <= lpm_divide_ngp:auto_generated.quotient[5]
quotient[6] <= lpm_divide_ngp:auto_generated.quotient[6]
quotient[7] <= lpm_divide_ngp:auto_generated.quotient[7]
remain[0] <= lpm_divide_ngp:auto_generated.remain[0]
remain[1] <= lpm_divide_ngp:auto_generated.remain[1]
remain[2] <= lpm_divide_ngp:auto_generated.remain[2]
remain[3] <= lpm_divide_ngp:auto_generated.remain[3]
remain[4] <= lpm_divide_ngp:auto_generated.remain[4]
remain[5] <= lpm_divide_ngp:auto_generated.remain[5]
remain[6] <= lpm_divide_ngp:auto_generated.remain[6]
remain[7] <= lpm_divide_ngp:auto_generated.remain[7]


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated
denom[0] => sign_div_unsign_96h:divider.denominator[0]
denom[1] => sign_div_unsign_96h:divider.denominator[1]
denom[2] => sign_div_unsign_96h:divider.denominator[2]
denom[3] => sign_div_unsign_96h:divider.denominator[3]
denom[4] => sign_div_unsign_96h:divider.denominator[4]
denom[5] => sign_div_unsign_96h:divider.denominator[5]
denom[6] => sign_div_unsign_96h:divider.denominator[6]
denom[7] => sign_div_unsign_96h:divider.denominator[7]
numer[0] => sign_div_unsign_96h:divider.numerator[0]
numer[1] => sign_div_unsign_96h:divider.numerator[1]
numer[2] => sign_div_unsign_96h:divider.numerator[2]
numer[3] => sign_div_unsign_96h:divider.numerator[3]
numer[4] => sign_div_unsign_96h:divider.numerator[4]
numer[5] => sign_div_unsign_96h:divider.numerator[5]
numer[6] => sign_div_unsign_96h:divider.numerator[6]
numer[7] => sign_div_unsign_96h:divider.numerator[7]
quotient[0] <= sign_div_unsign_96h:divider.quotient[0]
quotient[1] <= sign_div_unsign_96h:divider.quotient[1]
quotient[2] <= sign_div_unsign_96h:divider.quotient[2]
quotient[3] <= sign_div_unsign_96h:divider.quotient[3]
quotient[4] <= sign_div_unsign_96h:divider.quotient[4]
quotient[5] <= sign_div_unsign_96h:divider.quotient[5]
quotient[6] <= sign_div_unsign_96h:divider.quotient[6]
quotient[7] <= sign_div_unsign_96h:divider.quotient[7]
remain[0] <= sign_div_unsign_96h:divider.remainder[0]
remain[1] <= sign_div_unsign_96h:divider.remainder[1]
remain[2] <= sign_div_unsign_96h:divider.remainder[2]
remain[3] <= sign_div_unsign_96h:divider.remainder[3]
remain[4] <= sign_div_unsign_96h:divider.remainder[4]
remain[5] <= sign_div_unsign_96h:divider.remainder[5]
remain[6] <= sign_div_unsign_96h:divider.remainder[6]
remain[7] <= sign_div_unsign_96h:divider.remainder[7]


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider
denominator[0] => compl_adder1_dataa[0].IN0
denominator[0] => den_choice[0]~7.IN0
denominator[1] => compl_adder1_dataa[1].IN0
denominator[1] => den_choice[1]~6.IN0
denominator[2] => compl_adder1_dataa[2].IN0
denominator[2] => den_choice[2]~5.IN0
denominator[3] => compl_adder1_dataa[3].IN0
denominator[3] => den_choice[3]~4.IN0
denominator[4] => compl_adder1_dataa[4].IN0
denominator[4] => den_choice[4]~3.IN0
denominator[5] => compl_adder1_dataa[5].IN0
denominator[5] => den_choice[5]~2.IN0
denominator[6] => compl_adder1_dataa[6].IN0
denominator[6] => den_choice[6]~1.IN0
denominator[7] => compl_adder1_dataa[7].IN0
denominator[7] => _~2.IN0
denominator[7] => den_choice[7]~0.IN0
denominator[7] => den_choice[7]~8.IN1
denominator[7] => den_choice[6]~9.IN1
denominator[7] => den_choice[5]~10.IN1
denominator[7] => den_choice[4]~11.IN1
denominator[7] => den_choice[3]~12.IN1
denominator[7] => den_choice[2]~13.IN1
denominator[7] => den_choice[1]~14.IN1
denominator[7] => den_choice[0]~15.IN1
denominator[7] => _~5.IN0
denominator[7] => _~14.IN1
denominator[7] => _~15.IN1
denominator[7] => _~16.IN1
denominator[7] => _~17.IN1
denominator[7] => _~18.IN1
denominator[7] => _~19.IN1
denominator[7] => _~20.IN1
denominator[7] => _~21.IN1
numerator[0] => neg_num[0].IN0
numerator[0] => norm_num[0]~7.IN0
numerator[1] => neg_num[1].IN0
numerator[1] => norm_num[1]~6.IN0
numerator[2] => neg_num[2].IN0
numerator[2] => norm_num[2]~5.IN0
numerator[3] => neg_num[3].IN0
numerator[3] => norm_num[3]~4.IN0
numerator[4] => neg_num[4].IN0
numerator[4] => norm_num[4]~3.IN0
numerator[5] => neg_num[5].IN0
numerator[5] => norm_num[5]~2.IN0
numerator[6] => neg_num[6].IN0
numerator[6] => norm_num[6]~1.IN0
numerator[7] => neg_num[7].IN0
numerator[7] => _~3.IN0
numerator[7] => norm_num[7]~0.IN0
numerator[7] => norm_num[7]~8.IN1
numerator[7] => norm_num[6]~9.IN1
numerator[7] => norm_num[5]~10.IN1
numerator[7] => norm_num[4]~11.IN1
numerator[7] => norm_num[3]~12.IN1
numerator[7] => norm_num[2]~13.IN1
numerator[7] => norm_num[1]~14.IN1
numerator[7] => norm_num[0]~15.IN1
numerator[7] => _~4.IN0
numerator[7] => pre_quot[7]~8.IN1
numerator[7] => pre_quot[6]~9.IN1
numerator[7] => pre_quot[5]~10.IN1
numerator[7] => pre_quot[4]~11.IN1
numerator[7] => pre_quot[3]~12.IN1
numerator[7] => pre_quot[2]~13.IN1
numerator[7] => pre_quot[1]~14.IN1
numerator[7] => pre_quot[0]~15.IN1
numerator[7] => _~22.IN0
numerator[7] => _~31.IN1
numerator[7] => _~32.IN1
numerator[7] => _~33.IN1
numerator[7] => _~34.IN1
numerator[7] => _~35.IN1
numerator[7] => _~36.IN1
numerator[7] => _~37.IN1
numerator[7] => _~38.IN1
quotient[0] <= quotient[0]~7.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1]~6.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2]~5.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3]~4.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4]~3.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5]~2.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6]~1.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7]~0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0]~7.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1]~6.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2]~5.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3]~4.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4]~3.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5]~2.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6]~1.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[0] => op_4.IN14
denominator[0] => op_5.IN16
denominator[0] => op_6.IN18
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_4.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_5.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[64].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_4.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_5.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[65].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_4.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_5.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[66].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_3.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_4.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_5.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[67].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_4.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_5.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[68].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_5.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[69].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_6.IN4
denominator[7] => sel[70].IN1
numerator[0] => StageOut[56]~7.IN0
numerator[0] => op_6.IN17
numerator[1] => StageOut[48]~23.IN0
numerator[1] => op_5.IN15
numerator[2] => StageOut[40]~39.IN0
numerator[2] => op_4.IN13
numerator[3] => StageOut[32]~55.IN0
numerator[3] => op_3.IN11
numerator[4] => StageOut[24]~71.IN0
numerator[4] => op_2.IN9
numerator[5] => StageOut[16]~87.IN0
numerator[5] => op_1.IN7
numerator[6] => add_sub_8pc:add_sub_1.dataa[0]
numerator[6] => StageOut[8]~103.IN0
numerator[7] => add_sub_7pc:add_sub_0.dataa[0]
numerator[7] => StageOut[0]~119.IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[56].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[57].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[58].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[59].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[60].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[61].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[62].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[63].DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => sum_eqn[0]~0.IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ngp:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0]~2.IN0
dataa[0] => _~1.IN0
dataa[0] => sum_eqn[0]~1.IN0
dataa[1] => carry_eqn[1]~0.IN0
dataa[1] => _~0.IN0
dataa[1] => sum_eqn[1]~0.IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_4
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|ALU:exp3_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|ALU:exp3_ALU_1|mux31:ALU_mux31_1
Q[0] <= mux31_OR3_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux31_OR3_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux31_OR3_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux31_OR3_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux31_OR3_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux31_OR3_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux31_OR3_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux31_OR3_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux31_AND2_2[0].IN0
DB[1] => mux31_AND2_2[1].IN0
DB[2] => mux31_AND2_2[2].IN0
DB[3] => mux31_AND2_2[3].IN0
DB[4] => mux31_AND2_2[4].IN0
DB[5] => mux31_AND2_2[5].IN0
DB[6] => mux31_AND2_2[6].IN0
DB[7] => mux31_AND2_2[7].IN0
MB => mux31_AND2_2[7].IN1
MB => mux31_AND2_2[6].IN1
MB => mux31_AND2_2[5].IN1
MB => mux31_AND2_2[4].IN1
MB => mux31_AND2_2[3].IN1
MB => mux31_AND2_2[2].IN1
MB => mux31_AND2_2[1].IN1
MB => mux31_AND2_2[0].IN1
DC[0] => mux31_AND2_3[0].IN0
DC[1] => mux31_AND2_3[1].IN0
DC[2] => mux31_AND2_3[2].IN0
DC[3] => mux31_AND2_3[3].IN0
DC[4] => mux31_AND2_3[4].IN0
DC[5] => mux31_AND2_3[5].IN0
DC[6] => mux31_AND2_3[6].IN0
DC[7] => mux31_AND2_3[7].IN0
MC => mux31_AND2_3[7].IN1
MC => mux31_AND2_3[6].IN1
MC => mux31_AND2_3[5].IN1
MC => mux31_AND2_3[4].IN1
MC => mux31_AND2_3[3].IN1
MC => mux31_AND2_3[2].IN1
MC => mux31_AND2_3[1].IN1
MC => mux31_AND2_3[0].IN1
DA[0] => mux31_AND2_1[0].IN0
DA[1] => mux31_AND2_1[1].IN0
DA[2] => mux31_AND2_1[2].IN0
DA[3] => mux31_AND2_1[3].IN0
DA[4] => mux31_AND2_1[4].IN0
DA[5] => mux31_AND2_1[5].IN0
DA[6] => mux31_AND2_1[6].IN0
DA[7] => mux31_AND2_1[7].IN0
MA => mux31_AND2_1[7].IN1
MA => mux31_AND2_1[6].IN1
MA => mux31_AND2_1[5].IN1
MA => mux31_AND2_1[4].IN1
MA => mux31_AND2_1[3].IN1
MA => mux31_AND2_1[2].IN1
MA => mux31_AND2_1[1].IN1
MA => mux31_AND2_1[0].IN1


|exp3|ALU:exp3_ALU_1|adder:ALU_adder_1
D[0] <= 74181:adder_74181_1.F0N
D[1] <= 74181:adder_74181_1.F1N
D[2] <= 74181:adder_74181_1.F2N
D[3] <= 74181:adder_74181_1.F3N
D[4] <= 74181:adder_74181_2.F0N
D[5] <= 74181:adder_74181_2.F1N
D[6] <= 74181:adder_74181_2.F2N
D[7] <= 74181:adder_74181_2.F3N
B[0] => 74181:adder_74181_1.B0N
B[1] => 74181:adder_74181_1.B1N
B[2] => 74181:adder_74181_1.B2N
B[3] => 74181:adder_74181_1.B3N
B[4] => 74181:adder_74181_2.B0N
B[5] => 74181:adder_74181_2.B1N
B[6] => 74181:adder_74181_2.B2N
B[7] => 74181:adder_74181_2.B3N
A[0] => 74181:adder_74181_1.A0N
A[1] => 74181:adder_74181_1.A1N
A[2] => 74181:adder_74181_1.A2N
A[3] => 74181:adder_74181_1.A3N
A[4] => 74181:adder_74181_2.A0N
A[5] => 74181:adder_74181_2.A1N
A[6] => 74181:adder_74181_2.A2N
A[7] => 74181:adder_74181_2.A3N
M => 74181:adder_74181_1.M
M => 74181:adder_74181_2.M
C0 => adder_not_1.IN0
S[0] => 74181:adder_74181_1.S0
S[0] => 74181:adder_74181_2.S0
S[1] => 74181:adder_74181_1.S1
S[1] => 74181:adder_74181_2.S1
S[2] => 74181:adder_74181_1.S2
S[2] => 74181:adder_74181_2.S2
S[3] => 74181:adder_74181_1.S3
S[3] => 74181:adder_74181_2.S3


|exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_1
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74181:adder_74181_2
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|exp3|ALU:exp3_ALU_1|adder:ALU_adder_1|74182:adder_74182_1
GN <= 24.DB_MAX_OUTPUT_PORT_TYPE
GN3 => 11.IN0
GN3 => 12.IN2
GN3 => 13.IN2
GN3 => 14.IN1
GN2 => 11.IN1
GN2 => 12.IN1
GN2 => 13.IN0
GN2 => 15.IN0
GN2 => 16.IN0
GN2 => 17.IN2
GN2 => 18.IN0
GN1 => 11.IN2
GN1 => 12.IN3
GN1 => 15.IN1
GN1 => 16.IN2
GN1 => 17.IN0
GN1 => 21.IN0
GN1 => 20.IN2
GN1 => 19.IN1
GN0 => 11.IN3
GN0 => 15.IN2
GN0 => 16.IN3
GN0 => 20.IN0
GN0 => 19.IN2
GN0 => 22.IN0
GN0 => 23.IN0
PN1 => 12.IN0
PN1 => 10.IN2
PN1 => 17.IN1
PN1 => 21.IN1
PN2 => 13.IN1
PN2 => 10.IN1
PN2 => 18.IN1
PN3 => 14.IN0
PN3 => 10.IN0
PN <= 10.DB_MAX_OUTPUT_PORT_TYPE
PN0 => 10.IN3
PN0 => 16.IN1
PN0 => 20.IN1
PN0 => 23.IN1
CZ <= 27.DB_MAX_OUTPUT_PORT_TYPE
CI => 33.IN0
CY <= 29.DB_MAX_OUTPUT_PORT_TYPE
CX <= 31.DB_MAX_OUTPUT_PORT_TYPE


|exp3|mux21:exp3_mux21_3
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|mux21:exp3_mux21_4
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|reg8:exp3_reg8_R1
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|reg8:exp3_reg8_R1|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|mux21:exp3_mux21_6
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|reg8:exp3_reg8_MAR
Q[0] <= 74273:reg8_74273_1.Q1
Q[1] <= 74273:reg8_74273_1.Q2
Q[2] <= 74273:reg8_74273_1.Q3
Q[3] <= 74273:reg8_74273_1.Q4
Q[4] <= 74273:reg8_74273_1.Q5
Q[5] <= 74273:reg8_74273_1.Q6
Q[6] <= 74273:reg8_74273_1.Q7
Q[7] <= 74273:reg8_74273_1.Q8
D[0] => 74273:reg8_74273_1.D1
D[1] => 74273:reg8_74273_1.D2
D[2] => 74273:reg8_74273_1.D3
D[3] => 74273:reg8_74273_1.D4
D[4] => 74273:reg8_74273_1.D5
D[5] => 74273:reg8_74273_1.D6
D[6] => 74273:reg8_74273_1.D7
D[7] => 74273:reg8_74273_1.D8
CLK => 74273:reg8_74273_1.CLK
CLR => reg8_not_1.IN0


|exp3|reg8:exp3_reg8_MAR|74273:reg8_74273_1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|exp3|mux21:exp3_mux21_2
Q[0] <= mux21_OR2_1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= mux21_OR2_1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= mux21_OR2_1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= mux21_OR2_1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= mux21_OR2_1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= mux21_OR2_1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= mux21_OR2_1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= mux21_OR2_1[7].DB_MAX_OUTPUT_PORT_TYPE
DB[0] => mux21_AND2_2[0].IN0
DB[1] => mux21_AND2_2[1].IN0
DB[2] => mux21_AND2_2[2].IN0
DB[3] => mux21_AND2_2[3].IN0
DB[4] => mux21_AND2_2[4].IN0
DB[5] => mux21_AND2_2[5].IN0
DB[6] => mux21_AND2_2[6].IN0
DB[7] => mux21_AND2_2[7].IN0
MB => mux21_AND2_2[7].IN1
MB => mux21_AND2_2[6].IN1
MB => mux21_AND2_2[5].IN1
MB => mux21_AND2_2[4].IN1
MB => mux21_AND2_2[3].IN1
MB => mux21_AND2_2[2].IN1
MB => mux21_AND2_2[1].IN1
MB => mux21_AND2_2[0].IN1
DA[0] => mux21_AND2_1[0].IN0
DA[1] => mux21_AND2_1[1].IN0
DA[2] => mux21_AND2_1[2].IN0
DA[3] => mux21_AND2_1[3].IN0
DA[4] => mux21_AND2_1[4].IN0
DA[5] => mux21_AND2_1[5].IN0
DA[6] => mux21_AND2_1[6].IN0
DA[7] => mux21_AND2_1[7].IN0
MA => mux21_AND2_1[7].IN1
MA => mux21_AND2_1[6].IN1
MA => mux21_AND2_1[5].IN1
MA => mux21_AND2_1[4].IN1
MA => mux21_AND2_1[3].IN1
MA => mux21_AND2_1[2].IN1
MA => mux21_AND2_1[1].IN1
MA => mux21_AND2_1[0].IN1


|exp3|decoder24:exp3_decoder24_2
Q0 <= decoder24_and2_1.DB_MAX_OUTPUT_PORT_TYPE
D[0] => decoder24_not_1[0].IN0
D[0] => decoder24_and2_2.IN1
D[0] => decoder24_and2_4.IN1
D[1] => decoder24_not_1[1].IN0
D[1] => decoder24_and2_3.IN0
D[1] => decoder24_and2_4.IN0
Q1 <= decoder24_and2_2.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= decoder24_and2_3.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= decoder24_and2_4.DB_MAX_OUTPUT_PORT_TYPE


