<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1100" height="800" x="0" y="28" />
 <generation path="" greybox="0" clear_previous="1" simulation="VERILOG" />
 <library expandedCategories="Existing IP Variants,Library,Project" />
</preferences>
