--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.614(R)|      SLOW  |   -1.781(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    5.092(R)|      SLOW  |   -1.333(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    6.272(R)|      SLOW  |   -2.098(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.545(R)|      SLOW  |   -1.912(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    5.783(R)|      SLOW  |   -1.701(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    3.634(R)|      SLOW  |   -1.560(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    4.421(R)|      SLOW  |   -1.623(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    2.842(R)|      SLOW  |   -1.357(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    2.647(R)|      SLOW  |   -1.202(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    3.422(R)|      SLOW  |   -1.729(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    3.177(R)|      SLOW  |   -1.582(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.812(R)|      SLOW  |         3.756(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<1>      |         5.881(R)|      SLOW  |         3.785(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<2>      |         5.746(R)|      SLOW  |         3.719(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<3>      |         5.721(R)|      SLOW  |         3.689(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
hsync       |         6.828(R)|      SLOW  |         4.449(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
led<0>      |        10.102(R)|      SLOW  |         4.876(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         6.394(R)|      SLOW  |         4.152(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<1>      |         6.694(R)|      SLOW  |         4.384(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<2>      |         6.346(R)|      SLOW  |         4.081(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<3>      |         6.913(R)|      SLOW  |         4.514(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<4>      |         6.357(R)|      SLOW  |         4.079(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<5>      |         6.454(R)|      SLOW  |         4.169(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<6>      |         6.513(R)|      SLOW  |         4.203(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vgablue<1>  |         7.911(R)|      SLOW  |         4.747(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         8.072(R)|      SLOW  |         4.844(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.819(R)|      SLOW  |         4.707(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.956(R)|      SLOW  |         5.086(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         8.070(R)|      SLOW  |         4.870(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.933(R)|      SLOW  |         4.844(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         8.267(R)|      SLOW  |         5.102(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         8.121(R)|      SLOW  |         4.930(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.237(R)|      SLOW  |         4.053(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  231.610|  220.821|  219.842|  219.657|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<1>      |led<1>         |    8.099|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.761|
switch<4>      |led<4>         |    6.953|
switch<5>      |led<5>         |    7.008|
switch<6>      |led<6>         |    6.944|
switch<7>      |led<7>         |    7.507|
---------------+---------------+---------+


Analysis completed Thu Nov 30 13:39:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



