

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sun Feb  1 18:45:43 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62618|    62618|  0.626 ms|  0.626 ms|  62619|  62619|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                  |                                                      |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                             Instance                             |                        Module                        |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729    |top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2   |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740                    |top_kernel_Pipeline_VITIS_LOOP_32_4                   |       19|       19|  0.190 us|  0.190 us|     17|     17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750                    |top_kernel_Pipeline_VITIS_LOOP_42_5                   |       59|       59|  0.590 us|  0.590 us|     17|     17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890                    |top_kernel_Pipeline_VITIS_LOOP_54_7                   |       67|       67|  0.670 us|  0.670 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024                   |top_kernel_Pipeline_VITIS_LOOP_64_8                   |       67|       67|  0.670 us|  0.670 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163  |top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |    20992|    20992|        82|          -|          -|   256|        no|
        |- VITIS_LOOP_50_6  |     8832|     8832|       138|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    234|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    4|   14905|  16314|    0|
|Memory           |      304|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|  10495|    -|
|Register         |        -|    -|     300|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      306|    4|   15205|  27043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       70|    1|      10|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |                             Instance                             |                        Module                        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |A_m_axi_U                                                         |A_m_axi                                               |        2|   0|    671|    637|    0|
    |C_m_axi_U                                                         |C_m_axi                                               |        0|   0|    611|    666|    0|
    |control_s_axi_U                                                   |control_s_axi                                         |        0|   0|    176|    296|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729    |top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2   |        0|   0|     61|    172|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740                    |top_kernel_Pipeline_VITIS_LOOP_32_4                   |        0|   0|     73|    529|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750                    |top_kernel_Pipeline_VITIS_LOOP_42_5                   |        0|   0|  12995|  10300|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890                    |top_kernel_Pipeline_VITIS_LOOP_54_7                   |        0|   0|     93|   1623|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024                   |top_kernel_Pipeline_VITIS_LOOP_64_8                   |        0|   4|    163|   1862|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163  |top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10  |        0|   0|     62|    229|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                             |                                                      |        2|   4|  14905|  16314|    0|
    +------------------------------------------------------------------+------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_1_46_U   |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |A_1_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |A_2_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |A_3_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |C_1_47_U   |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |C_1_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |C_2_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |C_3_U      |A_1_46_RAM_AUTO_1R1W  |        6|  0|   0|    0|  4096|   24|     1|        98304|
    |tmp_U      |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_1_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_2_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_3_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_4_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_5_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_6_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_7_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_8_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_9_U    |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_10_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_11_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_12_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_13_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_14_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_15_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_16_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_17_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_18_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_19_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_20_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_21_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_22_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_23_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_24_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_25_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_26_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_27_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_28_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_29_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_30_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_31_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_32_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_33_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_34_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_35_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_36_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_37_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_38_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_39_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_40_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_41_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_42_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_43_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_44_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_45_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_46_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_47_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_48_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_49_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_50_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_51_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_52_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_53_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_54_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_55_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_56_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_57_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_58_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_59_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_60_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_61_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_62_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_63_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_64_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_65_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_66_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_67_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_68_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_69_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_70_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_71_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_72_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_73_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_74_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_75_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_76_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_77_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_78_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_79_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_80_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_81_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_82_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_83_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_84_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_85_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_86_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_87_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_88_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_89_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_90_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_91_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_92_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_93_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_94_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_95_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_96_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_97_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_98_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_99_U   |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_100_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_101_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_102_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_103_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_104_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_105_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_106_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_107_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_108_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_109_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_110_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_111_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_112_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_113_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_114_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_115_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_116_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_117_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_118_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_119_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_120_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_121_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_122_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_123_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_124_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_125_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_126_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    |tmp_127_U  |tmp_RAM_AUTO_1R1W     |        2|  0|   0|    0|   128|   24|     1|         3072|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |      304|  0|   0|    0| 49152| 3264|   136|      1179648|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_1208_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln39_fu_1250_p2     |         +|   0|  0|  32|          25|          15|
    |add_ln50_fu_1320_p2     |         +|   0|  0|  14|           7|           1|
    |sub_ln61_1_fu_1384_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln61_fu_1364_p2     |         -|   0|  0|  45|           1|          38|
    |and_ln39_fu_1282_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_1202_p2    |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln50_fu_1314_p2    |      icmp|   0|  0|  15|           7|           8|
    |denom_1_fu_1302_p3      |    select|   0|  0|  24|           1|          24|
    |scale_fu_1404_p3        |    select|   0|  0|  17|           1|          17|
    |select_ln39_fu_1294_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln39_1_fu_1288_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln39_fu_1276_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 234|          65|         158|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |A_0_ARADDR        |   14|          3|   64|        192|
    |A_0_ARLEN         |   14|          3|   32|         96|
    |A_0_ARVALID       |   14|          3|    1|          3|
    |A_0_RREADY        |    9|          2|    1|          2|
    |A_1_46_address0   |   20|          4|   12|         48|
    |A_1_46_ce0        |   20|          4|    1|          4|
    |A_1_46_we0        |    9|          2|    1|          2|
    |A_1_address0      |   20|          4|   12|         48|
    |A_1_ce0           |   20|          4|    1|          4|
    |A_1_we0           |    9|          2|    1|          2|
    |A_2_address0      |   20|          4|   12|         48|
    |A_2_ce0           |   20|          4|    1|          4|
    |A_2_we0           |    9|          2|    1|          2|
    |A_3_address0      |   20|          4|   12|         48|
    |A_3_ce0           |   20|          4|    1|          4|
    |A_3_we0           |    9|          2|    1|          2|
    |A_blk_n_AR        |    9|          2|    1|          2|
    |C_0_AWADDR        |   14|          3|   64|        192|
    |C_0_AWLEN         |   14|          3|   32|         96|
    |C_0_AWVALID       |   14|          3|    1|          3|
    |C_0_BREADY        |   14|          3|    1|          3|
    |C_0_WVALID        |    9|          2|    1|          2|
    |C_1_47_address0   |   14|          3|   12|         36|
    |C_1_47_ce0        |   14|          3|    1|          3|
    |C_1_47_we0        |    9|          2|    1|          2|
    |C_1_address0      |   14|          3|   12|         36|
    |C_1_ce0           |   14|          3|    1|          3|
    |C_1_we0           |    9|          2|    1|          2|
    |C_2_address0      |   14|          3|   12|         36|
    |C_2_ce0           |   14|          3|    1|          3|
    |C_2_we0           |    9|          2|    1|          2|
    |C_3_address0      |   14|          3|   12|         36|
    |C_3_ce0           |   14|          3|    1|          3|
    |C_3_we0           |    9|          2|    1|          2|
    |C_blk_n_AW        |    9|          2|    1|          2|
    |C_blk_n_B         |    9|          2|    1|          2|
    |ap_NS_fsm         |  134|         28|    1|         28|
    |i_1_fu_138        |    9|          2|    9|         18|
    |j_1_fu_694        |    9|          2|    7|         14|
    |tmp_100_address0  |   20|          4|    7|         28|
    |tmp_100_address1  |   14|          3|    7|         21|
    |tmp_100_ce0       |   20|          4|    1|          4|
    |tmp_100_ce1       |   14|          3|    1|          3|
    |tmp_100_we0       |    9|          2|    1|          2|
    |tmp_101_address0  |   20|          4|    7|         28|
    |tmp_101_address1  |   14|          3|    7|         21|
    |tmp_101_ce0       |   20|          4|    1|          4|
    |tmp_101_ce1       |   14|          3|    1|          3|
    |tmp_101_we0       |    9|          2|    1|          2|
    |tmp_102_address0  |   20|          4|    7|         28|
    |tmp_102_address1  |   14|          3|    7|         21|
    |tmp_102_ce0       |   20|          4|    1|          4|
    |tmp_102_ce1       |   14|          3|    1|          3|
    |tmp_102_we0       |    9|          2|    1|          2|
    |tmp_103_address0  |   20|          4|    7|         28|
    |tmp_103_address1  |   14|          3|    7|         21|
    |tmp_103_ce0       |   20|          4|    1|          4|
    |tmp_103_ce1       |   14|          3|    1|          3|
    |tmp_103_we0       |    9|          2|    1|          2|
    |tmp_104_address0  |   20|          4|    7|         28|
    |tmp_104_address1  |   14|          3|    7|         21|
    |tmp_104_ce0       |   20|          4|    1|          4|
    |tmp_104_ce1       |   14|          3|    1|          3|
    |tmp_104_we0       |    9|          2|    1|          2|
    |tmp_105_address0  |   20|          4|    7|         28|
    |tmp_105_address1  |   14|          3|    7|         21|
    |tmp_105_ce0       |   20|          4|    1|          4|
    |tmp_105_ce1       |   14|          3|    1|          3|
    |tmp_105_we0       |    9|          2|    1|          2|
    |tmp_106_address0  |   20|          4|    7|         28|
    |tmp_106_address1  |   14|          3|    7|         21|
    |tmp_106_ce0       |   20|          4|    1|          4|
    |tmp_106_ce1       |   14|          3|    1|          3|
    |tmp_106_we0       |    9|          2|    1|          2|
    |tmp_107_address0  |   20|          4|    7|         28|
    |tmp_107_address1  |   14|          3|    7|         21|
    |tmp_107_ce0       |   20|          4|    1|          4|
    |tmp_107_ce1       |   14|          3|    1|          3|
    |tmp_107_we0       |    9|          2|    1|          2|
    |tmp_108_address0  |   20|          4|    7|         28|
    |tmp_108_address1  |   14|          3|    7|         21|
    |tmp_108_ce0       |   20|          4|    1|          4|
    |tmp_108_ce1       |   14|          3|    1|          3|
    |tmp_108_we0       |    9|          2|    1|          2|
    |tmp_109_address0  |   20|          4|    7|         28|
    |tmp_109_address1  |   14|          3|    7|         21|
    |tmp_109_ce0       |   20|          4|    1|          4|
    |tmp_109_ce1       |   14|          3|    1|          3|
    |tmp_109_we0       |    9|          2|    1|          2|
    |tmp_10_address0   |   20|          4|    7|         28|
    |tmp_10_address1   |   14|          3|    7|         21|
    |tmp_10_ce0        |   20|          4|    1|          4|
    |tmp_10_ce1        |   14|          3|    1|          3|
    |tmp_10_we0        |    9|          2|    1|          2|
    |tmp_110_address0  |   20|          4|    7|         28|
    |tmp_110_address1  |   14|          3|    7|         21|
    |tmp_110_ce0       |   20|          4|    1|          4|
    |tmp_110_ce1       |   14|          3|    1|          3|
    |tmp_110_we0       |    9|          2|    1|          2|
    |tmp_111_address0  |   20|          4|    7|         28|
    |tmp_111_address1  |   14|          3|    7|         21|
    |tmp_111_ce0       |   20|          4|    1|          4|
    |tmp_111_ce1       |   14|          3|    1|          3|
    |tmp_111_we0       |    9|          2|    1|          2|
    |tmp_112_address0  |   20|          4|    7|         28|
    |tmp_112_address1  |   14|          3|    7|         21|
    |tmp_112_ce0       |   20|          4|    1|          4|
    |tmp_112_ce1       |   14|          3|    1|          3|
    |tmp_112_we0       |    9|          2|    1|          2|
    |tmp_113_address0  |   20|          4|    7|         28|
    |tmp_113_address1  |   14|          3|    7|         21|
    |tmp_113_ce0       |   20|          4|    1|          4|
    |tmp_113_ce1       |   14|          3|    1|          3|
    |tmp_113_we0       |    9|          2|    1|          2|
    |tmp_114_address0  |   20|          4|    7|         28|
    |tmp_114_address1  |   14|          3|    7|         21|
    |tmp_114_ce0       |   20|          4|    1|          4|
    |tmp_114_ce1       |   14|          3|    1|          3|
    |tmp_114_we0       |    9|          2|    1|          2|
    |tmp_115_address0  |   20|          4|    7|         28|
    |tmp_115_address1  |   14|          3|    7|         21|
    |tmp_115_ce0       |   20|          4|    1|          4|
    |tmp_115_ce1       |   14|          3|    1|          3|
    |tmp_115_we0       |    9|          2|    1|          2|
    |tmp_116_address0  |   20|          4|    7|         28|
    |tmp_116_address1  |   14|          3|    7|         21|
    |tmp_116_ce0       |   20|          4|    1|          4|
    |tmp_116_ce1       |   14|          3|    1|          3|
    |tmp_116_we0       |    9|          2|    1|          2|
    |tmp_117_address0  |   20|          4|    7|         28|
    |tmp_117_address1  |   14|          3|    7|         21|
    |tmp_117_ce0       |   20|          4|    1|          4|
    |tmp_117_ce1       |   14|          3|    1|          3|
    |tmp_117_we0       |    9|          2|    1|          2|
    |tmp_118_address0  |   20|          4|    7|         28|
    |tmp_118_address1  |   14|          3|    7|         21|
    |tmp_118_ce0       |   20|          4|    1|          4|
    |tmp_118_ce1       |   14|          3|    1|          3|
    |tmp_118_we0       |    9|          2|    1|          2|
    |tmp_119_address0  |   20|          4|    7|         28|
    |tmp_119_address1  |   14|          3|    7|         21|
    |tmp_119_ce0       |   20|          4|    1|          4|
    |tmp_119_ce1       |   14|          3|    1|          3|
    |tmp_119_we0       |    9|          2|    1|          2|
    |tmp_11_address0   |   20|          4|    7|         28|
    |tmp_11_address1   |   14|          3|    7|         21|
    |tmp_11_ce0        |   20|          4|    1|          4|
    |tmp_11_ce1        |   14|          3|    1|          3|
    |tmp_11_we0        |    9|          2|    1|          2|
    |tmp_120_address0  |   20|          4|    7|         28|
    |tmp_120_address1  |   14|          3|    7|         21|
    |tmp_120_ce0       |   20|          4|    1|          4|
    |tmp_120_ce1       |   14|          3|    1|          3|
    |tmp_120_we0       |    9|          2|    1|          2|
    |tmp_121_address0  |   20|          4|    7|         28|
    |tmp_121_address1  |   14|          3|    7|         21|
    |tmp_121_ce0       |   20|          4|    1|          4|
    |tmp_121_ce1       |   14|          3|    1|          3|
    |tmp_121_we0       |    9|          2|    1|          2|
    |tmp_122_address0  |   20|          4|    7|         28|
    |tmp_122_address1  |   14|          3|    7|         21|
    |tmp_122_ce0       |   20|          4|    1|          4|
    |tmp_122_ce1       |   14|          3|    1|          3|
    |tmp_122_we0       |    9|          2|    1|          2|
    |tmp_123_address0  |   20|          4|    7|         28|
    |tmp_123_address1  |   14|          3|    7|         21|
    |tmp_123_ce0       |   20|          4|    1|          4|
    |tmp_123_ce1       |   14|          3|    1|          3|
    |tmp_123_we0       |    9|          2|    1|          2|
    |tmp_124_address0  |   20|          4|    7|         28|
    |tmp_124_address1  |   14|          3|    7|         21|
    |tmp_124_ce0       |   20|          4|    1|          4|
    |tmp_124_ce1       |   14|          3|    1|          3|
    |tmp_124_we0       |    9|          2|    1|          2|
    |tmp_125_address0  |   20|          4|    7|         28|
    |tmp_125_address1  |   14|          3|    7|         21|
    |tmp_125_ce0       |   20|          4|    1|          4|
    |tmp_125_ce1       |   14|          3|    1|          3|
    |tmp_125_we0       |    9|          2|    1|          2|
    |tmp_126_address0  |   20|          4|    7|         28|
    |tmp_126_address1  |   14|          3|    7|         21|
    |tmp_126_ce0       |   20|          4|    1|          4|
    |tmp_126_ce1       |   14|          3|    1|          3|
    |tmp_126_we0       |    9|          2|    1|          2|
    |tmp_127_address0  |   20|          4|    7|         28|
    |tmp_127_address1  |   14|          3|    7|         21|
    |tmp_127_ce0       |   20|          4|    1|          4|
    |tmp_127_ce1       |   14|          3|    1|          3|
    |tmp_127_we0       |    9|          2|    1|          2|
    |tmp_12_address0   |   20|          4|    7|         28|
    |tmp_12_address1   |   14|          3|    7|         21|
    |tmp_12_ce0        |   20|          4|    1|          4|
    |tmp_12_ce1        |   14|          3|    1|          3|
    |tmp_12_we0        |    9|          2|    1|          2|
    |tmp_13_address0   |   20|          4|    7|         28|
    |tmp_13_address1   |   14|          3|    7|         21|
    |tmp_13_ce0        |   20|          4|    1|          4|
    |tmp_13_ce1        |   14|          3|    1|          3|
    |tmp_13_we0        |    9|          2|    1|          2|
    |tmp_14_address0   |   20|          4|    7|         28|
    |tmp_14_address1   |   14|          3|    7|         21|
    |tmp_14_ce0        |   20|          4|    1|          4|
    |tmp_14_ce1        |   14|          3|    1|          3|
    |tmp_14_we0        |    9|          2|    1|          2|
    |tmp_15_address0   |   20|          4|    7|         28|
    |tmp_15_address1   |   14|          3|    7|         21|
    |tmp_15_ce0        |   20|          4|    1|          4|
    |tmp_15_ce1        |   14|          3|    1|          3|
    |tmp_15_we0        |    9|          2|    1|          2|
    |tmp_16_address0   |   20|          4|    7|         28|
    |tmp_16_address1   |   14|          3|    7|         21|
    |tmp_16_ce0        |   20|          4|    1|          4|
    |tmp_16_ce1        |   14|          3|    1|          3|
    |tmp_16_we0        |    9|          2|    1|          2|
    |tmp_17_address0   |   20|          4|    7|         28|
    |tmp_17_address1   |   14|          3|    7|         21|
    |tmp_17_ce0        |   20|          4|    1|          4|
    |tmp_17_ce1        |   14|          3|    1|          3|
    |tmp_17_we0        |    9|          2|    1|          2|
    |tmp_18_address0   |   20|          4|    7|         28|
    |tmp_18_address1   |   14|          3|    7|         21|
    |tmp_18_ce0        |   20|          4|    1|          4|
    |tmp_18_ce1        |   14|          3|    1|          3|
    |tmp_18_we0        |    9|          2|    1|          2|
    |tmp_19_address0   |   20|          4|    7|         28|
    |tmp_19_address1   |   14|          3|    7|         21|
    |tmp_19_ce0        |   20|          4|    1|          4|
    |tmp_19_ce1        |   14|          3|    1|          3|
    |tmp_19_we0        |    9|          2|    1|          2|
    |tmp_1_address0    |   20|          4|    7|         28|
    |tmp_1_address1    |   14|          3|    7|         21|
    |tmp_1_ce0         |   20|          4|    1|          4|
    |tmp_1_ce1         |   14|          3|    1|          3|
    |tmp_1_we0         |    9|          2|    1|          2|
    |tmp_20_address0   |   20|          4|    7|         28|
    |tmp_20_address1   |   14|          3|    7|         21|
    |tmp_20_ce0        |   20|          4|    1|          4|
    |tmp_20_ce1        |   14|          3|    1|          3|
    |tmp_20_we0        |    9|          2|    1|          2|
    |tmp_21_address0   |   20|          4|    7|         28|
    |tmp_21_address1   |   14|          3|    7|         21|
    |tmp_21_ce0        |   20|          4|    1|          4|
    |tmp_21_ce1        |   14|          3|    1|          3|
    |tmp_21_we0        |    9|          2|    1|          2|
    |tmp_22_address0   |   20|          4|    7|         28|
    |tmp_22_address1   |   14|          3|    7|         21|
    |tmp_22_ce0        |   20|          4|    1|          4|
    |tmp_22_ce1        |   14|          3|    1|          3|
    |tmp_22_we0        |    9|          2|    1|          2|
    |tmp_23_address0   |   20|          4|    7|         28|
    |tmp_23_address1   |   14|          3|    7|         21|
    |tmp_23_ce0        |   20|          4|    1|          4|
    |tmp_23_ce1        |   14|          3|    1|          3|
    |tmp_23_we0        |    9|          2|    1|          2|
    |tmp_24_address0   |   20|          4|    7|         28|
    |tmp_24_address1   |   14|          3|    7|         21|
    |tmp_24_ce0        |   20|          4|    1|          4|
    |tmp_24_ce1        |   14|          3|    1|          3|
    |tmp_24_we0        |    9|          2|    1|          2|
    |tmp_25_address0   |   20|          4|    7|         28|
    |tmp_25_address1   |   14|          3|    7|         21|
    |tmp_25_ce0        |   20|          4|    1|          4|
    |tmp_25_ce1        |   14|          3|    1|          3|
    |tmp_25_we0        |    9|          2|    1|          2|
    |tmp_26_address0   |   20|          4|    7|         28|
    |tmp_26_address1   |   14|          3|    7|         21|
    |tmp_26_ce0        |   20|          4|    1|          4|
    |tmp_26_ce1        |   14|          3|    1|          3|
    |tmp_26_we0        |    9|          2|    1|          2|
    |tmp_27_address0   |   20|          4|    7|         28|
    |tmp_27_address1   |   14|          3|    7|         21|
    |tmp_27_ce0        |   20|          4|    1|          4|
    |tmp_27_ce1        |   14|          3|    1|          3|
    |tmp_27_we0        |    9|          2|    1|          2|
    |tmp_28_address0   |   20|          4|    7|         28|
    |tmp_28_address1   |   14|          3|    7|         21|
    |tmp_28_ce0        |   20|          4|    1|          4|
    |tmp_28_ce1        |   14|          3|    1|          3|
    |tmp_28_we0        |    9|          2|    1|          2|
    |tmp_29_address0   |   20|          4|    7|         28|
    |tmp_29_address1   |   14|          3|    7|         21|
    |tmp_29_ce0        |   20|          4|    1|          4|
    |tmp_29_ce1        |   14|          3|    1|          3|
    |tmp_29_we0        |    9|          2|    1|          2|
    |tmp_2_address0    |   20|          4|    7|         28|
    |tmp_2_address1    |   14|          3|    7|         21|
    |tmp_2_ce0         |   20|          4|    1|          4|
    |tmp_2_ce1         |   14|          3|    1|          3|
    |tmp_2_we0         |    9|          2|    1|          2|
    |tmp_30_address0   |   20|          4|    7|         28|
    |tmp_30_address1   |   14|          3|    7|         21|
    |tmp_30_ce0        |   20|          4|    1|          4|
    |tmp_30_ce1        |   14|          3|    1|          3|
    |tmp_30_we0        |    9|          2|    1|          2|
    |tmp_31_address0   |   20|          4|    7|         28|
    |tmp_31_address1   |   14|          3|    7|         21|
    |tmp_31_ce0        |   20|          4|    1|          4|
    |tmp_31_ce1        |   14|          3|    1|          3|
    |tmp_31_we0        |    9|          2|    1|          2|
    |tmp_32_address0   |   20|          4|    7|         28|
    |tmp_32_address1   |   14|          3|    7|         21|
    |tmp_32_ce0        |   20|          4|    1|          4|
    |tmp_32_ce1        |   14|          3|    1|          3|
    |tmp_32_we0        |    9|          2|    1|          2|
    |tmp_33_address0   |   20|          4|    7|         28|
    |tmp_33_address1   |   14|          3|    7|         21|
    |tmp_33_ce0        |   20|          4|    1|          4|
    |tmp_33_ce1        |   14|          3|    1|          3|
    |tmp_33_we0        |    9|          2|    1|          2|
    |tmp_34_address0   |   20|          4|    7|         28|
    |tmp_34_address1   |   14|          3|    7|         21|
    |tmp_34_ce0        |   20|          4|    1|          4|
    |tmp_34_ce1        |   14|          3|    1|          3|
    |tmp_34_we0        |    9|          2|    1|          2|
    |tmp_35_address0   |   20|          4|    7|         28|
    |tmp_35_address1   |   14|          3|    7|         21|
    |tmp_35_ce0        |   20|          4|    1|          4|
    |tmp_35_ce1        |   14|          3|    1|          3|
    |tmp_35_we0        |    9|          2|    1|          2|
    |tmp_36_address0   |   20|          4|    7|         28|
    |tmp_36_address1   |   14|          3|    7|         21|
    |tmp_36_ce0        |   20|          4|    1|          4|
    |tmp_36_ce1        |   14|          3|    1|          3|
    |tmp_36_we0        |    9|          2|    1|          2|
    |tmp_37_address0   |   20|          4|    7|         28|
    |tmp_37_address1   |   14|          3|    7|         21|
    |tmp_37_ce0        |   20|          4|    1|          4|
    |tmp_37_ce1        |   14|          3|    1|          3|
    |tmp_37_we0        |    9|          2|    1|          2|
    |tmp_38_address0   |   20|          4|    7|         28|
    |tmp_38_address1   |   14|          3|    7|         21|
    |tmp_38_ce0        |   20|          4|    1|          4|
    |tmp_38_ce1        |   14|          3|    1|          3|
    |tmp_38_we0        |    9|          2|    1|          2|
    |tmp_39_address0   |   20|          4|    7|         28|
    |tmp_39_address1   |   14|          3|    7|         21|
    |tmp_39_ce0        |   20|          4|    1|          4|
    |tmp_39_ce1        |   14|          3|    1|          3|
    |tmp_39_we0        |    9|          2|    1|          2|
    |tmp_3_address0    |   20|          4|    7|         28|
    |tmp_3_address1    |   14|          3|    7|         21|
    |tmp_3_ce0         |   20|          4|    1|          4|
    |tmp_3_ce1         |   14|          3|    1|          3|
    |tmp_3_we0         |    9|          2|    1|          2|
    |tmp_40_address0   |   20|          4|    7|         28|
    |tmp_40_address1   |   14|          3|    7|         21|
    |tmp_40_ce0        |   20|          4|    1|          4|
    |tmp_40_ce1        |   14|          3|    1|          3|
    |tmp_40_we0        |    9|          2|    1|          2|
    |tmp_41_address0   |   20|          4|    7|         28|
    |tmp_41_address1   |   14|          3|    7|         21|
    |tmp_41_ce0        |   20|          4|    1|          4|
    |tmp_41_ce1        |   14|          3|    1|          3|
    |tmp_41_we0        |    9|          2|    1|          2|
    |tmp_42_address0   |   20|          4|    7|         28|
    |tmp_42_address1   |   14|          3|    7|         21|
    |tmp_42_ce0        |   20|          4|    1|          4|
    |tmp_42_ce1        |   14|          3|    1|          3|
    |tmp_42_we0        |    9|          2|    1|          2|
    |tmp_43_address0   |   20|          4|    7|         28|
    |tmp_43_address1   |   14|          3|    7|         21|
    |tmp_43_ce0        |   20|          4|    1|          4|
    |tmp_43_ce1        |   14|          3|    1|          3|
    |tmp_43_we0        |    9|          2|    1|          2|
    |tmp_44_address0   |   20|          4|    7|         28|
    |tmp_44_address1   |   14|          3|    7|         21|
    |tmp_44_ce0        |   20|          4|    1|          4|
    |tmp_44_ce1        |   14|          3|    1|          3|
    |tmp_44_we0        |    9|          2|    1|          2|
    |tmp_45_address0   |   20|          4|    7|         28|
    |tmp_45_address1   |   14|          3|    7|         21|
    |tmp_45_ce0        |   20|          4|    1|          4|
    |tmp_45_ce1        |   14|          3|    1|          3|
    |tmp_45_we0        |    9|          2|    1|          2|
    |tmp_46_address0   |   20|          4|    7|         28|
    |tmp_46_address1   |   14|          3|    7|         21|
    |tmp_46_ce0        |   20|          4|    1|          4|
    |tmp_46_ce1        |   14|          3|    1|          3|
    |tmp_46_we0        |    9|          2|    1|          2|
    |tmp_47_address0   |   20|          4|    7|         28|
    |tmp_47_address1   |   14|          3|    7|         21|
    |tmp_47_ce0        |   20|          4|    1|          4|
    |tmp_47_ce1        |   14|          3|    1|          3|
    |tmp_47_we0        |    9|          2|    1|          2|
    |tmp_48_address0   |   20|          4|    7|         28|
    |tmp_48_address1   |   14|          3|    7|         21|
    |tmp_48_ce0        |   20|          4|    1|          4|
    |tmp_48_ce1        |   14|          3|    1|          3|
    |tmp_48_we0        |    9|          2|    1|          2|
    |tmp_49_address0   |   20|          4|    7|         28|
    |tmp_49_address1   |   14|          3|    7|         21|
    |tmp_49_ce0        |   20|          4|    1|          4|
    |tmp_49_ce1        |   14|          3|    1|          3|
    |tmp_49_we0        |    9|          2|    1|          2|
    |tmp_4_address0    |   20|          4|    7|         28|
    |tmp_4_address1    |   14|          3|    7|         21|
    |tmp_4_ce0         |   20|          4|    1|          4|
    |tmp_4_ce1         |   14|          3|    1|          3|
    |tmp_4_we0         |    9|          2|    1|          2|
    |tmp_50_address0   |   20|          4|    7|         28|
    |tmp_50_address1   |   14|          3|    7|         21|
    |tmp_50_ce0        |   20|          4|    1|          4|
    |tmp_50_ce1        |   14|          3|    1|          3|
    |tmp_50_we0        |    9|          2|    1|          2|
    |tmp_51_address0   |   20|          4|    7|         28|
    |tmp_51_address1   |   14|          3|    7|         21|
    |tmp_51_ce0        |   20|          4|    1|          4|
    |tmp_51_ce1        |   14|          3|    1|          3|
    |tmp_51_we0        |    9|          2|    1|          2|
    |tmp_52_address0   |   20|          4|    7|         28|
    |tmp_52_address1   |   14|          3|    7|         21|
    |tmp_52_ce0        |   20|          4|    1|          4|
    |tmp_52_ce1        |   14|          3|    1|          3|
    |tmp_52_we0        |    9|          2|    1|          2|
    |tmp_53_address0   |   20|          4|    7|         28|
    |tmp_53_address1   |   14|          3|    7|         21|
    |tmp_53_ce0        |   20|          4|    1|          4|
    |tmp_53_ce1        |   14|          3|    1|          3|
    |tmp_53_we0        |    9|          2|    1|          2|
    |tmp_54_address0   |   20|          4|    7|         28|
    |tmp_54_address1   |   14|          3|    7|         21|
    |tmp_54_ce0        |   20|          4|    1|          4|
    |tmp_54_ce1        |   14|          3|    1|          3|
    |tmp_54_we0        |    9|          2|    1|          2|
    |tmp_55_address0   |   20|          4|    7|         28|
    |tmp_55_address1   |   14|          3|    7|         21|
    |tmp_55_ce0        |   20|          4|    1|          4|
    |tmp_55_ce1        |   14|          3|    1|          3|
    |tmp_55_we0        |    9|          2|    1|          2|
    |tmp_56_address0   |   20|          4|    7|         28|
    |tmp_56_address1   |   14|          3|    7|         21|
    |tmp_56_ce0        |   20|          4|    1|          4|
    |tmp_56_ce1        |   14|          3|    1|          3|
    |tmp_56_we0        |    9|          2|    1|          2|
    |tmp_57_address0   |   20|          4|    7|         28|
    |tmp_57_address1   |   14|          3|    7|         21|
    |tmp_57_ce0        |   20|          4|    1|          4|
    |tmp_57_ce1        |   14|          3|    1|          3|
    |tmp_57_we0        |    9|          2|    1|          2|
    |tmp_58_address0   |   20|          4|    7|         28|
    |tmp_58_address1   |   14|          3|    7|         21|
    |tmp_58_ce0        |   20|          4|    1|          4|
    |tmp_58_ce1        |   14|          3|    1|          3|
    |tmp_58_we0        |    9|          2|    1|          2|
    |tmp_59_address0   |   20|          4|    7|         28|
    |tmp_59_address1   |   14|          3|    7|         21|
    |tmp_59_ce0        |   20|          4|    1|          4|
    |tmp_59_ce1        |   14|          3|    1|          3|
    |tmp_59_we0        |    9|          2|    1|          2|
    |tmp_5_address0    |   20|          4|    7|         28|
    |tmp_5_address1    |   14|          3|    7|         21|
    |tmp_5_ce0         |   20|          4|    1|          4|
    |tmp_5_ce1         |   14|          3|    1|          3|
    |tmp_5_we0         |    9|          2|    1|          2|
    |tmp_60_address0   |   20|          4|    7|         28|
    |tmp_60_address1   |   14|          3|    7|         21|
    |tmp_60_ce0        |   20|          4|    1|          4|
    |tmp_60_ce1        |   14|          3|    1|          3|
    |tmp_60_we0        |    9|          2|    1|          2|
    |tmp_61_address0   |   20|          4|    7|         28|
    |tmp_61_address1   |   14|          3|    7|         21|
    |tmp_61_ce0        |   20|          4|    1|          4|
    |tmp_61_ce1        |   14|          3|    1|          3|
    |tmp_61_we0        |    9|          2|    1|          2|
    |tmp_62_address0   |   20|          4|    7|         28|
    |tmp_62_address1   |   14|          3|    7|         21|
    |tmp_62_ce0        |   20|          4|    1|          4|
    |tmp_62_ce1        |   14|          3|    1|          3|
    |tmp_62_we0        |    9|          2|    1|          2|
    |tmp_63_address0   |   20|          4|    7|         28|
    |tmp_63_address1   |   14|          3|    7|         21|
    |tmp_63_ce0        |   20|          4|    1|          4|
    |tmp_63_ce1        |   14|          3|    1|          3|
    |tmp_63_we0        |    9|          2|    1|          2|
    |tmp_64_address0   |   20|          4|    7|         28|
    |tmp_64_address1   |   14|          3|    7|         21|
    |tmp_64_ce0        |   20|          4|    1|          4|
    |tmp_64_ce1        |   14|          3|    1|          3|
    |tmp_64_we0        |    9|          2|    1|          2|
    |tmp_65_address0   |   20|          4|    7|         28|
    |tmp_65_address1   |   14|          3|    7|         21|
    |tmp_65_ce0        |   20|          4|    1|          4|
    |tmp_65_ce1        |   14|          3|    1|          3|
    |tmp_65_we0        |    9|          2|    1|          2|
    |tmp_66_address0   |   20|          4|    7|         28|
    |tmp_66_address1   |   14|          3|    7|         21|
    |tmp_66_ce0        |   20|          4|    1|          4|
    |tmp_66_ce1        |   14|          3|    1|          3|
    |tmp_66_we0        |    9|          2|    1|          2|
    |tmp_67_address0   |   20|          4|    7|         28|
    |tmp_67_address1   |   14|          3|    7|         21|
    |tmp_67_ce0        |   20|          4|    1|          4|
    |tmp_67_ce1        |   14|          3|    1|          3|
    |tmp_67_we0        |    9|          2|    1|          2|
    |tmp_68_address0   |   20|          4|    7|         28|
    |tmp_68_address1   |   14|          3|    7|         21|
    |tmp_68_ce0        |   20|          4|    1|          4|
    |tmp_68_ce1        |   14|          3|    1|          3|
    |tmp_68_we0        |    9|          2|    1|          2|
    |tmp_69_address0   |   20|          4|    7|         28|
    |tmp_69_address1   |   14|          3|    7|         21|
    |tmp_69_ce0        |   20|          4|    1|          4|
    |tmp_69_ce1        |   14|          3|    1|          3|
    |tmp_69_we0        |    9|          2|    1|          2|
    |tmp_6_address0    |   20|          4|    7|         28|
    |tmp_6_address1    |   14|          3|    7|         21|
    |tmp_6_ce0         |   20|          4|    1|          4|
    |tmp_6_ce1         |   14|          3|    1|          3|
    |tmp_6_we0         |    9|          2|    1|          2|
    |tmp_70_address0   |   20|          4|    7|         28|
    |tmp_70_address1   |   14|          3|    7|         21|
    |tmp_70_ce0        |   20|          4|    1|          4|
    |tmp_70_ce1        |   14|          3|    1|          3|
    |tmp_70_we0        |    9|          2|    1|          2|
    |tmp_71_address0   |   20|          4|    7|         28|
    |tmp_71_address1   |   14|          3|    7|         21|
    |tmp_71_ce0        |   20|          4|    1|          4|
    |tmp_71_ce1        |   14|          3|    1|          3|
    |tmp_71_we0        |    9|          2|    1|          2|
    |tmp_72_address0   |   20|          4|    7|         28|
    |tmp_72_address1   |   14|          3|    7|         21|
    |tmp_72_ce0        |   20|          4|    1|          4|
    |tmp_72_ce1        |   14|          3|    1|          3|
    |tmp_72_we0        |    9|          2|    1|          2|
    |tmp_73_address0   |   20|          4|    7|         28|
    |tmp_73_address1   |   14|          3|    7|         21|
    |tmp_73_ce0        |   20|          4|    1|          4|
    |tmp_73_ce1        |   14|          3|    1|          3|
    |tmp_73_we0        |    9|          2|    1|          2|
    |tmp_74_address0   |   20|          4|    7|         28|
    |tmp_74_address1   |   14|          3|    7|         21|
    |tmp_74_ce0        |   20|          4|    1|          4|
    |tmp_74_ce1        |   14|          3|    1|          3|
    |tmp_74_we0        |    9|          2|    1|          2|
    |tmp_75_address0   |   20|          4|    7|         28|
    |tmp_75_address1   |   14|          3|    7|         21|
    |tmp_75_ce0        |   20|          4|    1|          4|
    |tmp_75_ce1        |   14|          3|    1|          3|
    |tmp_75_we0        |    9|          2|    1|          2|
    |tmp_76_address0   |   20|          4|    7|         28|
    |tmp_76_address1   |   14|          3|    7|         21|
    |tmp_76_ce0        |   20|          4|    1|          4|
    |tmp_76_ce1        |   14|          3|    1|          3|
    |tmp_76_we0        |    9|          2|    1|          2|
    |tmp_77_address0   |   20|          4|    7|         28|
    |tmp_77_address1   |   14|          3|    7|         21|
    |tmp_77_ce0        |   20|          4|    1|          4|
    |tmp_77_ce1        |   14|          3|    1|          3|
    |tmp_77_we0        |    9|          2|    1|          2|
    |tmp_78_address0   |   20|          4|    7|         28|
    |tmp_78_address1   |   14|          3|    7|         21|
    |tmp_78_ce0        |   20|          4|    1|          4|
    |tmp_78_ce1        |   14|          3|    1|          3|
    |tmp_78_we0        |    9|          2|    1|          2|
    |tmp_79_address0   |   20|          4|    7|         28|
    |tmp_79_address1   |   14|          3|    7|         21|
    |tmp_79_ce0        |   20|          4|    1|          4|
    |tmp_79_ce1        |   14|          3|    1|          3|
    |tmp_79_we0        |    9|          2|    1|          2|
    |tmp_7_address0    |   20|          4|    7|         28|
    |tmp_7_address1    |   14|          3|    7|         21|
    |tmp_7_ce0         |   20|          4|    1|          4|
    |tmp_7_ce1         |   14|          3|    1|          3|
    |tmp_7_we0         |    9|          2|    1|          2|
    |tmp_80_address0   |   20|          4|    7|         28|
    |tmp_80_address1   |   14|          3|    7|         21|
    |tmp_80_ce0        |   20|          4|    1|          4|
    |tmp_80_ce1        |   14|          3|    1|          3|
    |tmp_80_we0        |    9|          2|    1|          2|
    |tmp_81_address0   |   20|          4|    7|         28|
    |tmp_81_address1   |   14|          3|    7|         21|
    |tmp_81_ce0        |   20|          4|    1|          4|
    |tmp_81_ce1        |   14|          3|    1|          3|
    |tmp_81_we0        |    9|          2|    1|          2|
    |tmp_82_address0   |   20|          4|    7|         28|
    |tmp_82_address1   |   14|          3|    7|         21|
    |tmp_82_ce0        |   20|          4|    1|          4|
    |tmp_82_ce1        |   14|          3|    1|          3|
    |tmp_82_we0        |    9|          2|    1|          2|
    |tmp_83_address0   |   20|          4|    7|         28|
    |tmp_83_address1   |   14|          3|    7|         21|
    |tmp_83_ce0        |   20|          4|    1|          4|
    |tmp_83_ce1        |   14|          3|    1|          3|
    |tmp_83_we0        |    9|          2|    1|          2|
    |tmp_84_address0   |   20|          4|    7|         28|
    |tmp_84_address1   |   14|          3|    7|         21|
    |tmp_84_ce0        |   20|          4|    1|          4|
    |tmp_84_ce1        |   14|          3|    1|          3|
    |tmp_84_we0        |    9|          2|    1|          2|
    |tmp_85_address0   |   20|          4|    7|         28|
    |tmp_85_address1   |   14|          3|    7|         21|
    |tmp_85_ce0        |   20|          4|    1|          4|
    |tmp_85_ce1        |   14|          3|    1|          3|
    |tmp_85_we0        |    9|          2|    1|          2|
    |tmp_86_address0   |   20|          4|    7|         28|
    |tmp_86_address1   |   14|          3|    7|         21|
    |tmp_86_ce0        |   20|          4|    1|          4|
    |tmp_86_ce1        |   14|          3|    1|          3|
    |tmp_86_we0        |    9|          2|    1|          2|
    |tmp_87_address0   |   20|          4|    7|         28|
    |tmp_87_address1   |   14|          3|    7|         21|
    |tmp_87_ce0        |   20|          4|    1|          4|
    |tmp_87_ce1        |   14|          3|    1|          3|
    |tmp_87_we0        |    9|          2|    1|          2|
    |tmp_88_address0   |   20|          4|    7|         28|
    |tmp_88_address1   |   14|          3|    7|         21|
    |tmp_88_ce0        |   20|          4|    1|          4|
    |tmp_88_ce1        |   14|          3|    1|          3|
    |tmp_88_we0        |    9|          2|    1|          2|
    |tmp_89_address0   |   20|          4|    7|         28|
    |tmp_89_address1   |   14|          3|    7|         21|
    |tmp_89_ce0        |   20|          4|    1|          4|
    |tmp_89_ce1        |   14|          3|    1|          3|
    |tmp_89_we0        |    9|          2|    1|          2|
    |tmp_8_address0    |   20|          4|    7|         28|
    |tmp_8_address1    |   14|          3|    7|         21|
    |tmp_8_ce0         |   20|          4|    1|          4|
    |tmp_8_ce1         |   14|          3|    1|          3|
    |tmp_8_we0         |    9|          2|    1|          2|
    |tmp_90_address0   |   20|          4|    7|         28|
    |tmp_90_address1   |   14|          3|    7|         21|
    |tmp_90_ce0        |   20|          4|    1|          4|
    |tmp_90_ce1        |   14|          3|    1|          3|
    |tmp_90_we0        |    9|          2|    1|          2|
    |tmp_91_address0   |   20|          4|    7|         28|
    |tmp_91_address1   |   14|          3|    7|         21|
    |tmp_91_ce0        |   20|          4|    1|          4|
    |tmp_91_ce1        |   14|          3|    1|          3|
    |tmp_91_we0        |    9|          2|    1|          2|
    |tmp_92_address0   |   20|          4|    7|         28|
    |tmp_92_address1   |   14|          3|    7|         21|
    |tmp_92_ce0        |   20|          4|    1|          4|
    |tmp_92_ce1        |   14|          3|    1|          3|
    |tmp_92_we0        |    9|          2|    1|          2|
    |tmp_93_address0   |   20|          4|    7|         28|
    |tmp_93_address1   |   14|          3|    7|         21|
    |tmp_93_ce0        |   20|          4|    1|          4|
    |tmp_93_ce1        |   14|          3|    1|          3|
    |tmp_93_we0        |    9|          2|    1|          2|
    |tmp_94_address0   |   20|          4|    7|         28|
    |tmp_94_address1   |   14|          3|    7|         21|
    |tmp_94_ce0        |   20|          4|    1|          4|
    |tmp_94_ce1        |   14|          3|    1|          3|
    |tmp_94_we0        |    9|          2|    1|          2|
    |tmp_95_address0   |   20|          4|    7|         28|
    |tmp_95_address1   |   14|          3|    7|         21|
    |tmp_95_ce0        |   20|          4|    1|          4|
    |tmp_95_ce1        |   14|          3|    1|          3|
    |tmp_95_we0        |    9|          2|    1|          2|
    |tmp_96_address0   |   20|          4|    7|         28|
    |tmp_96_address1   |   14|          3|    7|         21|
    |tmp_96_ce0        |   20|          4|    1|          4|
    |tmp_96_ce1        |   14|          3|    1|          3|
    |tmp_96_we0        |    9|          2|    1|          2|
    |tmp_97_address0   |   20|          4|    7|         28|
    |tmp_97_address1   |   14|          3|    7|         21|
    |tmp_97_ce0        |   20|          4|    1|          4|
    |tmp_97_ce1        |   14|          3|    1|          3|
    |tmp_97_we0        |    9|          2|    1|          2|
    |tmp_98_address0   |   20|          4|    7|         28|
    |tmp_98_address1   |   14|          3|    7|         21|
    |tmp_98_ce0        |   20|          4|    1|          4|
    |tmp_98_ce1        |   14|          3|    1|          3|
    |tmp_98_we0        |    9|          2|    1|          2|
    |tmp_99_address0   |   20|          4|    7|         28|
    |tmp_99_address1   |   14|          3|    7|         21|
    |tmp_99_ce0        |   20|          4|    1|          4|
    |tmp_99_ce1        |   14|          3|    1|          3|
    |tmp_99_we0        |    9|          2|    1|          2|
    |tmp_9_address0    |   20|          4|    7|         28|
    |tmp_9_address1    |   14|          3|    7|         21|
    |tmp_9_ce0         |   20|          4|    1|          4|
    |tmp_9_ce1         |   14|          3|    1|          3|
    |tmp_9_we0         |    9|          2|    1|          2|
    |tmp_address0      |   20|          4|    7|         28|
    |tmp_address1      |   14|          3|    7|         21|
    |tmp_ce0           |   20|          4|    1|          4|
    |tmp_ce1           |   14|          3|    1|          3|
    |tmp_we0           |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |10495|       2183| 2505|       8459|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |C_DRAM_read_reg_1430                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                      |  27|   0|   27|          0|
    |denom_1_reg_1484                                                               |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729_ap_start_reg    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890_ap_start_reg                    |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024_ap_start_reg                   |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_138                                                                     |   9|   0|    9|          0|
    |j_1_fu_694                                                                     |   7|   0|    7|          0|
    |lshr_ln2_reg_1472                                                              |   7|   0|    7|          0|
    |scale_reg_1505                                                                 |  17|   0|   17|          0|
    |trunc_ln28_1_reg_1467                                                          |   1|   0|    1|          0|
    |trunc_ln28_reg_1461                                                            |   8|   0|    8|          0|
    |trunc_ln3_reg_1499                                                             |  62|   0|   62|          0|
    |trunc_ln50_reg_1492                                                            |   6|   0|    6|          0|
    |trunc_ln_reg_1447                                                              |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 300|   0|  300|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 20 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:28]   --->   Operation 28 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 29 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 30 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%A_1_46 = alloca i64 1" [top.cpp:12]   --->   Operation 33 'alloca' 'A_1_46' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%A_1 = alloca i64 1" [top.cpp:12]   --->   Operation 34 'alloca' 'A_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%A_2 = alloca i64 1" [top.cpp:12]   --->   Operation 35 'alloca' 'A_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%A_3 = alloca i64 1" [top.cpp:12]   --->   Operation 36 'alloca' 'A_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%C_1_47 = alloca i64 1" [top.cpp:13]   --->   Operation 37 'alloca' 'C_1_47' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%C_1 = alloca i64 1" [top.cpp:13]   --->   Operation 38 'alloca' 'C_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%C_2 = alloca i64 1" [top.cpp:13]   --->   Operation 39 'alloca' 'C_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%C_3 = alloca i64 1" [top.cpp:13]   --->   Operation 40 'alloca' 'C_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%tmp = alloca i64 1" [top.cpp:14]   --->   Operation 41 'alloca' 'tmp' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:14]   --->   Operation 42 'alloca' 'tmp_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:14]   --->   Operation 43 'alloca' 'tmp_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 44 [1/1] (1.35ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:14]   --->   Operation 44 'alloca' 'tmp_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:14]   --->   Operation 45 'alloca' 'tmp_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 46 [1/1] (1.35ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:14]   --->   Operation 46 'alloca' 'tmp_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 47 [1/1] (1.35ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:14]   --->   Operation 47 'alloca' 'tmp_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:14]   --->   Operation 48 'alloca' 'tmp_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:14]   --->   Operation 49 'alloca' 'tmp_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 50 [1/1] (1.35ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:14]   --->   Operation 50 'alloca' 'tmp_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:14]   --->   Operation 51 'alloca' 'tmp_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:14]   --->   Operation 52 'alloca' 'tmp_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 53 [1/1] (1.35ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:14]   --->   Operation 53 'alloca' 'tmp_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:14]   --->   Operation 54 'alloca' 'tmp_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 55 [1/1] (1.35ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:14]   --->   Operation 55 'alloca' 'tmp_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 56 [1/1] (1.35ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:14]   --->   Operation 56 'alloca' 'tmp_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 57 [1/1] (1.35ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:14]   --->   Operation 57 'alloca' 'tmp_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 58 [1/1] (1.35ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:14]   --->   Operation 58 'alloca' 'tmp_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 59 [1/1] (1.35ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:14]   --->   Operation 59 'alloca' 'tmp_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (1.35ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:14]   --->   Operation 60 'alloca' 'tmp_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 61 [1/1] (1.35ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:14]   --->   Operation 61 'alloca' 'tmp_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 62 [1/1] (1.35ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:14]   --->   Operation 62 'alloca' 'tmp_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 63 [1/1] (1.35ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:14]   --->   Operation 63 'alloca' 'tmp_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 64 [1/1] (1.35ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:14]   --->   Operation 64 'alloca' 'tmp_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:14]   --->   Operation 65 'alloca' 'tmp_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:14]   --->   Operation 66 'alloca' 'tmp_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 67 [1/1] (1.35ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:14]   --->   Operation 67 'alloca' 'tmp_26' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 68 [1/1] (1.35ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:14]   --->   Operation 68 'alloca' 'tmp_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 69 [1/1] (1.35ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:14]   --->   Operation 69 'alloca' 'tmp_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 70 [1/1] (1.35ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:14]   --->   Operation 70 'alloca' 'tmp_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 71 [1/1] (1.35ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:14]   --->   Operation 71 'alloca' 'tmp_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 72 [1/1] (1.35ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:14]   --->   Operation 72 'alloca' 'tmp_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "%tmp_32 = alloca i64 1" [top.cpp:14]   --->   Operation 73 'alloca' 'tmp_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 74 [1/1] (1.35ns)   --->   "%tmp_33 = alloca i64 1" [top.cpp:14]   --->   Operation 74 'alloca' 'tmp_33' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_34 = alloca i64 1" [top.cpp:14]   --->   Operation 75 'alloca' 'tmp_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 76 [1/1] (1.35ns)   --->   "%tmp_35 = alloca i64 1" [top.cpp:14]   --->   Operation 76 'alloca' 'tmp_35' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "%tmp_36 = alloca i64 1" [top.cpp:14]   --->   Operation 77 'alloca' 'tmp_36' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 78 [1/1] (1.35ns)   --->   "%tmp_37 = alloca i64 1" [top.cpp:14]   --->   Operation 78 'alloca' 'tmp_37' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 79 [1/1] (1.35ns)   --->   "%tmp_38 = alloca i64 1" [top.cpp:14]   --->   Operation 79 'alloca' 'tmp_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 80 [1/1] (1.35ns)   --->   "%tmp_39 = alloca i64 1" [top.cpp:14]   --->   Operation 80 'alloca' 'tmp_39' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 81 [1/1] (1.35ns)   --->   "%tmp_40 = alloca i64 1" [top.cpp:14]   --->   Operation 81 'alloca' 'tmp_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 82 [1/1] (1.35ns)   --->   "%tmp_41 = alloca i64 1" [top.cpp:14]   --->   Operation 82 'alloca' 'tmp_41' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 83 [1/1] (1.35ns)   --->   "%tmp_42 = alloca i64 1" [top.cpp:14]   --->   Operation 83 'alloca' 'tmp_42' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 84 [1/1] (1.35ns)   --->   "%tmp_43 = alloca i64 1" [top.cpp:14]   --->   Operation 84 'alloca' 'tmp_43' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 85 [1/1] (1.35ns)   --->   "%tmp_44 = alloca i64 1" [top.cpp:14]   --->   Operation 85 'alloca' 'tmp_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 86 [1/1] (1.35ns)   --->   "%tmp_45 = alloca i64 1" [top.cpp:14]   --->   Operation 86 'alloca' 'tmp_45' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 87 [1/1] (1.35ns)   --->   "%tmp_46 = alloca i64 1" [top.cpp:14]   --->   Operation 87 'alloca' 'tmp_46' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 88 [1/1] (1.35ns)   --->   "%tmp_47 = alloca i64 1" [top.cpp:14]   --->   Operation 88 'alloca' 'tmp_47' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 89 [1/1] (1.35ns)   --->   "%tmp_48 = alloca i64 1" [top.cpp:14]   --->   Operation 89 'alloca' 'tmp_48' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 90 [1/1] (1.35ns)   --->   "%tmp_49 = alloca i64 1" [top.cpp:14]   --->   Operation 90 'alloca' 'tmp_49' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 91 [1/1] (1.35ns)   --->   "%tmp_50 = alloca i64 1" [top.cpp:14]   --->   Operation 91 'alloca' 'tmp_50' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 92 [1/1] (1.35ns)   --->   "%tmp_51 = alloca i64 1" [top.cpp:14]   --->   Operation 92 'alloca' 'tmp_51' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%tmp_52 = alloca i64 1" [top.cpp:14]   --->   Operation 93 'alloca' 'tmp_52' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 94 [1/1] (1.35ns)   --->   "%tmp_53 = alloca i64 1" [top.cpp:14]   --->   Operation 94 'alloca' 'tmp_53' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 95 [1/1] (1.35ns)   --->   "%tmp_54 = alloca i64 1" [top.cpp:14]   --->   Operation 95 'alloca' 'tmp_54' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 96 [1/1] (1.35ns)   --->   "%tmp_55 = alloca i64 1" [top.cpp:14]   --->   Operation 96 'alloca' 'tmp_55' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 97 [1/1] (1.35ns)   --->   "%tmp_56 = alloca i64 1" [top.cpp:14]   --->   Operation 97 'alloca' 'tmp_56' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 98 [1/1] (1.35ns)   --->   "%tmp_57 = alloca i64 1" [top.cpp:14]   --->   Operation 98 'alloca' 'tmp_57' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 99 [1/1] (1.35ns)   --->   "%tmp_58 = alloca i64 1" [top.cpp:14]   --->   Operation 99 'alloca' 'tmp_58' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 100 [1/1] (1.35ns)   --->   "%tmp_59 = alloca i64 1" [top.cpp:14]   --->   Operation 100 'alloca' 'tmp_59' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 101 [1/1] (1.35ns)   --->   "%tmp_60 = alloca i64 1" [top.cpp:14]   --->   Operation 101 'alloca' 'tmp_60' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 102 [1/1] (1.35ns)   --->   "%tmp_61 = alloca i64 1" [top.cpp:14]   --->   Operation 102 'alloca' 'tmp_61' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 103 [1/1] (1.35ns)   --->   "%tmp_62 = alloca i64 1" [top.cpp:14]   --->   Operation 103 'alloca' 'tmp_62' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 104 [1/1] (1.35ns)   --->   "%tmp_63 = alloca i64 1" [top.cpp:14]   --->   Operation 104 'alloca' 'tmp_63' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 105 [1/1] (1.35ns)   --->   "%tmp_64 = alloca i64 1" [top.cpp:14]   --->   Operation 105 'alloca' 'tmp_64' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 106 [1/1] (1.35ns)   --->   "%tmp_65 = alloca i64 1" [top.cpp:14]   --->   Operation 106 'alloca' 'tmp_65' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 107 [1/1] (1.35ns)   --->   "%tmp_66 = alloca i64 1" [top.cpp:14]   --->   Operation 107 'alloca' 'tmp_66' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 108 [1/1] (1.35ns)   --->   "%tmp_67 = alloca i64 1" [top.cpp:14]   --->   Operation 108 'alloca' 'tmp_67' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 109 [1/1] (1.35ns)   --->   "%tmp_68 = alloca i64 1" [top.cpp:14]   --->   Operation 109 'alloca' 'tmp_68' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 110 [1/1] (1.35ns)   --->   "%tmp_69 = alloca i64 1" [top.cpp:14]   --->   Operation 110 'alloca' 'tmp_69' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 111 [1/1] (1.35ns)   --->   "%tmp_70 = alloca i64 1" [top.cpp:14]   --->   Operation 111 'alloca' 'tmp_70' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 112 [1/1] (1.35ns)   --->   "%tmp_71 = alloca i64 1" [top.cpp:14]   --->   Operation 112 'alloca' 'tmp_71' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 113 [1/1] (1.35ns)   --->   "%tmp_72 = alloca i64 1" [top.cpp:14]   --->   Operation 113 'alloca' 'tmp_72' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 114 [1/1] (1.35ns)   --->   "%tmp_73 = alloca i64 1" [top.cpp:14]   --->   Operation 114 'alloca' 'tmp_73' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 115 [1/1] (1.35ns)   --->   "%tmp_74 = alloca i64 1" [top.cpp:14]   --->   Operation 115 'alloca' 'tmp_74' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 116 [1/1] (1.35ns)   --->   "%tmp_75 = alloca i64 1" [top.cpp:14]   --->   Operation 116 'alloca' 'tmp_75' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 117 [1/1] (1.35ns)   --->   "%tmp_76 = alloca i64 1" [top.cpp:14]   --->   Operation 117 'alloca' 'tmp_76' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 118 [1/1] (1.35ns)   --->   "%tmp_77 = alloca i64 1" [top.cpp:14]   --->   Operation 118 'alloca' 'tmp_77' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 119 [1/1] (1.35ns)   --->   "%tmp_78 = alloca i64 1" [top.cpp:14]   --->   Operation 119 'alloca' 'tmp_78' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 120 [1/1] (1.35ns)   --->   "%tmp_79 = alloca i64 1" [top.cpp:14]   --->   Operation 120 'alloca' 'tmp_79' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 121 [1/1] (1.35ns)   --->   "%tmp_80 = alloca i64 1" [top.cpp:14]   --->   Operation 121 'alloca' 'tmp_80' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 122 [1/1] (1.35ns)   --->   "%tmp_81 = alloca i64 1" [top.cpp:14]   --->   Operation 122 'alloca' 'tmp_81' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 123 [1/1] (1.35ns)   --->   "%tmp_82 = alloca i64 1" [top.cpp:14]   --->   Operation 123 'alloca' 'tmp_82' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 124 [1/1] (1.35ns)   --->   "%tmp_83 = alloca i64 1" [top.cpp:14]   --->   Operation 124 'alloca' 'tmp_83' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 125 [1/1] (1.35ns)   --->   "%tmp_84 = alloca i64 1" [top.cpp:14]   --->   Operation 125 'alloca' 'tmp_84' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 126 [1/1] (1.35ns)   --->   "%tmp_85 = alloca i64 1" [top.cpp:14]   --->   Operation 126 'alloca' 'tmp_85' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 127 [1/1] (1.35ns)   --->   "%tmp_86 = alloca i64 1" [top.cpp:14]   --->   Operation 127 'alloca' 'tmp_86' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 128 [1/1] (1.35ns)   --->   "%tmp_87 = alloca i64 1" [top.cpp:14]   --->   Operation 128 'alloca' 'tmp_87' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 129 [1/1] (1.35ns)   --->   "%tmp_88 = alloca i64 1" [top.cpp:14]   --->   Operation 129 'alloca' 'tmp_88' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 130 [1/1] (1.35ns)   --->   "%tmp_89 = alloca i64 1" [top.cpp:14]   --->   Operation 130 'alloca' 'tmp_89' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 131 [1/1] (1.35ns)   --->   "%tmp_90 = alloca i64 1" [top.cpp:14]   --->   Operation 131 'alloca' 'tmp_90' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 132 [1/1] (1.35ns)   --->   "%tmp_91 = alloca i64 1" [top.cpp:14]   --->   Operation 132 'alloca' 'tmp_91' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 133 [1/1] (1.35ns)   --->   "%tmp_92 = alloca i64 1" [top.cpp:14]   --->   Operation 133 'alloca' 'tmp_92' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 134 [1/1] (1.35ns)   --->   "%tmp_93 = alloca i64 1" [top.cpp:14]   --->   Operation 134 'alloca' 'tmp_93' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 135 [1/1] (1.35ns)   --->   "%tmp_94 = alloca i64 1" [top.cpp:14]   --->   Operation 135 'alloca' 'tmp_94' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 136 [1/1] (1.35ns)   --->   "%tmp_95 = alloca i64 1" [top.cpp:14]   --->   Operation 136 'alloca' 'tmp_95' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 137 [1/1] (1.35ns)   --->   "%tmp_96 = alloca i64 1" [top.cpp:14]   --->   Operation 137 'alloca' 'tmp_96' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 138 [1/1] (1.35ns)   --->   "%tmp_97 = alloca i64 1" [top.cpp:14]   --->   Operation 138 'alloca' 'tmp_97' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 139 [1/1] (1.35ns)   --->   "%tmp_98 = alloca i64 1" [top.cpp:14]   --->   Operation 139 'alloca' 'tmp_98' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 140 [1/1] (1.35ns)   --->   "%tmp_99 = alloca i64 1" [top.cpp:14]   --->   Operation 140 'alloca' 'tmp_99' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 141 [1/1] (1.35ns)   --->   "%tmp_100 = alloca i64 1" [top.cpp:14]   --->   Operation 141 'alloca' 'tmp_100' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 142 [1/1] (1.35ns)   --->   "%tmp_101 = alloca i64 1" [top.cpp:14]   --->   Operation 142 'alloca' 'tmp_101' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 143 [1/1] (1.35ns)   --->   "%tmp_102 = alloca i64 1" [top.cpp:14]   --->   Operation 143 'alloca' 'tmp_102' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 144 [1/1] (1.35ns)   --->   "%tmp_103 = alloca i64 1" [top.cpp:14]   --->   Operation 144 'alloca' 'tmp_103' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 145 [1/1] (1.35ns)   --->   "%tmp_104 = alloca i64 1" [top.cpp:14]   --->   Operation 145 'alloca' 'tmp_104' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 146 [1/1] (1.35ns)   --->   "%tmp_105 = alloca i64 1" [top.cpp:14]   --->   Operation 146 'alloca' 'tmp_105' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 147 [1/1] (1.35ns)   --->   "%tmp_106 = alloca i64 1" [top.cpp:14]   --->   Operation 147 'alloca' 'tmp_106' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 148 [1/1] (1.35ns)   --->   "%tmp_107 = alloca i64 1" [top.cpp:14]   --->   Operation 148 'alloca' 'tmp_107' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 149 [1/1] (1.35ns)   --->   "%tmp_108 = alloca i64 1" [top.cpp:14]   --->   Operation 149 'alloca' 'tmp_108' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 150 [1/1] (1.35ns)   --->   "%tmp_109 = alloca i64 1" [top.cpp:14]   --->   Operation 150 'alloca' 'tmp_109' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 151 [1/1] (1.35ns)   --->   "%tmp_110 = alloca i64 1" [top.cpp:14]   --->   Operation 151 'alloca' 'tmp_110' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 152 [1/1] (1.35ns)   --->   "%tmp_111 = alloca i64 1" [top.cpp:14]   --->   Operation 152 'alloca' 'tmp_111' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 153 [1/1] (1.35ns)   --->   "%tmp_112 = alloca i64 1" [top.cpp:14]   --->   Operation 153 'alloca' 'tmp_112' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 154 [1/1] (1.35ns)   --->   "%tmp_113 = alloca i64 1" [top.cpp:14]   --->   Operation 154 'alloca' 'tmp_113' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 155 [1/1] (1.35ns)   --->   "%tmp_114 = alloca i64 1" [top.cpp:14]   --->   Operation 155 'alloca' 'tmp_114' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 156 [1/1] (1.35ns)   --->   "%tmp_115 = alloca i64 1" [top.cpp:14]   --->   Operation 156 'alloca' 'tmp_115' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 157 [1/1] (1.35ns)   --->   "%tmp_116 = alloca i64 1" [top.cpp:14]   --->   Operation 157 'alloca' 'tmp_116' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 158 [1/1] (1.35ns)   --->   "%tmp_117 = alloca i64 1" [top.cpp:14]   --->   Operation 158 'alloca' 'tmp_117' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 159 [1/1] (1.35ns)   --->   "%tmp_118 = alloca i64 1" [top.cpp:14]   --->   Operation 159 'alloca' 'tmp_118' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 160 [1/1] (1.35ns)   --->   "%tmp_119 = alloca i64 1" [top.cpp:14]   --->   Operation 160 'alloca' 'tmp_119' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 161 [1/1] (1.35ns)   --->   "%tmp_120 = alloca i64 1" [top.cpp:14]   --->   Operation 161 'alloca' 'tmp_120' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 162 [1/1] (1.35ns)   --->   "%tmp_121 = alloca i64 1" [top.cpp:14]   --->   Operation 162 'alloca' 'tmp_121' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 163 [1/1] (1.35ns)   --->   "%tmp_122 = alloca i64 1" [top.cpp:14]   --->   Operation 163 'alloca' 'tmp_122' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 164 [1/1] (1.35ns)   --->   "%tmp_123 = alloca i64 1" [top.cpp:14]   --->   Operation 164 'alloca' 'tmp_123' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 165 [1/1] (1.35ns)   --->   "%tmp_124 = alloca i64 1" [top.cpp:14]   --->   Operation 165 'alloca' 'tmp_124' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 166 [1/1] (1.35ns)   --->   "%tmp_125 = alloca i64 1" [top.cpp:14]   --->   Operation 166 'alloca' 'tmp_125' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 167 [1/1] (1.35ns)   --->   "%tmp_126 = alloca i64 1" [top.cpp:14]   --->   Operation 167 'alloca' 'tmp_126' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 168 [1/1] (1.35ns)   --->   "%tmp_127 = alloca i64 1" [top.cpp:14]   --->   Operation 168 'alloca' 'tmp_127' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:20]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.48ns)   --->   "%store_ln28 = store i9 0, i9 %i_1" [top.cpp:28]   --->   Operation 170 'store' 'store_ln28' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln" [top.cpp:20]   --->   Operation 171 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln20" [top.cpp:20]   --->   Operation 172 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 174 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 175 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 176 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 177 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 178 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 179 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 180 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384" [top.cpp:20]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln20 = call void @top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %A, i62 %trunc_ln, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3" [top.cpp:20]   --->   Operation 181 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [top.cpp:5]   --->   Operation 182 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln20 = call void @top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %A, i62 %trunc_ln, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3" [top.cpp:20]   --->   Operation 192 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_32_4" [top.cpp:28]   --->   Operation 193 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:28]   --->   Operation 194 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.92ns)   --->   "%icmp_ln28 = icmp_eq  i9 %i, i9 256" [top.cpp:28]   --->   Operation 195 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.92ns)   --->   "%add_ln28 = add i9 %i, i9 1" [top.cpp:28]   --->   Operation 196 'add' 'add_ln28' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %VITIS_LOOP_32_4.split, void %VITIS_LOOP_54_7.preheader" [top.cpp:28]   --->   Operation 197 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %i" [top.cpp:28]   --->   Operation 198 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i9 %i" [top.cpp:28]   --->   Operation 199 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (1.35ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_32_4, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %p_loc" [top.cpp:28]   --->   Operation 200 'call' 'call_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %i, i32 1, i32 7" [top.cpp:28]   --->   Operation 201 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.48ns)   --->   "%store_ln28 = store i9 %add_ln28, i9 %i_1" [top.cpp:28]   --->   Operation 202 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.48>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:50]   --->   Operation 203 'alloca' 'j_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.48ns)   --->   "%store_ln50 = store i7 0, i7 %j_1" [top.cpp:50]   --->   Operation 204 'store' 'store_ln50' <Predicate = (icmp_ln28)> <Delay = 0.48>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_54_7" [top.cpp:50]   --->   Operation 205 'br' 'br_ln50' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_32_4, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %p_loc" [top.cpp:28]   --->   Operation 206 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 207 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i24 %p_loc_load" [top.cpp:39]   --->   Operation 208 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (1.10ns)   --->   "%add_ln39 = add i25 %sext_ln39, i25 16384" [top.cpp:39]   --->   Operation 209 'add' 'add_ln39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln39, i32 24" [top.cpp:39]   --->   Operation 210 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln39" [top.cpp:39]   --->   Operation 211 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln39, i32 23" [top.cpp:39]   --->   Operation 212 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln39 = xor i1 %tmp_189, i1 1" [top.cpp:39]   --->   Operation 213 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln39 = and i1 %tmp_190, i1 %xor_ln39" [top.cpp:39]   --->   Operation 214 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln39_1 = xor i1 %tmp_189, i1 %tmp_190" [top.cpp:39]   --->   Operation 215 'xor' 'xor_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln39 = select i1 %and_ln39, i24 8388607, i24 8388608" [top.cpp:39]   --->   Operation 216 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln39_1, i24 %select_ln39, i24 %denom" [top.cpp:39]   --->   Operation 217 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [2/2] (1.35ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_42_5, i1 %trunc_ln28_1, i24 %tmp, i7 %lshr_ln2, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %denom_1" [top.cpp:28]   --->   Operation 218 'call' 'call_ln28' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:28]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:28]   --->   Operation 220 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_42_5, i1 %trunc_ln28_1, i24 %tmp, i7 %lshr_ln2, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i8 %trunc_ln28, i24 %A_1_46, i24 %A_1, i24 %A_2, i24 %A_3, i24 %denom_1" [top.cpp:28]   --->   Operation 221 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_32_4" [top.cpp:28]   --->   Operation 222 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 1.38>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:50]   --->   Operation 223 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.89ns)   --->   "%icmp_ln50 = icmp_eq  i7 %j, i7 64" [top.cpp:50]   --->   Operation 224 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.89ns)   --->   "%add_ln50 = add i7 %j, i7 1" [top.cpp:50]   --->   Operation 225 'add' 'add_ln50' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %VITIS_LOOP_54_7.split, void %VITIS_LOOP_71_9" [top.cpp:50]   --->   Operation 226 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %j" [top.cpp:50]   --->   Operation 227 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 228 [2/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_54_7, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i24 %p_loc27" [top.cpp:50]   --->   Operation 228 'call' 'call_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 229 [1/1] (0.48ns)   --->   "%store_ln50 = store i7 %add_ln50, i7 %j_1" [top.cpp:50]   --->   Operation 229 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.48>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:71]   --->   Operation 230 'partselect' 'trunc_ln3' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_54_7, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127, i24 %p_loc27" [top.cpp:50]   --->   Operation 231 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 14> <Delay = 2.66>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%p_loc27_load = load i24 %p_loc27"   --->   Operation 232 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc27_load, i14 0" [top.cpp:61]   --->   Operation 233 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc27_load, i32 23" [top.cpp:61]   --->   Operation 234 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.22ns)   --->   "%sub_ln61 = sub i38 0, i38 %shl_ln" [top.cpp:61]   --->   Operation 235 'sub' 'sub_ln61' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln61, i32 22, i32 37" [top.cpp:61]   --->   Operation 236 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i16 %tmp_s" [top.cpp:61]   --->   Operation 237 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.01ns)   --->   "%sub_ln61_1 = sub i17 0, i17 %zext_ln61" [top.cpp:61]   --->   Operation 238 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc27_load, i32 8, i32 23" [top.cpp:61]   --->   Operation 239 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %tmp_158" [top.cpp:61]   --->   Operation 240 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_191, i17 %sub_ln61_1, i17 %zext_ln61_1" [top.cpp:61]   --->   Operation 241 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_64_8, i6 %trunc_ln50, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i17 %scale, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127" [top.cpp:50]   --->   Operation 242 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:50]   --->   Operation 243 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:50]   --->   Operation 244 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln50 = call void @top_kernel_Pipeline_VITIS_LOOP_64_8, i6 %trunc_ln50, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i24 %tmp_32, i24 %tmp_34, i24 %tmp_36, i24 %tmp_38, i24 %tmp_40, i24 %tmp_42, i24 %tmp_44, i24 %tmp_46, i24 %tmp_48, i24 %tmp_50, i24 %tmp_52, i24 %tmp_54, i24 %tmp_56, i24 %tmp_58, i24 %tmp_60, i24 %tmp_62, i24 %tmp_64, i24 %tmp_66, i24 %tmp_68, i24 %tmp_70, i24 %tmp_72, i24 %tmp_74, i24 %tmp_76, i24 %tmp_78, i24 %tmp_80, i24 %tmp_82, i24 %tmp_84, i24 %tmp_86, i24 %tmp_88, i24 %tmp_90, i24 %tmp_92, i24 %tmp_94, i24 %tmp_96, i24 %tmp_98, i24 %tmp_100, i24 %tmp_102, i24 %tmp_104, i24 %tmp_106, i24 %tmp_108, i24 %tmp_110, i24 %tmp_112, i24 %tmp_114, i24 %tmp_116, i24 %tmp_118, i24 %tmp_120, i24 %tmp_122, i24 %tmp_124, i24 %tmp_126, i6 %trunc_ln50, i17 %scale, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i24 %tmp_33, i24 %tmp_35, i24 %tmp_37, i24 %tmp_39, i24 %tmp_41, i24 %tmp_43, i24 %tmp_45, i24 %tmp_47, i24 %tmp_49, i24 %tmp_51, i24 %tmp_53, i24 %tmp_55, i24 %tmp_57, i24 %tmp_59, i24 %tmp_61, i24 %tmp_63, i24 %tmp_65, i24 %tmp_67, i24 %tmp_69, i24 %tmp_71, i24 %tmp_73, i24 %tmp_75, i24 %tmp_77, i24 %tmp_79, i24 %tmp_81, i24 %tmp_83, i24 %tmp_85, i24 %tmp_87, i24 %tmp_89, i24 %tmp_91, i24 %tmp_93, i24 %tmp_95, i24 %tmp_97, i24 %tmp_99, i24 %tmp_101, i24 %tmp_103, i24 %tmp_105, i24 %tmp_107, i24 %tmp_109, i24 %tmp_111, i24 %tmp_113, i24 %tmp_115, i24 %tmp_117, i24 %tmp_119, i24 %tmp_121, i24 %tmp_123, i24 %tmp_125, i24 %tmp_127" [top.cpp:50]   --->   Operation 245 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_54_7" [top.cpp:50]   --->   Operation 246 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln3" [top.cpp:71]   --->   Operation 247 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln71" [top.cpp:71]   --->   Operation 248 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %C_addr, i64 16384" [top.cpp:71]   --->   Operation 249 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln71 = call void @top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, i32 %C, i62 %trunc_ln3, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3" [top.cpp:71]   --->   Operation 250 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 15> <Delay = 0.00>
ST_22 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln71 = call void @top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, i32 %C, i62 %trunc_ln3, i24 %C_1_47, i24 %C_1, i24 %C_2, i24 %C_3" [top.cpp:71]   --->   Operation 251 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 16> <Delay = 7.30>
ST_23 : Operation 252 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:77]   --->   Operation 252 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 7.30>
ST_24 : Operation 253 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:77]   --->   Operation 253 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 7.30>
ST_25 : Operation 254 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:77]   --->   Operation 254 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 255 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:77]   --->   Operation 255 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 256 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr" [top.cpp:77]   --->   Operation 256 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [top.cpp:77]   --->   Operation 257 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0111111111111111000000000000]
C_DRAM_read            (read             ) [ 0011111111111111111100000000]
A_DRAM_read            (read             ) [ 0000000000000000000000000000]
p_loc27                (alloca           ) [ 0011111111111111111100000000]
p_loc                  (alloca           ) [ 0011111111111111000000000000]
A_1_46                 (alloca           ) [ 0011111111111111000000000000]
A_1                    (alloca           ) [ 0011111111111111000000000000]
A_2                    (alloca           ) [ 0011111111111111000000000000]
A_3                    (alloca           ) [ 0011111111111111000000000000]
C_1_47                 (alloca           ) [ 0011111111111111111111100000]
C_1                    (alloca           ) [ 0011111111111111111111100000]
C_2                    (alloca           ) [ 0011111111111111111111100000]
C_3                    (alloca           ) [ 0011111111111111111111100000]
tmp                    (alloca           ) [ 0011111111111111111100000000]
tmp_1                  (alloca           ) [ 0011111111111111111100000000]
tmp_2                  (alloca           ) [ 0011111111111111111100000000]
tmp_3                  (alloca           ) [ 0011111111111111111100000000]
tmp_4                  (alloca           ) [ 0011111111111111111100000000]
tmp_5                  (alloca           ) [ 0011111111111111111100000000]
tmp_6                  (alloca           ) [ 0011111111111111111100000000]
tmp_7                  (alloca           ) [ 0011111111111111111100000000]
tmp_8                  (alloca           ) [ 0011111111111111111100000000]
tmp_9                  (alloca           ) [ 0011111111111111111100000000]
tmp_10                 (alloca           ) [ 0011111111111111111100000000]
tmp_11                 (alloca           ) [ 0011111111111111111100000000]
tmp_12                 (alloca           ) [ 0011111111111111111100000000]
tmp_13                 (alloca           ) [ 0011111111111111111100000000]
tmp_14                 (alloca           ) [ 0011111111111111111100000000]
tmp_15                 (alloca           ) [ 0011111111111111111100000000]
tmp_16                 (alloca           ) [ 0011111111111111111100000000]
tmp_17                 (alloca           ) [ 0011111111111111111100000000]
tmp_18                 (alloca           ) [ 0011111111111111111100000000]
tmp_19                 (alloca           ) [ 0011111111111111111100000000]
tmp_20                 (alloca           ) [ 0011111111111111111100000000]
tmp_21                 (alloca           ) [ 0011111111111111111100000000]
tmp_22                 (alloca           ) [ 0011111111111111111100000000]
tmp_23                 (alloca           ) [ 0011111111111111111100000000]
tmp_24                 (alloca           ) [ 0011111111111111111100000000]
tmp_25                 (alloca           ) [ 0011111111111111111100000000]
tmp_26                 (alloca           ) [ 0011111111111111111100000000]
tmp_27                 (alloca           ) [ 0011111111111111111100000000]
tmp_28                 (alloca           ) [ 0011111111111111111100000000]
tmp_29                 (alloca           ) [ 0011111111111111111100000000]
tmp_30                 (alloca           ) [ 0011111111111111111100000000]
tmp_31                 (alloca           ) [ 0011111111111111111100000000]
tmp_32                 (alloca           ) [ 0011111111111111111100000000]
tmp_33                 (alloca           ) [ 0011111111111111111100000000]
tmp_34                 (alloca           ) [ 0011111111111111111100000000]
tmp_35                 (alloca           ) [ 0011111111111111111100000000]
tmp_36                 (alloca           ) [ 0011111111111111111100000000]
tmp_37                 (alloca           ) [ 0011111111111111111100000000]
tmp_38                 (alloca           ) [ 0011111111111111111100000000]
tmp_39                 (alloca           ) [ 0011111111111111111100000000]
tmp_40                 (alloca           ) [ 0011111111111111111100000000]
tmp_41                 (alloca           ) [ 0011111111111111111100000000]
tmp_42                 (alloca           ) [ 0011111111111111111100000000]
tmp_43                 (alloca           ) [ 0011111111111111111100000000]
tmp_44                 (alloca           ) [ 0011111111111111111100000000]
tmp_45                 (alloca           ) [ 0011111111111111111100000000]
tmp_46                 (alloca           ) [ 0011111111111111111100000000]
tmp_47                 (alloca           ) [ 0011111111111111111100000000]
tmp_48                 (alloca           ) [ 0011111111111111111100000000]
tmp_49                 (alloca           ) [ 0011111111111111111100000000]
tmp_50                 (alloca           ) [ 0011111111111111111100000000]
tmp_51                 (alloca           ) [ 0011111111111111111100000000]
tmp_52                 (alloca           ) [ 0011111111111111111100000000]
tmp_53                 (alloca           ) [ 0011111111111111111100000000]
tmp_54                 (alloca           ) [ 0011111111111111111100000000]
tmp_55                 (alloca           ) [ 0011111111111111111100000000]
tmp_56                 (alloca           ) [ 0011111111111111111100000000]
tmp_57                 (alloca           ) [ 0011111111111111111100000000]
tmp_58                 (alloca           ) [ 0011111111111111111100000000]
tmp_59                 (alloca           ) [ 0011111111111111111100000000]
tmp_60                 (alloca           ) [ 0011111111111111111100000000]
tmp_61                 (alloca           ) [ 0011111111111111111100000000]
tmp_62                 (alloca           ) [ 0011111111111111111100000000]
tmp_63                 (alloca           ) [ 0011111111111111111100000000]
tmp_64                 (alloca           ) [ 0011111111111111111100000000]
tmp_65                 (alloca           ) [ 0011111111111111111100000000]
tmp_66                 (alloca           ) [ 0011111111111111111100000000]
tmp_67                 (alloca           ) [ 0011111111111111111100000000]
tmp_68                 (alloca           ) [ 0011111111111111111100000000]
tmp_69                 (alloca           ) [ 0011111111111111111100000000]
tmp_70                 (alloca           ) [ 0011111111111111111100000000]
tmp_71                 (alloca           ) [ 0011111111111111111100000000]
tmp_72                 (alloca           ) [ 0011111111111111111100000000]
tmp_73                 (alloca           ) [ 0011111111111111111100000000]
tmp_74                 (alloca           ) [ 0011111111111111111100000000]
tmp_75                 (alloca           ) [ 0011111111111111111100000000]
tmp_76                 (alloca           ) [ 0011111111111111111100000000]
tmp_77                 (alloca           ) [ 0011111111111111111100000000]
tmp_78                 (alloca           ) [ 0011111111111111111100000000]
tmp_79                 (alloca           ) [ 0011111111111111111100000000]
tmp_80                 (alloca           ) [ 0011111111111111111100000000]
tmp_81                 (alloca           ) [ 0011111111111111111100000000]
tmp_82                 (alloca           ) [ 0011111111111111111100000000]
tmp_83                 (alloca           ) [ 0011111111111111111100000000]
tmp_84                 (alloca           ) [ 0011111111111111111100000000]
tmp_85                 (alloca           ) [ 0011111111111111111100000000]
tmp_86                 (alloca           ) [ 0011111111111111111100000000]
tmp_87                 (alloca           ) [ 0011111111111111111100000000]
tmp_88                 (alloca           ) [ 0011111111111111111100000000]
tmp_89                 (alloca           ) [ 0011111111111111111100000000]
tmp_90                 (alloca           ) [ 0011111111111111111100000000]
tmp_91                 (alloca           ) [ 0011111111111111111100000000]
tmp_92                 (alloca           ) [ 0011111111111111111100000000]
tmp_93                 (alloca           ) [ 0011111111111111111100000000]
tmp_94                 (alloca           ) [ 0011111111111111111100000000]
tmp_95                 (alloca           ) [ 0011111111111111111100000000]
tmp_96                 (alloca           ) [ 0011111111111111111100000000]
tmp_97                 (alloca           ) [ 0011111111111111111100000000]
tmp_98                 (alloca           ) [ 0011111111111111111100000000]
tmp_99                 (alloca           ) [ 0011111111111111111100000000]
tmp_100                (alloca           ) [ 0011111111111111111100000000]
tmp_101                (alloca           ) [ 0011111111111111111100000000]
tmp_102                (alloca           ) [ 0011111111111111111100000000]
tmp_103                (alloca           ) [ 0011111111111111111100000000]
tmp_104                (alloca           ) [ 0011111111111111111100000000]
tmp_105                (alloca           ) [ 0011111111111111111100000000]
tmp_106                (alloca           ) [ 0011111111111111111100000000]
tmp_107                (alloca           ) [ 0011111111111111111100000000]
tmp_108                (alloca           ) [ 0011111111111111111100000000]
tmp_109                (alloca           ) [ 0011111111111111111100000000]
tmp_110                (alloca           ) [ 0011111111111111111100000000]
tmp_111                (alloca           ) [ 0011111111111111111100000000]
tmp_112                (alloca           ) [ 0011111111111111111100000000]
tmp_113                (alloca           ) [ 0011111111111111111100000000]
tmp_114                (alloca           ) [ 0011111111111111111100000000]
tmp_115                (alloca           ) [ 0011111111111111111100000000]
tmp_116                (alloca           ) [ 0011111111111111111100000000]
tmp_117                (alloca           ) [ 0011111111111111111100000000]
tmp_118                (alloca           ) [ 0011111111111111111100000000]
tmp_119                (alloca           ) [ 0011111111111111111100000000]
tmp_120                (alloca           ) [ 0011111111111111111100000000]
tmp_121                (alloca           ) [ 0011111111111111111100000000]
tmp_122                (alloca           ) [ 0011111111111111111100000000]
tmp_123                (alloca           ) [ 0011111111111111111100000000]
tmp_124                (alloca           ) [ 0011111111111111111100000000]
tmp_125                (alloca           ) [ 0011111111111111111100000000]
tmp_126                (alloca           ) [ 0011111111111111111100000000]
tmp_127                (alloca           ) [ 0011111111111111111100000000]
trunc_ln               (partselect       ) [ 0011111111110000000000000000]
store_ln28             (store            ) [ 0000000000000000000000000000]
sext_ln20              (sext             ) [ 0000000000000000000000000000]
A_addr                 (getelementptr    ) [ 0001111111000000000000000000]
empty                  (readreq          ) [ 0000000000000000000000000000]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
call_ln20              (call             ) [ 0000000000000000000000000000]
br_ln28                (br               ) [ 0000000000000000000000000000]
i                      (load             ) [ 0000000000000000000000000000]
icmp_ln28              (icmp             ) [ 0000000000001111000000000000]
add_ln28               (add              ) [ 0000000000000000000000000000]
br_ln28                (br               ) [ 0000000000000000000000000000]
trunc_ln28             (trunc            ) [ 0000000000000111000000000000]
trunc_ln28_1           (trunc            ) [ 0000000000000111000000000000]
lshr_ln2               (partselect       ) [ 0000000000000111000000000000]
store_ln28             (store            ) [ 0000000000000000000000000000]
j_1                    (alloca           ) [ 0000000000001111111100000000]
store_ln50             (store            ) [ 0000000000000000000000000000]
br_ln50                (br               ) [ 0000000000000000000000000000]
call_ln28              (call             ) [ 0000000000000000000000000000]
p_loc_load             (load             ) [ 0000000000000000000000000000]
sext_ln39              (sext             ) [ 0000000000000000000000000000]
add_ln39               (add              ) [ 0000000000000000000000000000]
tmp_189                (bitselect        ) [ 0000000000000000000000000000]
denom                  (trunc            ) [ 0000000000000000000000000000]
tmp_190                (bitselect        ) [ 0000000000000000000000000000]
xor_ln39               (xor              ) [ 0000000000000000000000000000]
and_ln39               (and              ) [ 0000000000000000000000000000]
xor_ln39_1             (xor              ) [ 0000000000000000000000000000]
select_ln39            (select           ) [ 0000000000000000000000000000]
denom_1                (select           ) [ 0000000000000001000000000000]
speclooptripcount_ln28 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln28      (specloopname     ) [ 0000000000000000000000000000]
call_ln28              (call             ) [ 0000000000000000000000000000]
br_ln28                (br               ) [ 0000000000000000000000000000]
j                      (load             ) [ 0000000000000000000000000000]
icmp_ln50              (icmp             ) [ 0000000000000000111100000000]
add_ln50               (add              ) [ 0000000000000000000000000000]
br_ln50                (br               ) [ 0000000000000000000000000000]
trunc_ln50             (trunc            ) [ 0000000000000000011100000000]
store_ln50             (store            ) [ 0000000000000000000000000000]
trunc_ln3              (partselect       ) [ 0000000000000000000011100000]
call_ln50              (call             ) [ 0000000000000000000000000000]
p_loc27_load           (load             ) [ 0000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_191                (bitselect        ) [ 0000000000000000000000000000]
sub_ln61               (sub              ) [ 0000000000000000000000000000]
tmp_s                  (partselect       ) [ 0000000000000000000000000000]
zext_ln61              (zext             ) [ 0000000000000000000000000000]
sub_ln61_1             (sub              ) [ 0000000000000000000000000000]
tmp_158                (partselect       ) [ 0000000000000000000000000000]
zext_ln61_1            (zext             ) [ 0000000000000000000000000000]
scale                  (select           ) [ 0000000000000000000100000000]
speclooptripcount_ln50 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln50      (specloopname     ) [ 0000000000000000000000000000]
call_ln50              (call             ) [ 0000000000000000000000000000]
br_ln50                (br               ) [ 0000000000000000000000000000]
sext_ln71              (sext             ) [ 0000000000000000000000000000]
C_addr                 (getelementptr    ) [ 0000000000000000000001111111]
empty_48               (writereq         ) [ 0000000000000000000000000000]
call_ln71              (call             ) [ 0000000000000000000000000000]
empty_49               (writeresp        ) [ 0000000000000000000000000000]
ret_ln77               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_32_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_42_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_54_7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_64_8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_loc27_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc27/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="A_1_46_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1_46/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="A_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="A_2_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="A_3_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="C_1_47_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1_47/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="C_2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="C_3_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_1_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_2_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_5_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_7_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_8_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_9_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_10_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_11_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_12_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_13_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_14_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_15_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_16_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_17_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_18_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_19_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_20_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_21_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_22_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_23_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_24_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_25_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_26_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_27_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_28_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_29_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_30_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_31_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_32_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_33_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_34_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_35_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_36_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_37_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_38_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_39_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_40_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_41_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_42_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_43_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_44_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_45_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_46_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_47_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_48_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_49_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_50_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_51_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_52_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_53_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_54_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_55_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_56_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_57_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_58_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_59_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_60_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_61_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_62_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_62/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_63_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_64_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_65_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_66_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_67_alloca_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_68_alloca_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_69_alloca_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_70_alloca_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_71_alloca_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_72_alloca_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_73_alloca_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_74_alloca_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_75_alloca_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_76_alloca_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_77_alloca_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_78_alloca_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_79_alloca_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_79/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_80_alloca_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_81_alloca_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_82_alloca_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_83_alloca_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_84_alloca_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_85_alloca_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_86_alloca_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_87_alloca_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_88_alloca_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_89_alloca_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_90_alloca_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_91_alloca_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_92_alloca_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_93_alloca_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_94_alloca_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_95_alloca_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_96_alloca_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_97_alloca_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_98_alloca_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_98/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_99_alloca_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_100_alloca_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_101_alloca_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_102_alloca_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_103_alloca_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_104_alloca_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_105_alloca_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_105/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_106_alloca_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_106/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_107_alloca_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_108_alloca_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_108/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_109_alloca_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_109/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_110_alloca_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_110/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_111_alloca_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_111/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_112_alloca_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_112/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_113_alloca_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_113/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_114_alloca_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_114/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_115_alloca_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_115/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_116_alloca_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_116/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_117_alloca_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_118_alloca_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_119_alloca_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_119/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_120_alloca_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_120/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_121_alloca_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_121/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_122_alloca_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_122/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_123_alloca_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_123/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_124_alloca_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_125_alloca_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_126_alloca_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_127_alloca_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="j_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="C_DRAM_read_read_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="64" slack="0"/>
<pin id="701" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_DRAM_read/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="A_DRAM_read_read_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_DRAM_read/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_readreq_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="16" slack="0"/>
<pin id="714" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="empty_48_writereq_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="16" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_48/20 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_writeresp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="3"/>
<pin id="727" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_49/23 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="0" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="62" slack="9"/>
<pin id="733" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="734" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="735" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="736" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="737" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="0" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="744" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="745" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="746" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="747" dir="0" index="6" bw="24" slack="11"/>
<pin id="748" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="0" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="2"/>
<pin id="753" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="754" dir="0" index="3" bw="7" slack="2"/>
<pin id="755" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="756" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="757" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="758" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="759" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="760" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="761" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="762" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="763" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="764" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="765" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="766" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="767" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="768" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="769" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="770" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="771" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="772" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="773" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="774" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="775" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="776" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="777" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="778" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="779" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="780" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="781" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="782" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="783" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="784" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="785" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="786" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="787" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="788" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="789" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="790" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="791" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="792" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="793" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="794" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="795" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="796" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="797" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="798" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="799" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="800" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="801" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="802" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="803" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="804" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="805" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="806" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="807" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="808" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="809" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="810" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="811" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="812" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="813" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="814" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="815" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="816" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="817" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="818" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="819" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="820" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="821" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="822" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="823" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="824" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="825" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="826" dir="0" index="75" bw="24" slack="2147483647"/>
<pin id="827" dir="0" index="76" bw="24" slack="2147483647"/>
<pin id="828" dir="0" index="77" bw="24" slack="2147483647"/>
<pin id="829" dir="0" index="78" bw="24" slack="2147483647"/>
<pin id="830" dir="0" index="79" bw="24" slack="2147483647"/>
<pin id="831" dir="0" index="80" bw="24" slack="2147483647"/>
<pin id="832" dir="0" index="81" bw="24" slack="2147483647"/>
<pin id="833" dir="0" index="82" bw="24" slack="2147483647"/>
<pin id="834" dir="0" index="83" bw="24" slack="2147483647"/>
<pin id="835" dir="0" index="84" bw="24" slack="2147483647"/>
<pin id="836" dir="0" index="85" bw="24" slack="2147483647"/>
<pin id="837" dir="0" index="86" bw="24" slack="2147483647"/>
<pin id="838" dir="0" index="87" bw="24" slack="2147483647"/>
<pin id="839" dir="0" index="88" bw="24" slack="2147483647"/>
<pin id="840" dir="0" index="89" bw="24" slack="2147483647"/>
<pin id="841" dir="0" index="90" bw="24" slack="2147483647"/>
<pin id="842" dir="0" index="91" bw="24" slack="2147483647"/>
<pin id="843" dir="0" index="92" bw="24" slack="2147483647"/>
<pin id="844" dir="0" index="93" bw="24" slack="2147483647"/>
<pin id="845" dir="0" index="94" bw="24" slack="2147483647"/>
<pin id="846" dir="0" index="95" bw="24" slack="2147483647"/>
<pin id="847" dir="0" index="96" bw="24" slack="2147483647"/>
<pin id="848" dir="0" index="97" bw="24" slack="2147483647"/>
<pin id="849" dir="0" index="98" bw="24" slack="2147483647"/>
<pin id="850" dir="0" index="99" bw="24" slack="2147483647"/>
<pin id="851" dir="0" index="100" bw="24" slack="2147483647"/>
<pin id="852" dir="0" index="101" bw="24" slack="2147483647"/>
<pin id="853" dir="0" index="102" bw="24" slack="2147483647"/>
<pin id="854" dir="0" index="103" bw="24" slack="2147483647"/>
<pin id="855" dir="0" index="104" bw="24" slack="2147483647"/>
<pin id="856" dir="0" index="105" bw="24" slack="2147483647"/>
<pin id="857" dir="0" index="106" bw="24" slack="2147483647"/>
<pin id="858" dir="0" index="107" bw="24" slack="2147483647"/>
<pin id="859" dir="0" index="108" bw="24" slack="2147483647"/>
<pin id="860" dir="0" index="109" bw="24" slack="2147483647"/>
<pin id="861" dir="0" index="110" bw="24" slack="2147483647"/>
<pin id="862" dir="0" index="111" bw="24" slack="2147483647"/>
<pin id="863" dir="0" index="112" bw="24" slack="2147483647"/>
<pin id="864" dir="0" index="113" bw="24" slack="2147483647"/>
<pin id="865" dir="0" index="114" bw="24" slack="2147483647"/>
<pin id="866" dir="0" index="115" bw="24" slack="2147483647"/>
<pin id="867" dir="0" index="116" bw="24" slack="2147483647"/>
<pin id="868" dir="0" index="117" bw="24" slack="2147483647"/>
<pin id="869" dir="0" index="118" bw="24" slack="2147483647"/>
<pin id="870" dir="0" index="119" bw="24" slack="2147483647"/>
<pin id="871" dir="0" index="120" bw="24" slack="2147483647"/>
<pin id="872" dir="0" index="121" bw="24" slack="2147483647"/>
<pin id="873" dir="0" index="122" bw="24" slack="2147483647"/>
<pin id="874" dir="0" index="123" bw="24" slack="2147483647"/>
<pin id="875" dir="0" index="124" bw="24" slack="2147483647"/>
<pin id="876" dir="0" index="125" bw="24" slack="2147483647"/>
<pin id="877" dir="0" index="126" bw="24" slack="2147483647"/>
<pin id="878" dir="0" index="127" bw="24" slack="2147483647"/>
<pin id="879" dir="0" index="128" bw="24" slack="2147483647"/>
<pin id="880" dir="0" index="129" bw="24" slack="2147483647"/>
<pin id="881" dir="0" index="130" bw="24" slack="2147483647"/>
<pin id="882" dir="0" index="131" bw="8" slack="2"/>
<pin id="883" dir="0" index="132" bw="24" slack="2147483647"/>
<pin id="884" dir="0" index="133" bw="24" slack="2147483647"/>
<pin id="885" dir="0" index="134" bw="24" slack="2147483647"/>
<pin id="886" dir="0" index="135" bw="24" slack="2147483647"/>
<pin id="887" dir="0" index="136" bw="24" slack="0"/>
<pin id="888" dir="1" index="137" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="0" slack="0"/>
<pin id="892" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="893" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="894" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="895" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="896" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="897" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="898" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="899" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="900" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="901" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="902" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="903" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="904" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="905" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="906" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="907" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="908" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="909" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="910" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="911" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="912" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="913" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="914" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="915" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="916" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="917" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="918" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="919" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="920" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="921" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="922" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="923" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="924" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="925" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="926" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="927" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="928" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="929" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="930" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="931" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="932" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="933" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="934" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="935" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="936" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="937" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="938" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="939" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="940" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="941" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="942" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="943" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="944" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="945" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="946" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="947" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="948" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="949" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="950" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="951" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="952" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="953" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="954" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="955" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="956" dir="0" index="65" bw="6" slack="0"/>
<pin id="957" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="958" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="959" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="960" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="961" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="962" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="963" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="964" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="965" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="966" dir="0" index="75" bw="24" slack="2147483647"/>
<pin id="967" dir="0" index="76" bw="24" slack="2147483647"/>
<pin id="968" dir="0" index="77" bw="24" slack="2147483647"/>
<pin id="969" dir="0" index="78" bw="24" slack="2147483647"/>
<pin id="970" dir="0" index="79" bw="24" slack="2147483647"/>
<pin id="971" dir="0" index="80" bw="24" slack="2147483647"/>
<pin id="972" dir="0" index="81" bw="24" slack="2147483647"/>
<pin id="973" dir="0" index="82" bw="24" slack="2147483647"/>
<pin id="974" dir="0" index="83" bw="24" slack="2147483647"/>
<pin id="975" dir="0" index="84" bw="24" slack="2147483647"/>
<pin id="976" dir="0" index="85" bw="24" slack="2147483647"/>
<pin id="977" dir="0" index="86" bw="24" slack="2147483647"/>
<pin id="978" dir="0" index="87" bw="24" slack="2147483647"/>
<pin id="979" dir="0" index="88" bw="24" slack="2147483647"/>
<pin id="980" dir="0" index="89" bw="24" slack="2147483647"/>
<pin id="981" dir="0" index="90" bw="24" slack="2147483647"/>
<pin id="982" dir="0" index="91" bw="24" slack="2147483647"/>
<pin id="983" dir="0" index="92" bw="24" slack="2147483647"/>
<pin id="984" dir="0" index="93" bw="24" slack="2147483647"/>
<pin id="985" dir="0" index="94" bw="24" slack="2147483647"/>
<pin id="986" dir="0" index="95" bw="24" slack="2147483647"/>
<pin id="987" dir="0" index="96" bw="24" slack="2147483647"/>
<pin id="988" dir="0" index="97" bw="24" slack="2147483647"/>
<pin id="989" dir="0" index="98" bw="24" slack="2147483647"/>
<pin id="990" dir="0" index="99" bw="24" slack="2147483647"/>
<pin id="991" dir="0" index="100" bw="24" slack="2147483647"/>
<pin id="992" dir="0" index="101" bw="24" slack="2147483647"/>
<pin id="993" dir="0" index="102" bw="24" slack="2147483647"/>
<pin id="994" dir="0" index="103" bw="24" slack="2147483647"/>
<pin id="995" dir="0" index="104" bw="24" slack="2147483647"/>
<pin id="996" dir="0" index="105" bw="24" slack="2147483647"/>
<pin id="997" dir="0" index="106" bw="24" slack="2147483647"/>
<pin id="998" dir="0" index="107" bw="24" slack="2147483647"/>
<pin id="999" dir="0" index="108" bw="24" slack="2147483647"/>
<pin id="1000" dir="0" index="109" bw="24" slack="2147483647"/>
<pin id="1001" dir="0" index="110" bw="24" slack="2147483647"/>
<pin id="1002" dir="0" index="111" bw="24" slack="2147483647"/>
<pin id="1003" dir="0" index="112" bw="24" slack="2147483647"/>
<pin id="1004" dir="0" index="113" bw="24" slack="2147483647"/>
<pin id="1005" dir="0" index="114" bw="24" slack="2147483647"/>
<pin id="1006" dir="0" index="115" bw="24" slack="2147483647"/>
<pin id="1007" dir="0" index="116" bw="24" slack="2147483647"/>
<pin id="1008" dir="0" index="117" bw="24" slack="2147483647"/>
<pin id="1009" dir="0" index="118" bw="24" slack="2147483647"/>
<pin id="1010" dir="0" index="119" bw="24" slack="2147483647"/>
<pin id="1011" dir="0" index="120" bw="24" slack="2147483647"/>
<pin id="1012" dir="0" index="121" bw="24" slack="2147483647"/>
<pin id="1013" dir="0" index="122" bw="24" slack="2147483647"/>
<pin id="1014" dir="0" index="123" bw="24" slack="2147483647"/>
<pin id="1015" dir="0" index="124" bw="24" slack="2147483647"/>
<pin id="1016" dir="0" index="125" bw="24" slack="2147483647"/>
<pin id="1017" dir="0" index="126" bw="24" slack="2147483647"/>
<pin id="1018" dir="0" index="127" bw="24" slack="2147483647"/>
<pin id="1019" dir="0" index="128" bw="24" slack="2147483647"/>
<pin id="1020" dir="0" index="129" bw="24" slack="2147483647"/>
<pin id="1021" dir="0" index="130" bw="24" slack="12"/>
<pin id="1022" dir="1" index="131" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/16 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="0" slack="0"/>
<pin id="1026" dir="0" index="1" bw="6" slack="2"/>
<pin id="1027" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1028" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="1029" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="1030" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="1031" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="1032" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="1033" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="1034" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="1035" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="1036" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="1037" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="1038" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="1039" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="1040" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="1041" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="1042" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="1043" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="1044" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="1045" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="1046" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="1047" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="1048" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="1049" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="1050" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="1051" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="1052" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="1053" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="1054" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="1055" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="1056" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="1057" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="1058" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="1059" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="1060" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="1061" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="1062" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="1063" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="1064" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="1065" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="1066" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="1067" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="1068" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="1069" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="1070" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="1071" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="1072" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="1073" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="1074" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="1075" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="1076" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="1077" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="1078" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="1079" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="1080" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="1081" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="1082" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="1083" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="1084" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="1085" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="1086" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="1087" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="1088" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="1089" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="1090" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="1091" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="1092" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="1093" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="1094" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="1095" dir="0" index="70" bw="6" slack="2"/>
<pin id="1096" dir="0" index="71" bw="17" slack="0"/>
<pin id="1097" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="1098" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="1099" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="1100" dir="0" index="75" bw="24" slack="2147483647"/>
<pin id="1101" dir="0" index="76" bw="24" slack="2147483647"/>
<pin id="1102" dir="0" index="77" bw="24" slack="2147483647"/>
<pin id="1103" dir="0" index="78" bw="24" slack="2147483647"/>
<pin id="1104" dir="0" index="79" bw="24" slack="2147483647"/>
<pin id="1105" dir="0" index="80" bw="24" slack="2147483647"/>
<pin id="1106" dir="0" index="81" bw="24" slack="2147483647"/>
<pin id="1107" dir="0" index="82" bw="24" slack="2147483647"/>
<pin id="1108" dir="0" index="83" bw="24" slack="2147483647"/>
<pin id="1109" dir="0" index="84" bw="24" slack="2147483647"/>
<pin id="1110" dir="0" index="85" bw="24" slack="2147483647"/>
<pin id="1111" dir="0" index="86" bw="24" slack="2147483647"/>
<pin id="1112" dir="0" index="87" bw="24" slack="2147483647"/>
<pin id="1113" dir="0" index="88" bw="24" slack="2147483647"/>
<pin id="1114" dir="0" index="89" bw="24" slack="2147483647"/>
<pin id="1115" dir="0" index="90" bw="24" slack="2147483647"/>
<pin id="1116" dir="0" index="91" bw="24" slack="2147483647"/>
<pin id="1117" dir="0" index="92" bw="24" slack="2147483647"/>
<pin id="1118" dir="0" index="93" bw="24" slack="2147483647"/>
<pin id="1119" dir="0" index="94" bw="24" slack="2147483647"/>
<pin id="1120" dir="0" index="95" bw="24" slack="2147483647"/>
<pin id="1121" dir="0" index="96" bw="24" slack="2147483647"/>
<pin id="1122" dir="0" index="97" bw="24" slack="2147483647"/>
<pin id="1123" dir="0" index="98" bw="24" slack="2147483647"/>
<pin id="1124" dir="0" index="99" bw="24" slack="2147483647"/>
<pin id="1125" dir="0" index="100" bw="24" slack="2147483647"/>
<pin id="1126" dir="0" index="101" bw="24" slack="2147483647"/>
<pin id="1127" dir="0" index="102" bw="24" slack="2147483647"/>
<pin id="1128" dir="0" index="103" bw="24" slack="2147483647"/>
<pin id="1129" dir="0" index="104" bw="24" slack="2147483647"/>
<pin id="1130" dir="0" index="105" bw="24" slack="2147483647"/>
<pin id="1131" dir="0" index="106" bw="24" slack="2147483647"/>
<pin id="1132" dir="0" index="107" bw="24" slack="2147483647"/>
<pin id="1133" dir="0" index="108" bw="24" slack="2147483647"/>
<pin id="1134" dir="0" index="109" bw="24" slack="2147483647"/>
<pin id="1135" dir="0" index="110" bw="24" slack="2147483647"/>
<pin id="1136" dir="0" index="111" bw="24" slack="2147483647"/>
<pin id="1137" dir="0" index="112" bw="24" slack="2147483647"/>
<pin id="1138" dir="0" index="113" bw="24" slack="2147483647"/>
<pin id="1139" dir="0" index="114" bw="24" slack="2147483647"/>
<pin id="1140" dir="0" index="115" bw="24" slack="2147483647"/>
<pin id="1141" dir="0" index="116" bw="24" slack="2147483647"/>
<pin id="1142" dir="0" index="117" bw="24" slack="2147483647"/>
<pin id="1143" dir="0" index="118" bw="24" slack="2147483647"/>
<pin id="1144" dir="0" index="119" bw="24" slack="2147483647"/>
<pin id="1145" dir="0" index="120" bw="24" slack="2147483647"/>
<pin id="1146" dir="0" index="121" bw="24" slack="2147483647"/>
<pin id="1147" dir="0" index="122" bw="24" slack="2147483647"/>
<pin id="1148" dir="0" index="123" bw="24" slack="2147483647"/>
<pin id="1149" dir="0" index="124" bw="24" slack="2147483647"/>
<pin id="1150" dir="0" index="125" bw="24" slack="2147483647"/>
<pin id="1151" dir="0" index="126" bw="24" slack="2147483647"/>
<pin id="1152" dir="0" index="127" bw="24" slack="2147483647"/>
<pin id="1153" dir="0" index="128" bw="24" slack="2147483647"/>
<pin id="1154" dir="0" index="129" bw="24" slack="2147483647"/>
<pin id="1155" dir="0" index="130" bw="24" slack="2147483647"/>
<pin id="1156" dir="0" index="131" bw="24" slack="2147483647"/>
<pin id="1157" dir="0" index="132" bw="24" slack="2147483647"/>
<pin id="1158" dir="0" index="133" bw="24" slack="2147483647"/>
<pin id="1159" dir="0" index="134" bw="24" slack="2147483647"/>
<pin id="1160" dir="0" index="135" bw="24" slack="2147483647"/>
<pin id="1161" dir="1" index="136" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/18 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="0" slack="0"/>
<pin id="1165" dir="0" index="1" bw="32" slack="0"/>
<pin id="1166" dir="0" index="2" bw="62" slack="2"/>
<pin id="1167" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="1168" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="1169" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="1170" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="1171" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/21 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="trunc_ln_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="62" slack="0"/>
<pin id="1176" dir="0" index="1" bw="64" slack="0"/>
<pin id="1177" dir="0" index="2" bw="3" slack="0"/>
<pin id="1178" dir="0" index="3" bw="7" slack="0"/>
<pin id="1179" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="store_ln28_store_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="9" slack="0"/>
<pin id="1187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln20_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="62" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="A_addr_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="0"/>
<pin id="1194" dir="0" index="1" bw="64" slack="0"/>
<pin id="1195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="i_load_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="11"/>
<pin id="1201" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="icmp_ln28_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="9" slack="0"/>
<pin id="1204" dir="0" index="1" bw="9" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln28_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="9" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="trunc_ln28_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="9" slack="0"/>
<pin id="1216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/12 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="trunc_ln28_1_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="9" slack="0"/>
<pin id="1221" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/12 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="lshr_ln2_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="7" slack="0"/>
<pin id="1225" dir="0" index="1" bw="9" slack="0"/>
<pin id="1226" dir="0" index="2" bw="1" slack="0"/>
<pin id="1227" dir="0" index="3" bw="4" slack="0"/>
<pin id="1228" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/12 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="store_ln28_store_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="0"/>
<pin id="1235" dir="0" index="1" bw="9" slack="11"/>
<pin id="1236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/12 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="store_ln50_store_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="7" slack="0"/>
<pin id="1241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/12 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="p_loc_load_load_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="24" slack="13"/>
<pin id="1245" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/14 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sext_ln39_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="24" slack="0"/>
<pin id="1248" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/14 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln39_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="24" slack="0"/>
<pin id="1252" dir="0" index="1" bw="16" slack="0"/>
<pin id="1253" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/14 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_189_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="25" slack="0"/>
<pin id="1259" dir="0" index="2" bw="6" slack="0"/>
<pin id="1260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_189/14 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="denom_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="25" slack="0"/>
<pin id="1266" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/14 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_190_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="25" slack="0"/>
<pin id="1271" dir="0" index="2" bw="6" slack="0"/>
<pin id="1272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_190/14 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="xor_ln39_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/14 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="and_ln39_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/14 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="xor_ln39_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="1" slack="0"/>
<pin id="1291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_1/14 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="select_ln39_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="24" slack="0"/>
<pin id="1297" dir="0" index="2" bw="24" slack="0"/>
<pin id="1298" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/14 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="denom_1_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="24" slack="0"/>
<pin id="1305" dir="0" index="2" bw="24" slack="0"/>
<pin id="1306" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/14 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="j_load_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="7" slack="1"/>
<pin id="1313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="icmp_ln50_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="0"/>
<pin id="1316" dir="0" index="1" bw="7" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/16 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="add_ln50_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="7" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/16 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="trunc_ln50_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="0"/>
<pin id="1328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/16 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="store_ln50_store_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="7" slack="0"/>
<pin id="1333" dir="0" index="1" bw="7" slack="1"/>
<pin id="1334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/16 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="trunc_ln3_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="62" slack="0"/>
<pin id="1338" dir="0" index="1" bw="64" slack="12"/>
<pin id="1339" dir="0" index="2" bw="3" slack="0"/>
<pin id="1340" dir="0" index="3" bw="7" slack="0"/>
<pin id="1341" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/16 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="p_loc27_load_load_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="24" slack="14"/>
<pin id="1347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc27_load/18 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="shl_ln_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="38" slack="0"/>
<pin id="1350" dir="0" index="1" bw="24" slack="0"/>
<pin id="1351" dir="0" index="2" bw="1" slack="0"/>
<pin id="1352" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/18 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_191_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="24" slack="0"/>
<pin id="1359" dir="0" index="2" bw="6" slack="0"/>
<pin id="1360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_191/18 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="sub_ln61_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="38" slack="0"/>
<pin id="1367" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/18 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_s_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="0"/>
<pin id="1372" dir="0" index="1" bw="38" slack="0"/>
<pin id="1373" dir="0" index="2" bw="6" slack="0"/>
<pin id="1374" dir="0" index="3" bw="7" slack="0"/>
<pin id="1375" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln61_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="16" slack="0"/>
<pin id="1382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/18 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="sub_ln61_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="0" index="1" bw="16" slack="0"/>
<pin id="1387" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_1/18 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="tmp_158_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="0"/>
<pin id="1392" dir="0" index="1" bw="24" slack="0"/>
<pin id="1393" dir="0" index="2" bw="5" slack="0"/>
<pin id="1394" dir="0" index="3" bw="6" slack="0"/>
<pin id="1395" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_158/18 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="zext_ln61_1_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="16" slack="0"/>
<pin id="1402" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/18 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="scale_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="0"/>
<pin id="1406" dir="0" index="1" bw="17" slack="0"/>
<pin id="1407" dir="0" index="2" bw="17" slack="0"/>
<pin id="1408" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/18 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="sext_ln71_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="62" slack="1"/>
<pin id="1415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/20 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="C_addr_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="64" slack="0"/>
<pin id="1418" dir="0" index="1" bw="64" slack="0"/>
<pin id="1419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/20 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="i_1_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="9" slack="0"/>
<pin id="1425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="C_DRAM_read_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="64" slack="12"/>
<pin id="1432" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="C_DRAM_read "/>
</bind>
</comp>

<comp id="1435" class="1005" name="p_loc27_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="24" slack="12"/>
<pin id="1437" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opset="p_loc27 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_loc_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="24" slack="11"/>
<pin id="1443" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1447" class="1005" name="trunc_ln_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="62" slack="1"/>
<pin id="1449" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1453" class="1005" name="A_addr_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1461" class="1005" name="trunc_ln28_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="1"/>
<pin id="1463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="trunc_ln28_1_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="2"/>
<pin id="1469" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="lshr_ln2_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="7" slack="2"/>
<pin id="1474" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="j_1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="7" slack="0"/>
<pin id="1479" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="denom_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="24" slack="1"/>
<pin id="1486" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="trunc_ln50_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="6" slack="1"/>
<pin id="1494" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="trunc_ln3_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="62" slack="1"/>
<pin id="1501" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="scale_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="17" slack="1"/>
<pin id="1507" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="1510" class="1005" name="C_addr_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="3"/>
<pin id="1512" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="12" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="12" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="12" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="12" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="12" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="12" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="12" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="12" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="12" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="12" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="12" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="12" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="12" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="12" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="12" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="12" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="12" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="12" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="12" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="12" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="12" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="12" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="12" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="12" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="12" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="12" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="12" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="12" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="12" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="12" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="12" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="12" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="12" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="12" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="12" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="12" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="12" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="12" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="12" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="12" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="12" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="12" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="12" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="12" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="12" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="12" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="12" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="12" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="12" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="12" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="12" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="12" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="12" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="12" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="12" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="12" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="12" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="12" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="12" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="12" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="12" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="12" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="8" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="10" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="6" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="10" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="4" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="22" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="24" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="132" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="24" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="136" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="738"><net_src comp="26" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="0" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="749"><net_src comp="68" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="889"><net_src comp="90" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="1023"><net_src comp="104" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="1162"><net_src comp="126" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1172"><net_src comp="134" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1173"><net_src comp="2" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1180"><net_src comp="14" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="704" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="16" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="18" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1188"><net_src comp="20" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1196"><net_src comp="0" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1189" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="1192" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="1206"><net_src comp="1199" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="64" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1199" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="66" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="1199" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1222"><net_src comp="1199" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1229"><net_src comp="70" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="1199" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1231"><net_src comp="8" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1232"><net_src comp="72" pin="0"/><net_sink comp="1223" pin=3"/></net>

<net id="1237"><net_src comp="1208" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1242"><net_src comp="74" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="76" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1261"><net_src comp="78" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="80" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1267"><net_src comp="1250" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1273"><net_src comp="78" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="1250" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="82" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1280"><net_src comp="1256" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="84" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="1268" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="1256" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1268" pin="3"/><net_sink comp="1288" pin=1"/></net>

<net id="1299"><net_src comp="1282" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="86" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="88" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1307"><net_src comp="1288" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="1294" pin="3"/><net_sink comp="1302" pin=1"/></net>

<net id="1309"><net_src comp="1264" pin="1"/><net_sink comp="1302" pin=2"/></net>

<net id="1310"><net_src comp="1302" pin="3"/><net_sink comp="750" pin=136"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="100" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="1311" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="102" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1329"><net_src comp="1311" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="890" pin=65"/></net>

<net id="1335"><net_src comp="1320" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1342"><net_src comp="14" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="16" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1344"><net_src comp="18" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1353"><net_src comp="106" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1345" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="108" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1361"><net_src comp="110" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="1345" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="82" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1368"><net_src comp="112" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1348" pin="3"/><net_sink comp="1364" pin=1"/></net>

<net id="1376"><net_src comp="114" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="116" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1379"><net_src comp="118" pin="0"/><net_sink comp="1370" pin=3"/></net>

<net id="1383"><net_src comp="1370" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1388"><net_src comp="120" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1380" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1396"><net_src comp="122" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="1345" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1398"><net_src comp="124" pin="0"/><net_sink comp="1390" pin=2"/></net>

<net id="1399"><net_src comp="82" pin="0"/><net_sink comp="1390" pin=3"/></net>

<net id="1403"><net_src comp="1390" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1409"><net_src comp="1356" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="1384" pin="2"/><net_sink comp="1404" pin=1"/></net>

<net id="1411"><net_src comp="1400" pin="1"/><net_sink comp="1404" pin=2"/></net>

<net id="1412"><net_src comp="1404" pin="3"/><net_sink comp="1024" pin=71"/></net>

<net id="1420"><net_src comp="2" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1422"><net_src comp="1416" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="1426"><net_src comp="138" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1433"><net_src comp="698" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1438"><net_src comp="142" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="890" pin=130"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1444"><net_src comp="146" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="740" pin=6"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1450"><net_src comp="1174" pin="4"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1456"><net_src comp="1192" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1464"><net_src comp="1214" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="750" pin=131"/></net>

<net id="1470"><net_src comp="1219" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1475"><net_src comp="1223" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="750" pin=3"/></net>

<net id="1480"><net_src comp="694" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1487"><net_src comp="1302" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="750" pin=136"/></net>

<net id="1495"><net_src comp="1326" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="890" pin=65"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1498"><net_src comp="1492" pin="1"/><net_sink comp="1024" pin=70"/></net>

<net id="1502"><net_src comp="1336" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1508"><net_src comp="1404" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1024" pin=71"/></net>

<net id="1513"><net_src comp="1416" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="724" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {20 21 22 23 24 25 26 27 }
 - Input state : 
	Port: top_kernel : A | {2 3 4 5 6 7 8 9 10 11 }
	Port: top_kernel : A_DRAM | {1 }
	Port: top_kernel : C_DRAM | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
	State 2
		A_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		trunc_ln28 : 1
		trunc_ln28_1 : 1
		call_ln28 : 2
		lshr_ln2 : 1
		store_ln28 : 2
		store_ln50 : 1
	State 13
	State 14
		sext_ln39 : 1
		add_ln39 : 2
		tmp_189 : 3
		denom : 3
		tmp_190 : 3
		xor_ln39 : 4
		and_ln39 : 4
		xor_ln39_1 : 4
		select_ln39 : 4
		denom_1 : 5
		call_ln28 : 6
	State 15
	State 16
		icmp_ln50 : 1
		add_ln50 : 1
		br_ln50 : 2
		trunc_ln50 : 1
		call_ln50 : 2
		store_ln50 : 2
	State 17
	State 18
		shl_ln : 1
		tmp_191 : 1
		sub_ln61 : 2
		tmp_s : 3
		zext_ln61 : 4
		sub_ln61_1 : 5
		tmp_158 : 1
		zext_ln61_1 : 2
		scale : 6
		call_ln50 : 7
	State 19
	State 20
		C_addr : 1
		empty_48 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_729  |    0    |    0    |   120   |   103   |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740          |    0    |  1.956  |   168   |   514   |
|   call   |          grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750          |    0    |  3.912  |  13073  |  10238  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890          |    0    | 125.184 |   1886  |   3876  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024         |    4    | 125.184 |   1957  |   4128  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10_fu_1163 |    0    |  1.956  |   170   |   178   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                         sub_ln61_fu_1364                         |    0    |    0    |    0    |    45   |
|          |                        sub_ln61_1_fu_1384                        |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln39_fu_1294                       |    0    |    0    |    0    |    24   |
|  select  |                          denom_1_fu_1302                         |    0    |    0    |    0    |    24   |
|          |                           scale_fu_1404                          |    0    |    0    |    0    |    17   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln28_fu_1208                         |    0    |    0    |    0    |    16   |
|    add   |                         add_ln39_fu_1250                         |    0    |    0    |    0    |    31   |
|          |                         add_ln50_fu_1320                         |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln28_fu_1202                        |    0    |    0    |    0    |    16   |
|          |                         icmp_ln50_fu_1314                        |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                         xor_ln39_fu_1276                         |    0    |    0    |    0    |    2    |
|          |                        xor_ln39_1_fu_1288                        |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                         and_ln39_fu_1282                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      C_DRAM_read_read_fu_698                     |    0    |    0    |    0    |    0    |
|          |                      A_DRAM_read_read_fu_704                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                        grp_readreq_fu_710                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                     empty_48_writereq_fu_717                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                       grp_writeresp_fu_724                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln_fu_1174                         |    0    |    0    |    0    |    0    |
|          |                         lshr_ln2_fu_1223                         |    0    |    0    |    0    |    0    |
|partselect|                         trunc_ln3_fu_1336                        |    0    |    0    |    0    |    0    |
|          |                           tmp_s_fu_1370                          |    0    |    0    |    0    |    0    |
|          |                          tmp_158_fu_1390                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sext_ln20_fu_1189                        |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln39_fu_1246                        |    0    |    0    |    0    |    0    |
|          |                         sext_ln71_fu_1413                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln28_fu_1214                        |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln28_1_fu_1219                       |    0    |    0    |    0    |    0    |
|          |                           denom_fu_1264                          |    0    |    0    |    0    |    0    |
|          |                        trunc_ln50_fu_1326                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          tmp_189_fu_1256                         |    0    |    0    |    0    |    0    |
| bitselect|                          tmp_190_fu_1268                         |    0    |    0    |    0    |    0    |
|          |                          tmp_191_fu_1356                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_1348                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                         zext_ln61_fu_1380                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln61_1_fu_1400                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    4    | 258.192 |  17374  |  19267  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  A_1  |    6   |    0   |    0   |    0   |
| A_1_46|    6   |    0   |    0   |    0   |
|  A_2  |    6   |    0   |    0   |    0   |
|  A_3  |    6   |    0   |    0   |    0   |
|  C_1  |    6   |    0   |    0   |    0   |
| C_1_47|    6   |    0   |    0   |    0   |
|  C_2  |    6   |    0   |    0   |    0   |
|  C_3  |    6   |    0   |    0   |    0   |
|  tmp  |    2   |    0   |    0   |    0   |
| tmp_1 |    2   |    0   |    0   |    0   |
| tmp_10|    2   |    0   |    0   |    0   |
|tmp_100|    2   |    0   |    0   |    0   |
|tmp_101|    2   |    0   |    0   |    0   |
|tmp_102|    2   |    0   |    0   |    0   |
|tmp_103|    2   |    0   |    0   |    0   |
|tmp_104|    2   |    0   |    0   |    0   |
|tmp_105|    2   |    0   |    0   |    0   |
|tmp_106|    2   |    0   |    0   |    0   |
|tmp_107|    2   |    0   |    0   |    0   |
|tmp_108|    2   |    0   |    0   |    0   |
|tmp_109|    2   |    0   |    0   |    0   |
| tmp_11|    2   |    0   |    0   |    0   |
|tmp_110|    2   |    0   |    0   |    0   |
|tmp_111|    2   |    0   |    0   |    0   |
|tmp_112|    2   |    0   |    0   |    0   |
|tmp_113|    2   |    0   |    0   |    0   |
|tmp_114|    2   |    0   |    0   |    0   |
|tmp_115|    2   |    0   |    0   |    0   |
|tmp_116|    2   |    0   |    0   |    0   |
|tmp_117|    2   |    0   |    0   |    0   |
|tmp_118|    2   |    0   |    0   |    0   |
|tmp_119|    2   |    0   |    0   |    0   |
| tmp_12|    2   |    0   |    0   |    0   |
|tmp_120|    2   |    0   |    0   |    0   |
|tmp_121|    2   |    0   |    0   |    0   |
|tmp_122|    2   |    0   |    0   |    0   |
|tmp_123|    2   |    0   |    0   |    0   |
|tmp_124|    2   |    0   |    0   |    0   |
|tmp_125|    2   |    0   |    0   |    0   |
|tmp_126|    2   |    0   |    0   |    0   |
|tmp_127|    2   |    0   |    0   |    0   |
| tmp_13|    2   |    0   |    0   |    0   |
| tmp_14|    2   |    0   |    0   |    0   |
| tmp_15|    2   |    0   |    0   |    0   |
| tmp_16|    2   |    0   |    0   |    0   |
| tmp_17|    2   |    0   |    0   |    0   |
| tmp_18|    2   |    0   |    0   |    0   |
| tmp_19|    2   |    0   |    0   |    0   |
| tmp_2 |    2   |    0   |    0   |    0   |
| tmp_20|    2   |    0   |    0   |    0   |
| tmp_21|    2   |    0   |    0   |    0   |
| tmp_22|    2   |    0   |    0   |    0   |
| tmp_23|    2   |    0   |    0   |    0   |
| tmp_24|    2   |    0   |    0   |    0   |
| tmp_25|    2   |    0   |    0   |    0   |
| tmp_26|    2   |    0   |    0   |    0   |
| tmp_27|    2   |    0   |    0   |    0   |
| tmp_28|    2   |    0   |    0   |    0   |
| tmp_29|    2   |    0   |    0   |    0   |
| tmp_3 |    2   |    0   |    0   |    0   |
| tmp_30|    2   |    0   |    0   |    0   |
| tmp_31|    2   |    0   |    0   |    0   |
| tmp_32|    2   |    0   |    0   |    0   |
| tmp_33|    2   |    0   |    0   |    0   |
| tmp_34|    2   |    0   |    0   |    0   |
| tmp_35|    2   |    0   |    0   |    0   |
| tmp_36|    2   |    0   |    0   |    0   |
| tmp_37|    2   |    0   |    0   |    0   |
| tmp_38|    2   |    0   |    0   |    0   |
| tmp_39|    2   |    0   |    0   |    0   |
| tmp_4 |    2   |    0   |    0   |    0   |
| tmp_40|    2   |    0   |    0   |    0   |
| tmp_41|    2   |    0   |    0   |    0   |
| tmp_42|    2   |    0   |    0   |    0   |
| tmp_43|    2   |    0   |    0   |    0   |
| tmp_44|    2   |    0   |    0   |    0   |
| tmp_45|    2   |    0   |    0   |    0   |
| tmp_46|    2   |    0   |    0   |    0   |
| tmp_47|    2   |    0   |    0   |    0   |
| tmp_48|    2   |    0   |    0   |    0   |
| tmp_49|    2   |    0   |    0   |    0   |
| tmp_5 |    2   |    0   |    0   |    0   |
| tmp_50|    2   |    0   |    0   |    0   |
| tmp_51|    2   |    0   |    0   |    0   |
| tmp_52|    2   |    0   |    0   |    0   |
| tmp_53|    2   |    0   |    0   |    0   |
| tmp_54|    2   |    0   |    0   |    0   |
| tmp_55|    2   |    0   |    0   |    0   |
| tmp_56|    2   |    0   |    0   |    0   |
| tmp_57|    2   |    0   |    0   |    0   |
| tmp_58|    2   |    0   |    0   |    0   |
| tmp_59|    2   |    0   |    0   |    0   |
| tmp_6 |    2   |    0   |    0   |    0   |
| tmp_60|    2   |    0   |    0   |    0   |
| tmp_61|    2   |    0   |    0   |    0   |
| tmp_62|    2   |    0   |    0   |    0   |
| tmp_63|    2   |    0   |    0   |    0   |
| tmp_64|    2   |    0   |    0   |    0   |
| tmp_65|    2   |    0   |    0   |    0   |
| tmp_66|    2   |    0   |    0   |    0   |
| tmp_67|    2   |    0   |    0   |    0   |
| tmp_68|    2   |    0   |    0   |    0   |
| tmp_69|    2   |    0   |    0   |    0   |
| tmp_7 |    2   |    0   |    0   |    0   |
| tmp_70|    2   |    0   |    0   |    0   |
| tmp_71|    2   |    0   |    0   |    0   |
| tmp_72|    2   |    0   |    0   |    0   |
| tmp_73|    2   |    0   |    0   |    0   |
| tmp_74|    2   |    0   |    0   |    0   |
| tmp_75|    2   |    0   |    0   |    0   |
| tmp_76|    2   |    0   |    0   |    0   |
| tmp_77|    2   |    0   |    0   |    0   |
| tmp_78|    2   |    0   |    0   |    0   |
| tmp_79|    2   |    0   |    0   |    0   |
| tmp_8 |    2   |    0   |    0   |    0   |
| tmp_80|    2   |    0   |    0   |    0   |
| tmp_81|    2   |    0   |    0   |    0   |
| tmp_82|    2   |    0   |    0   |    0   |
| tmp_83|    2   |    0   |    0   |    0   |
| tmp_84|    2   |    0   |    0   |    0   |
| tmp_85|    2   |    0   |    0   |    0   |
| tmp_86|    2   |    0   |    0   |    0   |
| tmp_87|    2   |    0   |    0   |    0   |
| tmp_88|    2   |    0   |    0   |    0   |
| tmp_89|    2   |    0   |    0   |    0   |
| tmp_9 |    2   |    0   |    0   |    0   |
| tmp_90|    2   |    0   |    0   |    0   |
| tmp_91|    2   |    0   |    0   |    0   |
| tmp_92|    2   |    0   |    0   |    0   |
| tmp_93|    2   |    0   |    0   |    0   |
| tmp_94|    2   |    0   |    0   |    0   |
| tmp_95|    2   |    0   |    0   |    0   |
| tmp_96|    2   |    0   |    0   |    0   |
| tmp_97|    2   |    0   |    0   |    0   |
| tmp_98|    2   |    0   |    0   |    0   |
| tmp_99|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   304  |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   A_addr_reg_1453   |   32   |
| C_DRAM_read_reg_1430|   64   |
|   C_addr_reg_1510   |   32   |
|   denom_1_reg_1484  |   24   |
|     i_1_reg_1423    |    9   |
|     j_1_reg_1477    |    7   |
|  lshr_ln2_reg_1472  |    7   |
|   p_loc27_reg_1435  |   24   |
|    p_loc_reg_1441   |   24   |
|    scale_reg_1505   |   17   |
|trunc_ln28_1_reg_1467|    1   |
| trunc_ln28_reg_1461 |    8   |
|  trunc_ln3_reg_1499 |   62   |
| trunc_ln50_reg_1492 |    6   |
|  trunc_ln_reg_1447  |   62   |
+---------------------+--------+
|        Total        |   379  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_readreq_fu_710               |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_top_kernel_Pipeline_VITIS_LOOP_32_4_fu_740 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_top_kernel_Pipeline_VITIS_LOOP_42_5_fu_750 | p136 |   2  |  24  |   48   ||    0    ||    9    |
|  grp_top_kernel_Pipeline_VITIS_LOOP_54_7_fu_890 |  p65 |   2  |   6  |   12   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_64_8_fu_1024 |  p71 |   2  |  17  |   34   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   174  ||  2.445  ||    0    ||    45   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   258  |  17374 |  19267 |    -   |
|   Memory  |   304  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   45   |    -   |
|  Register |    -   |    -   |    -   |   379  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   304  |    4   |   260  |  17753 |  19312 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
