{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701947512551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701947512551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 20:11:52 2023 " "Processing started: Thu Dec 07 20:11:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701947512551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701947512551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701947512551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701947513048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-design " "Found design unit 1: main-design" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file turn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Turn-design " "Found design unit 1: Turn-design" {  } { { "turn.vhd" "" { Text "D:/altera/13.1/ros2/main/turn.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Turn " "Found entity 1: Turn" {  } { { "turn.vhd" "" { Text "D:/altera/13.1/ros2/main/turn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Move-design " "Found design unit 1: Move-design" {  } { { "move.vhd" "" { Text "D:/altera/13.1/ros2/main/move.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Move " "Found entity 1: Move" {  } { { "move.vhd" "" { Text "D:/altera/13.1/ros2/main/move.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-design " "Found design unit 1: light-design" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""} { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_changer-design " "Found design unit 1: phase_changer-design" {  } { { "phase_changer.vhd" "" { Text "D:/altera/13.1/ros2/main/phase_changer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_changer " "Found entity 1: phase_changer" {  } { { "phase_changer.vhd" "" { Text "D:/altera/13.1/ros2/main/phase_changer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_selector-design " "Found design unit 1: speed_selector-design" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_selector " "Found entity 1: speed_selector" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turning_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file turning_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turn_checker-design " "Found design unit 1: turn_checker-design" {  } { { "turning_checker.vhd" "" { Text "D:/altera/13.1/ros2/main/turning_checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""} { "Info" "ISGN_ENTITY_NAME" "1 turn_checker " "Found entity 1: turn_checker" {  } { { "turning_checker.vhd" "" { Text "D:/altera/13.1/ros2/main/turning_checker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_counter-design " "Found design unit 1: sensor_counter-design" {  } { { "sensor_counter.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_counter " "Found entity 1: sensor_counter" {  } { { "sensor_counter.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor-design " "Found design unit 1: motor-design" {  } { { "motor.vhd" "" { Text "D:/altera/13.1/ros2/main/motor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "motor.vhd" "" { Text "D:/altera/13.1/ros2/main/motor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rush.vhd " "Can't analyze file -- file rush.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701947513863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-design " "Found design unit 1: counter-design" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/ros2/main/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/altera/13.1/ros2/main/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_status_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_status_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_status_detector-design " "Found design unit 1: sensor_status_detector-design" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513879 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_status_detector " "Found entity 1: sensor_status_detector" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947513879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947513879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701947513954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "use_rush main.vhd(42) " "Verilog HDL or VHDL warning at main.vhd(42): object \"use_rush\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701947513970 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rush main.vhd(43) " "VHDL Signal Declaration warning at main.vhd(43): used explicit default value for signal \"rush\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1701947513970 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "faster main.vhd(48) " "Verilog HDL or VHDL warning at main.vhd(48): object \"faster\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701947513970 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_indicator main.vhd(169) " "Verilog HDL or VHDL warning at main.vhd(169): object \"speed_indicator\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701947513970 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threshold main.vhd(283) " "VHDL Process Statement warning at main.vhd(283): signal \"threshold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947513970 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_status_detector sensor_status_detector:SD " "Elaborating entity \"sensor_status_detector\" for hierarchy \"sensor_status_detector:SD\"" {  } { { "main.vhd" "SD" { Text "D:/altera/13.1/ros2/main/main.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(36) " "VHDL Process Statement warning at sensor_status_detector.vhd(36): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(39) " "VHDL Process Statement warning at sensor_status_detector.vhd(39): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(41) " "VHDL Process Statement warning at sensor_status_detector.vhd(41): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(43) " "VHDL Process Statement warning at sensor_status_detector.vhd(43): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(45) " "VHDL Process Statement warning at sensor_status_detector.vhd(45): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(47) " "VHDL Process Statement warning at sensor_status_detector.vhd(47): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(49) " "VHDL Process Statement warning at sensor_status_detector.vhd(49): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(56) " "VHDL Process Statement warning at sensor_status_detector.vhd(56): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(58) " "VHDL Process Statement warning at sensor_status_detector.vhd(58): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(60) " "VHDL Process Statement warning at sensor_status_detector.vhd(60): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(62) " "VHDL Process Statement warning at sensor_status_detector.vhd(62): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(64) " "VHDL Process Statement warning at sensor_status_detector.vhd(64): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(66) " "VHDL Process Statement warning at sensor_status_detector.vhd(66): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(75) " "VHDL Process Statement warning at sensor_status_detector.vhd(75): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(79) " "VHDL Process Statement warning at sensor_status_detector.vhd(79): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(83) " "VHDL Process Statement warning at sensor_status_detector.vhd(83): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(89) " "VHDL Process Statement warning at sensor_status_detector.vhd(89): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(95) " "VHDL Process Statement warning at sensor_status_detector.vhd(95): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(99) " "VHDL Process Statement warning at sensor_status_detector.vhd(99): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(107) " "VHDL Process Statement warning at sensor_status_detector.vhd(107): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(109) " "VHDL Process Statement warning at sensor_status_detector.vhd(109): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(111) " "VHDL Process Statement warning at sensor_status_detector.vhd(111): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(113) " "VHDL Process Statement warning at sensor_status_detector.vhd(113): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(115) " "VHDL Process Statement warning at sensor_status_detector.vhd(115): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(117) " "VHDL Process Statement warning at sensor_status_detector.vhd(117): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(123) " "VHDL Process Statement warning at sensor_status_detector.vhd(123): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(129) " "VHDL Process Statement warning at sensor_status_detector.vhd(129): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(131) " "VHDL Process Statement warning at sensor_status_detector.vhd(131): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(133) " "VHDL Process Statement warning at sensor_status_detector.vhd(133): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(135) " "VHDL Process Statement warning at sensor_status_detector.vhd(135): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(137) " "VHDL Process Statement warning at sensor_status_detector.vhd(137): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status_new sensor_status_detector.vhd(139) " "VHDL Process Statement warning at sensor_status_detector.vhd(139): signal \"line_status_new\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_status_new sensor_status_detector.vhd(30) " "VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable \"line_status_new\", which holds its previous value in one or more paths through the process" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line_status_before sensor_status_detector.vhd(30) " "VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable \"line_status_before\", which holds its previous value in one or more paths through the process" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "myflag sensor_status_detector.vhd(30) " "VHDL Process Statement warning at sensor_status_detector.vhd(30): inferring latch(es) for signal or variable \"myflag\", which holds its previous value in one or more paths through the process" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myflag sensor_status_detector.vhd(30) " "Inferred latch for \"myflag\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_before\[0\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_before\[0\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_before\[1\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_before\[1\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_before\[2\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_before\[2\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_new\[0\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_new\[0\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_new\[1\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_new\[1\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_status_new\[2\] sensor_status_detector.vhd(30) " "Inferred latch for \"line_status_new\[2\]\" at sensor_status_detector.vhd(30)" {  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514079 "|main|sensor_status_detector:SD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_selector speed_selector:SS " "Elaborating entity \"speed_selector\" for hierarchy \"speed_selector:SS\"" {  } { { "main.vhd" "SS" { Text "D:/altera/13.1/ros2/main/main.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid speed_selector.vhd(32) " "Verilog HDL or VHDL warning at speed_selector.vhd(32): object \"valid\" assigned a value but never read" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "valid_counter speed_selector.vhd(33) " "VHDL Signal Declaration warning at speed_selector.vhd(33): used explicit default value for signal \"valid_counter\" because signal was never assigned a value" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "threshold speed_selector.vhd(34) " "VHDL Signal Declaration warning at speed_selector.vhd(34): used explicit default value for signal \"threshold\" because signal was never assigned a value" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threshold speed_selector.vhd(40) " "VHDL Process Statement warning at speed_selector.vhd(40): signal \"threshold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "force_move speed_selector.vhd(52) " "VHDL Process Statement warning at speed_selector.vhd(52): signal \"force_move\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase speed_selector.vhd(55) " "VHDL Process Statement warning at speed_selector.vhd(55): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(61) " "VHDL Process Statement warning at speed_selector.vhd(61): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(63) " "VHDL Process Statement warning at speed_selector.vhd(63): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(65) " "VHDL Process Statement warning at speed_selector.vhd(65): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(67) " "VHDL Process Statement warning at speed_selector.vhd(67): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(69) " "VHDL Process Statement warning at speed_selector.vhd(69): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(75) " "VHDL Process Statement warning at speed_selector.vhd(75): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(77) " "VHDL Process Statement warning at speed_selector.vhd(77): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(79) " "VHDL Process Statement warning at speed_selector.vhd(79): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(81) " "VHDL Process Statement warning at speed_selector.vhd(81): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(83) " "VHDL Process Statement warning at speed_selector.vhd(83): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(85) " "VHDL Process Statement warning at speed_selector.vhd(85): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(93) " "VHDL Process Statement warning at speed_selector.vhd(93): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(95) " "VHDL Process Statement warning at speed_selector.vhd(95): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(97) " "VHDL Process Statement warning at speed_selector.vhd(97): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(99) " "VHDL Process Statement warning at speed_selector.vhd(99): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(101) " "VHDL Process Statement warning at speed_selector.vhd(101): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rush speed_selector.vhd(102) " "VHDL Process Statement warning at speed_selector.vhd(102): signal \"rush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(114) " "VHDL Process Statement warning at speed_selector.vhd(114): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(116) " "VHDL Process Statement warning at speed_selector.vhd(116): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boost_speed speed_selector.vhd(117) " "VHDL Process Statement warning at speed_selector.vhd(117): signal \"boost_speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(118) " "VHDL Process Statement warning at speed_selector.vhd(118): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boost_speed speed_selector.vhd(119) " "VHDL Process Statement warning at speed_selector.vhd(119): signal \"boost_speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(120) " "VHDL Process Statement warning at speed_selector.vhd(120): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boost_speed speed_selector.vhd(121) " "VHDL Process Statement warning at speed_selector.vhd(121): signal \"boost_speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(122) " "VHDL Process Statement warning at speed_selector.vhd(122): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boost_speed speed_selector.vhd(123) " "VHDL Process Statement warning at speed_selector.vhd(123): signal \"boost_speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(124) " "VHDL Process Statement warning at speed_selector.vhd(124): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boost_speed speed_selector.vhd(125) " "VHDL Process Statement warning at speed_selector.vhd(125): signal \"boost_speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(135) " "VHDL Process Statement warning at speed_selector.vhd(135): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(137) " "VHDL Process Statement warning at speed_selector.vhd(137): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rush speed_selector.vhd(138) " "VHDL Process Statement warning at speed_selector.vhd(138): signal \"rush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(143) " "VHDL Process Statement warning at speed_selector.vhd(143): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(145) " "VHDL Process Statement warning at speed_selector.vhd(145): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rush speed_selector.vhd(146) " "VHDL Process Statement warning at speed_selector.vhd(146): signal \"rush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(151) " "VHDL Process Statement warning at speed_selector.vhd(151): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status speed_selector.vhd(153) " "VHDL Process Statement warning at speed_selector.vhd(153): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rush speed_selector.vhd(154) " "VHDL Process Statement warning at speed_selector.vhd(154): signal \"rush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed_left speed_selector.vhd(48) " "VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable \"speed_left\", which holds its previous value in one or more paths through the process" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed_right speed_selector.vhd(48) " "VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable \"speed_right\", which holds its previous value in one or more paths through the process" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "boost_speed speed_selector.vhd(48) " "VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable \"boost_speed\", which holds its previous value in one or more paths through the process" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flash speed_selector.vhd(48) " "VHDL Process Statement warning at speed_selector.vhd(48): inferring latch(es) for signal or variable \"flash\", which holds its previous value in one or more paths through the process" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash speed_selector.vhd(48) " "Inferred latch for \"flash\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[0\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[0\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[1\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[1\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[2\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[2\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[3\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[3\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[4\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[4\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[5\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[5\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[6\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[6\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[7\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[7\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[8\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[8\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[9\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[9\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[10\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[10\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[11\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[11\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[12\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[12\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[13\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[13\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[14\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[14\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[15\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[15\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[16\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[16\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[17\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[17\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[18\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[18\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[19\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[19\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[20\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[20\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[21\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[21\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[22\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[22\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[23\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[23\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[24\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[24\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[25\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[25\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[26\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[26\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[27\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[27\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[28\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[28\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[29\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[29\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[30\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[30\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boost_speed\[31\] speed_selector.vhd(48) " "Inferred latch for \"boost_speed\[31\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[0\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[0\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[1\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[1\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[2\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[2\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[3\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[3\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[4\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[4\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[5\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[5\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[6\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[6\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[7\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[7\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[8\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[8\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[9\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[9\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[10\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[10\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[11\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[11\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[12\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[12\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[13\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[13\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[14\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[14\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[15\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[15\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[16\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[16\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[17\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[17\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[18\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[18\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[19\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[19\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[20\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[20\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[21\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[21\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[22\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[22\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[23\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[23\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[24\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[24\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[25\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[25\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[26\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[26\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[27\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[27\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[28\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[28\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[29\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[29\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[30\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[30\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_right\[31\] speed_selector.vhd(48) " "Inferred latch for \"speed_right\[31\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[0\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[0\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[1\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[1\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[2\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[2\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[3\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[3\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[4\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[4\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[5\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[5\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[6\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[6\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[7\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[7\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514095 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[8\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[8\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514110 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[9\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[9\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514110 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[10\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[10\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514110 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[11\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[11\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514110 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[12\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[12\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[13\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[13\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[14\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[14\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[15\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[15\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[16\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[16\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[17\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[17\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[18\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[18\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[19\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[19\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[20\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[20\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[21\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[21\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[22\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[22\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[23\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[23\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[24\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[24\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[25\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[25\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[26\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[26\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[27\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[27\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[28\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[28\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[29\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[29\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[30\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[30\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_left\[31\] speed_selector.vhd(48) " "Inferred latch for \"speed_left\[31\]\" at speed_selector.vhd(48)" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|speed_selector:SS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:L " "Elaborating entity \"light\" for hierarchy \"light:L\"" {  } { { "main.vhd" "L" { Text "D:/altera/13.1/ros2/main/main.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514111 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flash_led light.vhd(20) " "VHDL Signal Declaration warning at light.vhd(20): used implicit default value for signal \"flash_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_type light.vhd(67) " "VHDL Process Statement warning at light.vhd(67): signal \"led_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash light.vhd(69) " "VHDL Process Statement warning at light.vhd(69): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_sensor light.vhd(70) " "VHDL Process Statement warning at light.vhd(70): signal \"line_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash_led light.vhd(72) " "VHDL Process Statement warning at light.vhd(72): signal \"flash_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_sensor light.vhd(75) " "VHDL Process Statement warning at light.vhd(75): signal \"line_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(79) " "VHDL Process Statement warning at light.vhd(79): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(82) " "VHDL Process Statement warning at light.vhd(82): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(85) " "VHDL Process Statement warning at light.vhd(85): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(88) " "VHDL Process Statement warning at light.vhd(88): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(91) " "VHDL Process Statement warning at light.vhd(91): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_status light.vhd(94) " "VHDL Process Statement warning at light.vhd(94): signal \"line_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash_led light.vhd(102) " "VHDL Process Statement warning at light.vhd(102): signal \"flash_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "info light.vhd(106) " "VHDL Process Statement warning at light.vhd(106): signal \"info\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "info light.vhd(108) " "VHDL Process Statement warning at light.vhd(108): signal \"info\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(115) " "VHDL Process Statement warning at light.vhd(115): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(117) " "VHDL Process Statement warning at light.vhd(117): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(119) " "VHDL Process Statement warning at light.vhd(119): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(121) " "VHDL Process Statement warning at light.vhd(121): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(123) " "VHDL Process Statement warning at light.vhd(123): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(125) " "VHDL Process Statement warning at light.vhd(125): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase light.vhd(127) " "VHDL Process Statement warning at light.vhd(127): signal \"phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led1 light.vhd(51) " "VHDL Process Statement warning at light.vhd(51): inferring latch(es) for signal or variable \"led1\", which holds its previous value in one or more paths through the process" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[0\] light.vhd(51) " "Inferred latch for \"led1\[0\]\" at light.vhd(51)" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[9\] light.vhd(51) " "Inferred latch for \"led1\[9\]\" at light.vhd(51)" {  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701947514111 "|main|light:L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_counter sensor_counter:full_line_detector " "Elaborating entity \"sensor_counter\" for hierarchy \"sensor_counter:full_line_detector\"" {  } { { "main.vhd" "full_line_detector" { Text "D:/altera/13.1/ros2/main/main.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lidx sensor_counter.vhd(31) " "VHDL Process Statement warning at sensor_counter.vhd(31): signal \"lidx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_counter.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|sensor_counter:full_line_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ridx sensor_counter.vhd(31) " "VHDL Process Statement warning at sensor_counter.vhd(31): signal \"ridx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_counter.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514111 "|main|sensor_counter:full_line_detector"}
{ "Warning" "WSGN_SEARCH_FILE" "segment.vhd 2 1 " "Using design file segment.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-design " "Found design unit 1: segment-design" {  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947514142 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947514142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701947514142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:leftspeed1 " "Elaborating entity \"segment\" for hierarchy \"segment:leftspeed1\"" {  } { { "main.vhd" "leftspeed1" { Text "D:/altera/13.1/ros2/main/main.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num segment.vhd(14) " "VHDL Process Statement warning at segment.vhd(14): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701947514142 "|main|segment:leftspeed1"}
{ "Warning" "WSGN_SEARCH_FILE" "laptime.vhd 2 1 " "Using design file laptime.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 laptime-design " "Found design unit 1: laptime-design" {  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947514158 ""} { "Info" "ISGN_ENTITY_NAME" "1 laptime " "Found entity 1: laptime" {  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947514158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701947514158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laptime laptime:lp " "Elaborating entity \"laptime\" for hierarchy \"laptime:lp\"" {  } { { "main.vhd" "lp" { Text "D:/altera/13.1/ros2/main/main.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947514158 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "main.vhd" "Mod0" { Text "D:/altera/13.1/ros2/main/main.vhd" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment:rightspeed2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment:rightspeed2\|Mod0\"" {  } { { "segment.vhd" "Mod0" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment:rightspeed1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment:rightspeed1\|Mod0\"" {  } { { "segment.vhd" "Mod0" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segment:leftspeed2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segment:leftspeed2\|Mod0\"" {  } { { "segment.vhd" "Mod0" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "laptime:lp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"laptime:lp\|Mod0\"" {  } { { "laptime.vhd" "Mod0" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "laptime:lp\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"laptime:lp\|Mod1\"" {  } { { "laptime.vhd" "Mod1" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "laptime:lp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"laptime:lp\|Div0\"" {  } { { "laptime.vhd" "Div0" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517253 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1701947517253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517328 ""}  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947517328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "D:/altera/13.1/ros2/main/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/altera/13.1/ros2/main/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "D:/altera/13.1/ros2/main/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/altera/13.1/ros2/main/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/altera/13.1/ros2/main/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment:rightspeed2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"segment:rightspeed2\|lpm_divide:Mod0\"" {  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment:rightspeed2\|lpm_divide:Mod0 " "Instantiated megafunction \"segment:rightspeed2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947517763 ""}  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947517763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "D:/altera/13.1/ros2/main/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/altera/13.1/ros2/main/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947517932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947517932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/altera/13.1/ros2/main/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "D:/altera/13.1/ros2/main/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segment:leftspeed2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"segment:leftspeed2\|lpm_divide:Mod0\"" {  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segment:leftspeed2\|lpm_divide:Mod0 " "Instantiated megafunction \"segment:leftspeed2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518223 ""}  } { { "segment.vhd" "" { Text "D:/altera/13.1/ros2/main/segment.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947518223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "laptime:lp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"laptime:lp\|lpm_divide:Mod0\"" {  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947518255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "laptime:lp\|lpm_divide:Mod0 " "Instantiated megafunction \"laptime:lp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518255 ""}  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947518255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j8m " "Found entity 1: lpm_divide_j8m" {  } { { "db/lpm_divide_j8m.tdf" "" { Text "D:/altera/13.1/ros2/main/db/lpm_divide_j8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/altera/13.1/ros2/main/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d3f " "Found entity 1: alt_u_div_d3f" {  } { { "db/alt_u_div_d3f.tdf" "" { Text "D:/altera/13.1/ros2/main/db/alt_u_div_d3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "laptime:lp\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"laptime:lp\|lpm_divide:Mod1\"" {  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947518461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "laptime:lp\|lpm_divide:Mod1 " "Instantiated megafunction \"laptime:lp\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518461 ""}  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947518461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "laptime:lp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"laptime:lp\|lpm_divide:Div0\"" {  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947518482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "laptime:lp\|lpm_divide:Div0 " "Instantiated megafunction \"laptime:lp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947518482 ""}  } { { "laptime.vhd" "" { Text "D:/altera/13.1/ros2/main/laptime.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701947518482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "D:/altera/13.1/ros2/main/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/altera/13.1/ros2/main/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "D:/altera/13.1/ros2/main/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701947518661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701947518661 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1701947519876 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|boost_speed\[7\] speed_selector:SS\|boost_speed\[15\] " "Duplicate LATCH primitive \"speed_selector:SS\|boost_speed\[7\]\" merged with LATCH primitive \"speed_selector:SS\|boost_speed\[15\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947519987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|boost_speed\[4\] speed_selector:SS\|boost_speed\[15\] " "Duplicate LATCH primitive \"speed_selector:SS\|boost_speed\[4\]\" merged with LATCH primitive \"speed_selector:SS\|boost_speed\[15\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947519987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|boost_speed\[3\] speed_selector:SS\|boost_speed\[15\] " "Duplicate LATCH primitive \"speed_selector:SS\|boost_speed\[3\]\" merged with LATCH primitive \"speed_selector:SS\|boost_speed\[15\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947519987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|boost_speed\[10\] speed_selector:SS\|boost_speed\[14\] " "Duplicate LATCH primitive \"speed_selector:SS\|boost_speed\[10\]\" merged with LATCH primitive \"speed_selector:SS\|boost_speed\[14\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947519987 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|boost_speed\[9\] speed_selector:SS\|boost_speed\[14\] " "Duplicate LATCH primitive \"speed_selector:SS\|boost_speed\[9\]\" merged with LATCH primitive \"speed_selector:SS\|boost_speed\[14\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "light:L\|led1\[0\] " "Latch light:L\|led1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor_status_detector:SD\|line_status_new\[0\] " "Latch sensor_status_detector:SD\|line_status_new\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor_status_detector:SD\|line_status_new\[2\] " "Latch sensor_status_detector:SD\|line_status_new\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor_status_detector:SD\|line_status_new\[1\] " "Latch sensor_status_detector:SD\|line_status_new\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "light:L\|led1\[9\] " "Latch light:L\|led1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[15\] " "Latch speed_selector:SS\|speed_left\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[14\] " "Latch speed_selector:SS\|speed_left\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[13\] " "Latch speed_selector:SS\|speed_left\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[12\] " "Latch speed_selector:SS\|speed_left\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[11\] " "Latch speed_selector:SS\|speed_left\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[10\] " "Latch speed_selector:SS\|speed_left\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[9\] " "Latch speed_selector:SS\|speed_left\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[8\] " "Latch speed_selector:SS\|speed_left\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[7\] " "Latch speed_selector:SS\|speed_left\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[6\] " "Latch speed_selector:SS\|speed_left\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[5\] " "Latch speed_selector:SS\|speed_left\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947519987 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947519987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[4\] " "Latch speed_selector:SS\|speed_left\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520003 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_left\[3\] " "Latch speed_selector:SS\|speed_left\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520003 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[15\] " "Latch speed_selector:SS\|speed_right\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520004 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[14\] " "Latch speed_selector:SS\|speed_right\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520004 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[13\] " "Latch speed_selector:SS\|speed_right\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[12\] " "Latch speed_selector:SS\|speed_right\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[11\] " "Latch speed_selector:SS\|speed_right\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[10\] " "Latch speed_selector:SS\|speed_right\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[9\] " "Latch speed_selector:SS\|speed_right\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[8\] " "Latch speed_selector:SS\|speed_right\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[7\] " "Latch speed_selector:SS\|speed_right\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[6\] " "Latch speed_selector:SS\|speed_right\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[5\] " "Latch speed_selector:SS\|speed_right\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[4\] " "Latch speed_selector:SS\|speed_right\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[2\] " "Ports D and ENA on the latch are fed by the same signal Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|speed_right\[3\] " "Latch speed_selector:SS\|speed_right\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[3\] " "Ports D and ENA on the latch are fed by the same signal Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor_status_detector:SD\|myflag " "Latch sensor_status_detector:SD\|myflag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|boost_speed\[15\] " "Latch speed_selector:SS\|boost_speed\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "speed_selector:SS\|boost_speed\[14\] " "Latch speed_selector:SS\|boost_speed\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Phase\[1\] " "Ports D and ENA on the latch are fed by the same signal Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1701947520005 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1701947520005 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "speed_selector:SS\|speed_left\[3\] speed_selector:SS\|speed_left\[7\] " "Duplicate LATCH primitive \"speed_selector:SS\|speed_left\[3\]\" merged with LATCH primitive \"speed_selector:SS\|speed_left\[7\]\"" {  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701947521271 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1701947521271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701947521319 "|main|seg3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701947521319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701947521587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701947523961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947523961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947524188 "|main|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701947524188 "|main|sw[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701947524188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "955 " "Implemented 955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701947524188 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701947524188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Implemented 896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701947524188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701947524188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701947524256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 20:12:04 2023 " "Processing ended: Thu Dec 07 20:12:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701947524256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701947524256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701947524256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701947524256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701947526962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701947526962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 20:12:06 2023 " "Processing started: Thu Dec 07 20:12:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701947526962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701947526962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701947526962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701947527086 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1701947527086 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1701947527086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1701947527215 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701947527231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701947527310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701947527310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701947527310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701947527519 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701947527521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701947527928 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701947527928 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1839 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1841 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1843 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1845 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701947527928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1847 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701947527928 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701947527928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701947527928 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1701947529790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701947529792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701947529794 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SD\|LessThan0~2  from: dataa  to: combout " "Cell: SD\|LessThan0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SD\|Selector7~0  from: dataa  to: combout " "Cell: SD\|Selector7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SD\|Selector7~1  from: datac  to: combout " "Cell: SD\|Selector7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SD\|Selector7~1  from: datad  to: combout " "Cell: SD\|Selector7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SD\|Selector9~0  from: datac  to: combout " "Cell: SD\|Selector9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SS\|Selector71~0  from: datad  to: combout " "Cell: SS\|Selector71~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701947529806 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701947529806 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701947529806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701947529806 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701947529806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701947529869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Phase\[1\] " "Destination node Phase\[1\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Phase[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701947529869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Phase\[2\] " "Destination node Phase\[2\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Phase[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701947529869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "force_move " "Destination node force_move" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 175 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { force_move } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701947529869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Phase\[3\] " "Destination node Phase\[3\]" {  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 295 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Phase[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701947529869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701947529869 ""}  } { { "main.vhd" "" { Text "D:/altera/13.1/ros2/main/main.vhd" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1831 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701947529869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "speed_selector:SS\|Selector71~3  " "Automatically promoted node speed_selector:SS\|Selector71~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701947529885 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 55 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_selector:SS|Selector71~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1425 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701947529885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor_status_detector:SD\|Selector7~2  " "Automatically promoted node sensor_status_detector:SD\|Selector7~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701947529885 ""}  } { { "sensor_status_detector.vhd" "" { Text "D:/altera/13.1/ros2/main/sensor_status_detector.vhd" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor_status_detector:SD|Selector7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1509 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701947529885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "light:L\|Equal17~0  " "Automatically promoted node light:L\|Equal17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701947529885 ""}  } { { "light.vhd" "" { Text "D:/altera/13.1/ros2/main/light.vhd" 104 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light:L|Equal17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 989 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701947529885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "speed_selector:SS\|boost_speed\[8\]~1  " "Automatically promoted node speed_selector:SS\|boost_speed\[8\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701947529885 ""}  } { { "speed_selector.vhd" "" { Text "D:/altera/13.1/ros2/main/speed_selector.vhd" 48 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_selector:SS|boost_speed[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.1/ros2/main/" { { 0 { 0 ""} 0 1656 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701947529885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701947530410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701947530488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701947530488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701947530488 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701947530644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701947532603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701947533523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701947533539 ""}
