<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>UART<br>
<small>
[<a class="el" href="group__xg_nut_arch_h8300h_dev_serial.html">Serial</a>]</small>
</h1>TODO.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for UART:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_uart_h8.png" border="0" alt="" usemap="#group____xg__uart__h8_map">
<map name="group____xg__uart__h8_map">
<area shape="rect" href="group__xg_uart_avr.html" title="Device driver for ATmega On-Chip UART." alt="UART Device" coords="295,16,385,37"><area shape="rect" href="group__xg_nut_arch_h8300h_dev_serial.html" title="ARM drivers for serial communication." alt="Serial" coords="17,16,63,37"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___u_a_r_t_d_c_b.html">UARTDCB</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART device control block structure.  <a href="struct___u_a_r_t_d_c_b.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g973a5d9788f8cae8b196ce4b658bc76e">UART_MF_RTSSENSE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gf8e5a36c823b1e28d70acd447b916bbe">UART_MF_CTSCONTROL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#ga17b1358043fd1781fdc6aa7286d649b">UART_MF_DTRSENSE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g6fdd35c17cc804bd77dd9df67903dfda">UART_MF_DSRCONTROL</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g55c0d255e214eece13933fac4b86f390">UART_MF_DCDCONTROL</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g02032d38d51064070c9bc7646fc7945b">UART_MF_RTSCONTROL</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g23fab71df4722feb05285f3337c752ce">UART_MF_CTSSENSE</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gbdbdb8980298ee02c5868d22cf8f7d72">UART_MF_DTRCONTROL</a>&nbsp;&nbsp;&nbsp;0x00000080UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g7aea9e7a85bcebf55487b305497d3f0b">UART_MF_DSRSENSE</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g769af116d399ea2d92f4dcc3eff88628">UART_MF_DCDSENSE</a>&nbsp;&nbsp;&nbsp;0x00000200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g491cb2c02de969fa35865f6139d7e509">UART_MF_SENSEMASK</a>&nbsp;&nbsp;&nbsp;0x0345</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g6fcfa86354379ed9b7c6b12189f91a2b">UART_MF_CONTROLMASK</a>&nbsp;&nbsp;&nbsp;0x00BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g0d6a1c598a04eaf63c70a2f33dc0f640">UART_MF_XONXOFF</a>&nbsp;&nbsp;&nbsp;0x00000400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g8fabad6f70bc44c2d97e0c1c22a61c8c">UART_MF_LOCALECHO</a>&nbsp;&nbsp;&nbsp;0x00010000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#ge5fb83e035d3b689c46000126f2c9190">UART_MF_COOKEDMODE</a>&nbsp;&nbsp;&nbsp;0x00020000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gf1706f04af9df82235030d80ce2236c5">UART_MF_NOBUFFER</a>&nbsp;&nbsp;&nbsp;0x00100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g53d7c875c945885578995a743daef76f">UART_MF_LINEBUFFER</a>&nbsp;&nbsp;&nbsp;0x00200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g87a07236deae4e05a30055397cb91774">UART_MF_BUFFERMASK</a>&nbsp;&nbsp;&nbsp;0x00300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gf8aabcc9ed616b8c33ddcbd98471a367">UART_SF_RTSOFF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g246e3b3ac0dbdf3b33067f0807a03774">UART_SF_CTSOFF</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gab2ce39f30dd018b530b6bd38b18d851">UART_SF_DTROFF</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g6ec6d3c63a40741007c3dfa46020d4ee">UART_SF_DSROFF</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gf52dd859064a0edec997cddf726883a8">UART_SF_DCDOFF</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gcc1877b77b75469beb8d55d19c7f0446">HDLC_SF_FLUSH</a>&nbsp;&nbsp;&nbsp;0x00001000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#gd840ba80fdc7b45984365f2bcedf0f23">HDLC_SF_ESCAPED</a>&nbsp;&nbsp;&nbsp;0x00002000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#ga99dde3d277fc9e62ae9463f93026918">UART_SF_TXDISABLED</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g3f21b66e82d19ac043e76a5187d38cd1">UART_SF_RXDISABLED</a>&nbsp;&nbsp;&nbsp;0x00000080UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#geb0f67cf3080a87a22f6abf3a7954657">UART_HS_DCERTSCTS</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g3a7753a8a9193f8bc9e58080c4d24e68">UART_HS_DCEFULL</a>&nbsp;&nbsp;&nbsp;0x0000001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g8dc152adbbee418458489852630f8fe8">UART_HS_DTERTSCTS</a>&nbsp;&nbsp;&nbsp;0x00000060UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g6b33e713d09d005f3f2718f27c371f6c">UART_HS_DTEFULL</a>&nbsp;&nbsp;&nbsp;0x000003E0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_h8.html#g01db447e0b48d5afb7fbf0e07e9b045a">UART_HS_XONXOFF</a>&nbsp;&nbsp;&nbsp;0x00000400UL</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
TODO. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g973a5d9788f8cae8b196ce4b658bc76e"></a><!-- doxytag: member="scih8.h::UART_MF_RTSSENSE" ref="g973a5d9788f8cae8b196ce4b658bc76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_RTSSENSE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DCE input, low on port bit is +12V, which means ON. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00060">60</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf8e5a36c823b1e28d70acd447b916bbe"></a><!-- doxytag: member="scih8.h::UART_MF_CTSCONTROL" ref="gf8e5a36c823b1e28d70acd447b916bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_CTSCONTROL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DCE output. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00061">61</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga17b1358043fd1781fdc6aa7286d649b"></a><!-- doxytag: member="scih8.h::UART_MF_DTRSENSE" ref="ga17b1358043fd1781fdc6aa7286d649b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DTRSENSE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DCE input. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00062">62</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6fdd35c17cc804bd77dd9df67903dfda"></a><!-- doxytag: member="scih8.h::UART_MF_DSRCONTROL" ref="g6fdd35c17cc804bd77dd9df67903dfda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DSRCONTROL&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DCE output. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00063">63</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g55c0d255e214eece13933fac4b86f390"></a><!-- doxytag: member="scih8.h::UART_MF_DCDCONTROL" ref="g55c0d255e214eece13933fac4b86f390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DCDCONTROL&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DCE output. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00064">64</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02032d38d51064070c9bc7646fc7945b"></a><!-- doxytag: member="scih8.h::UART_MF_RTSCONTROL" ref="g02032d38d51064070c9bc7646fc7945b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_RTSCONTROL&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DTE output. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00066">66</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g23fab71df4722feb05285f3337c752ce"></a><!-- doxytag: member="scih8.h::UART_MF_CTSSENSE" ref="g23fab71df4722feb05285f3337c752ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_CTSSENSE&nbsp;&nbsp;&nbsp;0x00000040UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DTE input. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00067">67</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbdbdb8980298ee02c5868d22cf8f7d72"></a><!-- doxytag: member="scih8.h::UART_MF_DTRCONTROL" ref="gbdbdb8980298ee02c5868d22cf8f7d72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DTRCONTROL&nbsp;&nbsp;&nbsp;0x00000080UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DTE output. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00068">68</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7aea9e7a85bcebf55487b305497d3f0b"></a><!-- doxytag: member="scih8.h::UART_MF_DSRSENSE" ref="g7aea9e7a85bcebf55487b305497d3f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DSRSENSE&nbsp;&nbsp;&nbsp;0x00000100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DTE input. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00069">69</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g769af116d399ea2d92f4dcc3eff88628"></a><!-- doxytag: member="scih8.h::UART_MF_DCDSENSE" ref="g769af116d399ea2d92f4dcc3eff88628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_DCDSENSE&nbsp;&nbsp;&nbsp;0x00000200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DTE input. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00070">70</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g491cb2c02de969fa35865f6139d7e509"></a><!-- doxytag: member="scih8.h::UART_MF_SENSEMASK" ref="g491cb2c02de969fa35865f6139d7e509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_SENSEMASK&nbsp;&nbsp;&nbsp;0x0345          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handshake sense mask. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00072">72</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6fcfa86354379ed9b7c6b12189f91a2b"></a><!-- doxytag: member="scih8.h::UART_MF_CONTROLMASK" ref="g6fcfa86354379ed9b7c6b12189f91a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_CONTROLMASK&nbsp;&nbsp;&nbsp;0x00BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handshake control mask. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00073">73</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0d6a1c598a04eaf63c70a2f33dc0f640"></a><!-- doxytag: member="scih8.h::UART_MF_XONXOFF" ref="g0d6a1c598a04eaf63c70a2f33dc0f640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_XONXOFF&nbsp;&nbsp;&nbsp;0x00000400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00075">75</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8fabad6f70bc44c2d97e0c1c22a61c8c"></a><!-- doxytag: member="scih8.h::UART_MF_LOCALECHO" ref="g8fabad6f70bc44c2d97e0c1c22a61c8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_LOCALECHO&nbsp;&nbsp;&nbsp;0x00010000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Should be used in stream, not device. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00077">77</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>, <a class="el" href="ahdlcavr_8c-source.html#l00784">AhdlcAvrIOCtl()</a>, and <a class="el" href="uartavr_8c-source.html#l00400">UartAvrIOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge5fb83e035d3b689c46000126f2c9190"></a><!-- doxytag: member="scih8.h::UART_MF_COOKEDMODE" ref="ge5fb83e035d3b689c46000126f2c9190" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_COOKEDMODE&nbsp;&nbsp;&nbsp;0x00020000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Should be used in stream, not device. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00078">78</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

<p>Referenced by <a class="el" href="uartavr_8c-source.html#l00400">UartAvrIOCtl()</a>, <a class="el" href="uartavr_8c-source.html#l00835">UartAvrOpen()</a>, <a class="el" href="uartavr_8c-source.html#l00758">UartAvrPut()</a>, and <a class="el" href="uartavr_8c-source.html#l00699">UartAvrRead()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf1706f04af9df82235030d80ce2236c5"></a><!-- doxytag: member="scih8.h::UART_MF_NOBUFFER" ref="gf1706f04af9df82235030d80ce2236c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_NOBUFFER&nbsp;&nbsp;&nbsp;0x00100000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No buffering. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00080">80</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

<p>Referenced by <a class="el" href="uartavr_8c-source.html#l00641">UartAvrInit()</a>, and <a class="el" href="uartavr_8c-source.html#l00758">UartAvrPut()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g53d7c875c945885578995a743daef76f"></a><!-- doxytag: member="scih8.h::UART_MF_LINEBUFFER" ref="g53d7c875c945885578995a743daef76f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_LINEBUFFER&nbsp;&nbsp;&nbsp;0x00200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line buffered. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00081">81</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

<p>Referenced by <a class="el" href="uartavr_8c-source.html#l00758">UartAvrPut()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g87a07236deae4e05a30055397cb91774"></a><!-- doxytag: member="scih8.h::UART_MF_BUFFERMASK" ref="g87a07236deae4e05a30055397cb91774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MF_BUFFERMASK&nbsp;&nbsp;&nbsp;0x00300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks buffering mode flags. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00082">82</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf8aabcc9ed616b8c33ddcbd98471a367"></a><!-- doxytag: member="scih8.h::UART_SF_RTSOFF" ref="gf8aabcc9ed616b8c33ddcbd98471a367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_RTSOFF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RTS line is off. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00085">85</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g246e3b3ac0dbdf3b33067f0807a03774"></a><!-- doxytag: member="scih8.h::UART_SF_CTSOFF" ref="g246e3b3ac0dbdf3b33067f0807a03774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_CTSOFF&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CTS line is off. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00086">86</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gab2ce39f30dd018b530b6bd38b18d851"></a><!-- doxytag: member="scih8.h::UART_SF_DTROFF" ref="gab2ce39f30dd018b530b6bd38b18d851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_DTROFF&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DTR line is off. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00087">87</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ec6d3c63a40741007c3dfa46020d4ee"></a><!-- doxytag: member="scih8.h::UART_SF_DSROFF" ref="g6ec6d3c63a40741007c3dfa46020d4ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_DSROFF&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DSR line is off. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00088">88</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf52dd859064a0edec997cddf726883a8"></a><!-- doxytag: member="scih8.h::UART_SF_DCDOFF" ref="gf52dd859064a0edec997cddf726883a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_DCDOFF&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DCD line is off. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00089">89</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcc1877b77b75469beb8d55d19c7f0446"></a><!-- doxytag: member="scih8.h::HDLC_SF_FLUSH" ref="gcc1877b77b75469beb8d55d19c7f0446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDLC_SF_FLUSH&nbsp;&nbsp;&nbsp;0x00001000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Waiting for next HDLC flag. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00091">91</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd840ba80fdc7b45984365f2bcedf0f23"></a><!-- doxytag: member="scih8.h::HDLC_SF_ESCAPED" ref="gd840ba80fdc7b45984365f2bcedf0f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HDLC_SF_ESCAPED&nbsp;&nbsp;&nbsp;0x00002000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Next character escaped. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00092">92</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga99dde3d277fc9e62ae9463f93026918"></a><!-- doxytag: member="scih8.h::UART_SF_TXDISABLED" ref="ga99dde3d277fc9e62ae9463f93026918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_TXDISABLED&nbsp;&nbsp;&nbsp;0x00000040UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter disabled. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00094">94</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3f21b66e82d19ac043e76a5187d38cd1"></a><!-- doxytag: member="scih8.h::UART_SF_RXDISABLED" ref="g3f21b66e82d19ac043e76a5187d38cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SF_RXDISABLED&nbsp;&nbsp;&nbsp;0x00000080UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver disabled. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00095">95</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="geb0f67cf3080a87a22f6abf3a7954657"></a><!-- doxytag: member="scih8.h::UART_HS_DCERTSCTS" ref="geb0f67cf3080a87a22f6abf3a7954657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HS_DCERTSCTS&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RTS/CTS DCE handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00098">98</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3a7753a8a9193f8bc9e58080c4d24e68"></a><!-- doxytag: member="scih8.h::UART_HS_DCEFULL" ref="g3a7753a8a9193f8bc9e58080c4d24e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HS_DCEFULL&nbsp;&nbsp;&nbsp;0x0000001FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Full DCE handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00099">99</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8dc152adbbee418458489852630f8fe8"></a><!-- doxytag: member="scih8.h::UART_HS_DTERTSCTS" ref="g8dc152adbbee418458489852630f8fe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HS_DTERTSCTS&nbsp;&nbsp;&nbsp;0x00000060UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RTS/CTS DTE handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00101">101</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6b33e713d09d005f3f2718f27c371f6c"></a><!-- doxytag: member="scih8.h::UART_HS_DTEFULL" ref="g6b33e713d09d005f3f2718f27c371f6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HS_DTEFULL&nbsp;&nbsp;&nbsp;0x000003E0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Full DTE handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00102">102</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g01db447e0b48d5afb7fbf0e07e9b045a"></a><!-- doxytag: member="scih8.h::UART_HS_XONXOFF" ref="g01db447e0b48d5afb7fbf0e07e9b045a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HS_XONXOFF&nbsp;&nbsp;&nbsp;0x00000400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software handshake. 
<p>Definition at line <a class="el" href="scih8_8h-source.html#l00104">104</a> of file <a class="el" href="scih8_8h-source.html">scih8.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
