Print_Level 1
Verify_On 1
Random_Seed 0
Impl_Or_Sim 0

DFG_Name mm
Max_Src_OP_Num 3
DFG_Pri_Allocation_Scheme My_ASAP

CGRA_Topology Torus
CGRA_Scale 20
Row 5
Col 4 
In_SPM_Width 1
Out_SPM_Width 1
In_Buffer_Num 1
Out_Buffer_Num 1
IM_Buffer_Num 0
Load_PE_ID 0
Store_PE_ID 1
IM_PE_ID 0
In_Buffer_Depth 65536
Out_Buffer_Depth 65536
IM_Buffer_Depth 0
IO_Buffer_Width 32
Addr_Buffer_Depth 4096
Addr_Buffer_Width 18
Pipeline_Intensity OLD
Dynamic_Routing_Alg Dynamic_Dijkstra
Static_Routing_Alg Static_Dijkstra

Data_Mem_WR_Port_Num 2
Data_Mem_RD_Port_Num 6
Input_Degree 4
Output_Degree 4
Inst_Mem_Depth 1024
Inst_Mem_Width 72

IO_Placement_Scheme Sequential_Placement 
List_Scheduling_Strategy PE_Pref
Load_Balance_Factor 0.6
PE_Sel_Strategy Least_Ready_OP_Attached

