# VerilogEval å¤§è¯­è¨€æ¨¡å‹ Verilog ä»£ç ç”Ÿæˆèƒ½åŠ›æµ‹è¯„æŠ¥å‘Š

## ğŸ“‹ æµ‹è¯„æ¦‚è¿°

### æµ‹è¯„ç›®æ ‡
è¯„ä¼°å½“å‰ä¸»æµå¤§è¯­è¨€æ¨¡å‹åœ¨ Verilog ç¡¬ä»¶æè¿°è¯­è¨€ä»£ç ç”Ÿæˆä»»åŠ¡ä¸­çš„è¡¨ç°ï¼Œç‰¹åˆ«æ˜¯åœ¨æ•°å­—ç”µè·¯è®¾è®¡ä»»åŠ¡ä¸­çš„å‡†ç¡®æ€§å’Œå®ç”¨æ€§ã€‚

### æµ‹è¯„æ—¥æœŸ
2024å¹´12æœˆ3æ—¥

## ğŸ§ª è¯„ä¼°æ–¹æ³•

### æ•°æ®é›†ç»“æ„

#### åŸºç¡€æ•°æ®é›†
- **æ¥æº**: VerilogEval å®˜æ–¹æ•°æ®é›†
- **æ•°æ®é›†åç§°**: `dataset_code-complete-iccad2023`
- **é—®é¢˜æ€»æ•°**: 156ä¸ª Verilog è®¾è®¡é—®é¢˜
- **ä»»åŠ¡ç±»å‹**: æ•°å­—ç”µè·¯ä»£ç è¡¥å…¨ä»»åŠ¡

#### æ•°æ®é›†æ–‡ä»¶ç»“æ„
æ¯ä¸ªæµ‹è¯•é—®é¢˜åŒ…å«ä»¥ä¸‹æ–‡ä»¶ï¼š
- `Prob*_prompt.txt`: é—®é¢˜æè¿°å’Œæ¨¡å—æ¥å£å®šä¹‰
- `Prob*_test.sv`: åŠŸèƒ½éªŒè¯æµ‹è¯•æ–‡ä»¶
- `Prob*_ref.sv`: å‚è€ƒå®ç°ï¼ˆæ ‡å‡†ç­”æ¡ˆï¼‰
- `Prob*_ifc.txt`: æ¨¡å—æ¥å£å®šä¹‰æ–‡ä»¶

### é—®é¢˜ç¤ºä¾‹

#### ç¤ºä¾‹é—®é¢˜ï¼šProb001_zeroï¼ˆæ’å®šä½ç”µå¹³è¾“å‡ºï¼‰

**é—®é¢˜æè¿°æ–‡ä»¶** (`Prob001_zero_prompt.txt`):
```
Build a circuit that always outputs a LOW.

module TopModule (
  output zero
);

```

**å‚è€ƒå®ç°** (`Prob001_zero_ref.sv`):
```verilog
module RefModule (
  output zero
);

  assign zero = 1'b0;

endmodule
```

**æµ‹è¯•æ–‡ä»¶** (`Prob001_zero_test.sv`):
```verilog
module tb();
  wire zero_ref;
  wire zero_dut;

  RefModule good1 (.zero(zero_ref));
  TopModule top_module1 (.zero(zero_dut));

  assign tb_match = ( { zero_ref } === ( { zero_ref } ^ { zero_dut } ^ { zero_ref } ) );

  always @(posedge clk, negedge clk) begin
    if (!tb_match) begin
      stats1.errors++;
    end
  end
endmodule
```

### æç¤ºè¯è®¾è®¡

#### ç³»ç»Ÿæ¶ˆæ¯
```
You only complete chats with syntax correct Verilog code. End the Verilog module code completion with 'endmodule'. Do not include module, input and output definitions.
```

#### æç¤ºå‰ç¼€
```
// Implement the Verilog module based on the following description. Assume that signals are positive clock/clk triggered unless otherwise stated.
```

**æç¤ºå‰ç¼€çš„ä½œç”¨**ï¼š
- æä¾›æ ‡å‡†åŒ–çš„æŒ‡å¯¼ï¼Œå‘Šè¯‰æ¨¡å‹è¿™æ˜¯ä¸€ä¸ªVerilogä»£ç ç”Ÿæˆä»»åŠ¡
- æ˜ç¡®è¯´æ˜æ—¶åºå‡è®¾ï¼ˆé»˜è®¤ä¸Šå‡æ²¿è§¦å‘ï¼‰ï¼Œé¿å…æ—¶åºé€»è¾‘é”™è¯¯
- å»ºç«‹ç»Ÿä¸€çš„ç¼–ç¨‹é£æ ¼å’Œçº¦å®š

#### å®Œæ•´æç¤ºç¤ºä¾‹
ä»¥ Prob001_zero ä¸ºä¾‹ï¼Œå‘é€ç»™æ¨¡å‹çš„å®Œæ•´æç¤ºåŒ…æ‹¬ç³»ç»Ÿæ¶ˆæ¯ã€æç¤ºå‰ç¼€å’Œé—®é¢˜æè¿°ï¼š

**Ollama API è°ƒç”¨æ ¼å¼**ï¼š
```
[
  {"role": "system", "content": "You only complete chats with syntax correct Verilog code. End the Verilog module code completion with 'endmodule'. Do not include module, input and output definitions."},
  {"role": "user", "content": "// Implement the Verilog module based on the following description. Assume that signals are positive clock/clk triggered unless otherwise stated.\nBuild a circuit that always outputs a LOW.\n\nmodule TopModule (\n  output zero\n);\n"}
]
```

æ¨¡å‹éœ€è¦è¡¥å…¨ä» `module` å®šä¹‰å¼€å§‹åˆ° `endmodule` ç»“æŸçš„å®Œæ•´ Verilogä»£ç ã€‚

### è¯„ä¼°æ¨¡å‹

| æ¨¡å‹åç§° | å‚æ•°è§„æ¨¡ | æä¾›å•† | ç±»å‹ |
|---------|---------|--------|------|
| llama3.2:3b | 3B | Meta | å¼€æº |
| mistral:7b | 7B | Mistral AI | å¼€æº |
| qwen3:8b | 8B | é˜¿é‡Œäº‘ | å¼€æº |
| gemma3:12b | 12B | Google | å¼€æº |
| deepseek-r1:14b | 14B | DeepSeek | å¼€æº |
| phi4:14b | 14B | Microsoft | å¼€æº |
| gpt-oss:20b | 20B | å¼€æºç¤¾åŒº | å¼€æº |

### è¯„ä¼°å‚æ•°
- **æ¸©åº¦**: 0.0ï¼ˆç¡®å®šæ€§è¾“å‡ºï¼‰
- **Top-p**: 0.01ï¼ˆä½éšæœºæ€§ï¼‰
- **æœ€å¤§Tokenæ•°**: 1024
- **é‡‡æ ·æ–¹å¼**: é›¶æ ·æœ¬ï¼ˆ0-shotï¼‰ï¼Œæ— ä¸Šä¸‹æ–‡ç¤ºä¾‹
- **æ¯ä¸ªé—®é¢˜**: ç”Ÿæˆ1ä¸ªæ ·æœ¬ï¼ˆtemperature=0ï¼‰

### è¯„ä¼°æµç¨‹

#### å•ä¸ªé—®é¢˜è¯„ä¼°æµç¨‹
1. **ä»£ç ç”Ÿæˆ**: å°†æç¤ºè¯å‘é€ç»™æ¨¡å‹ï¼Œç”Ÿæˆ Verilog ä»£ç è¡¥å…¨
2. **ä»£ç æå–**: ä»æ¨¡å‹å“åº”ä¸­æå– Verilog ä»£ç 
3. **é™æ€æ£€æŸ¥**: ä½¿ç”¨é™æ€åˆ†æå™¨æ£€æµ‹å¯èƒ½å¯¼è‡´ä»¿çœŸå¡æ­»çš„ä»£ç æ¨¡å¼ï¼ˆåŸè¯„ä¼°ä»£ç ä¸­çš„bugï¼Œæ·»åŠ è¿™ä¸ªæœºåˆ¶ä¿®å¥½äº†ï¼‰
4. **ä»£ç ç»„è£…**: å°†æå–çš„ä»£ç ä¸æ¨¡å—æ¥å£ç»„è£…æˆå®Œæ•´æ–‡ä»¶
5. **ç¼–è¯‘æµ‹è¯•**: ä½¿ç”¨ iverilog ç¼–è¯‘ç”Ÿæˆçš„ä»£ç 
6. **åŠŸèƒ½éªŒè¯**: è¿è¡Œä»¿çœŸæµ‹è¯•ï¼Œä¸å‚è€ƒå®ç°è¿›è¡Œå¯¹æ¯”
7. **ç»“æœè®°å½•**: è®°å½•ç¼–è¯‘çŠ¶æ€ã€æµ‹è¯•é€šè¿‡æƒ…å†µå’Œè¯¦ç»†æ—¥å¿—

#### å®Œæ•´è¯„ä¼°æµç¨‹ç¤ºä¾‹

ä»¥ Prob001_zero é—®é¢˜ä¸ºä¾‹ï¼Œå±•ç¤ºå®Œæ•´çš„è¯„ä¼°æµç¨‹ï¼š

**æ­¥éª¤ 1: ä»£ç ç”Ÿæˆ**
```
å‘é€ç»™ Ollama API çš„å®Œæ•´è¯·æ±‚ï¼š
[
  {"role": "system", "content": "You only complete chats with syntax correct Verilog code. End the Verilog module code completion with 'endmodule'. Do not include module, input and output definitions."},
  {"role": "user", "content": "// Implement the Verilog module based on the following description. Assume that signals are positive clock/clk triggered unless otherwise stated.\nBuild a circuit that always outputs a LOW.\n\nmodule TopModule (\n  output zero\n);\n"}
]

æ¨¡å‹å“åº”ï¼š
"  assign zero = 1'b0;\n\nendmodule"
```

**æ­¥éª¤ 2: ä»£ç æå–**
```
æå–çš„ Verilog ä»£ç ï¼š
assign zero = 1'b0;

endmodule
```

**æ­¥éª¤ 3: é™æ€æ£€æŸ¥**
```
é™æ€åˆ†æå™¨æ£€æŸ¥ç»“æœï¼š
- æœªæ£€æµ‹åˆ°ç»„åˆé€»è¾‘ç¯è·¯
- æœªæ£€æµ‹åˆ°ä¸å®‰å…¨çš„æ—¶é’Ÿä½¿ç”¨
- å…è®¸è¿›å…¥ç¼–è¯‘é˜¶æ®µ
```

**æ­¥éª¤ 4: ä»£ç ç»„è£…**
```
å®Œæ•´æµ‹è¯•æ–‡ä»¶ (Prob001_zero_sample01.sv):
`include "Prob001_zero_test.sv"

module TopModule (
  output zero
);

  assign zero = 1'b0;

endmodule
```

**æ­¥éª¤ 5: ç¼–è¯‘æµ‹è¯•**
```
ç¼–è¯‘å‘½ä»¤: iverilog -o Prob001_zero_sample01.bin Prob001_zero_sample01.sv
ç¼–è¯‘ç»“æœ: æˆåŠŸ (æ— è¯­æ³•é”™è¯¯)
```

**æ­¥éª¤ 6: åŠŸèƒ½éªŒè¯**
```
ä»¿çœŸå‘½ä»¤: vvp Prob001_zero_sample01.bin
ä»¿çœŸç»“æœ: PASS (è¾“å‡ºä¸å‚è€ƒå®ç°ä¸€è‡´)
```

**æ­¥éª¤ 7: ç»“æœè®°å½•**
```
è®°å½•ç»“æœ:
- ç¼–è¯‘çŠ¶æ€: SUCCESS
- æµ‹è¯•çŠ¶æ€: PASS
- æ€»ä½“åˆ¤å®š: é€šè¿‡æµ‹è¯•
- è¯¦ç»†æ—¥å¿—: ä¿å­˜è‡³ Prob001_zero_sample01-sv-iv-test.log
```

#### é™æ€è¿‡æ»¤å™¨å¢å¼º

**èƒŒæ™¯é—®é¢˜**: åœ¨æµ‹è¯•è¿‡ç¨‹ä¸­å‘ç°æŸäº›æ¨¡å‹ç”Ÿæˆçš„ä»£ç åŒ…å«ç»„åˆé€»è¾‘ç¯è·¯ï¼ˆå¦‚ `assign out = (clk && ~out) ^ in;`ï¼‰ï¼Œå¯¼è‡´ä»¿çœŸæ— é™å¾ªç¯å¡æ­»ã€‚

**è§£å†³æ–¹æ¡ˆ**: é›†æˆäº†é™æ€åˆ†æå™¨æ¥æ£€æµ‹å’Œè¿‡æ»¤å¯èƒ½å¯¼è‡´ä»¿çœŸå¡æ­»çš„ä»£ç æ¨¡å¼ï¼š

**æ£€æµ‹æ¨¡å¼**:
- ç›´æ¥ç»„åˆé€»è¾‘ç¯è·¯ï¼šä¿¡å·åœ¨ assign è¯­å¥ä¸­è‡ªæˆ‘å¼•ç”¨
- å¤æ‚åé¦ˆå›è·¯ï¼šå¤šä¿¡å·å½¢æˆçš„å¾ªç¯ä¾èµ–
- ä¸å®‰å…¨çš„æ—¶é’Ÿä½¿ç”¨ï¼šå¯èƒ½å¯¼è‡´ç«äº‰æ¡ä»¶çš„æ—¶é’Ÿæ¨¡å¼

**å¤„ç†æµç¨‹**:
1. åœ¨ç¼–è¯‘å‰å¯¹ç”Ÿæˆçš„ä»£ç è¿›è¡Œé™æ€åˆ†æ
2. å¦‚æœæ£€æµ‹åˆ°å±é™©æ¨¡å¼ï¼Œè·³è¿‡ä»¿çœŸæµ‹è¯•å¹¶æ ‡è®°ä¸º "STATIC FAILED"
3. è®°å½•å…·ä½“çš„å¤±è´¥åŸå› åˆ°æ—¥å¿—æ–‡ä»¶
4. ç¡®ä¿è¯„ä¼°æ¡†æ¶èƒ½å¤Ÿç¨³å®šè¿è¡Œï¼Œé¿å…å› ä¸ªåˆ«é—®é¢˜å¯¼è‡´æ•´ä½“æµ‹è¯•ä¸­æ–­

**æ•ˆæœ**: é™æ€è¿‡æ»¤å™¨çš„åŠ å…¥ç¡®ä¿äº†è¯„ä¼°æ¡†æ¶çš„ç¨³å®šæ€§ï¼Œèƒ½å¤Ÿå¤„ç†æ‰€æœ‰ 156 ä¸ªæµ‹è¯•é—®é¢˜è€Œä¸ä¼šå› å¡æ­»è€Œä¸­æ–­ï¼ŒåŒæ—¶ä¿ç•™äº†è¯„ä¼°ç»“æœçš„æœ‰æ•ˆæ€§ã€‚

#### è¯„ä¼°æ ‡å‡†
- **ç¼–è¯‘æˆåŠŸ**: ä»£ç è¯­æ³•æ­£ç¡®ï¼Œèƒ½æˆåŠŸç¼–è¯‘
- **æµ‹è¯•é€šè¿‡**: åŠŸèƒ½å®Œå…¨æ­£ç¡®ï¼Œä¸å‚è€ƒå®ç°è¾“å‡ºä¸€è‡´
- **æœ€ç»ˆåˆ¤å®š**: åªæœ‰ç¼–è¯‘æˆåŠŸä¸”æµ‹è¯•é€šè¿‡æ‰è®¡ä¸ºæˆåŠŸ

## ğŸ“Š æµ‹è¯„ç»“æœ

### æ¨¡å‹æ€§èƒ½ç»Ÿè®¡

| æ¨¡å‹åç§° | å‚æ•°è§„æ¨¡ | ç¼–è¯‘æˆåŠŸç‡ | **æµ‹è¯•é€šè¿‡ç‡** | é€šè¿‡/æ€»æ•° |
|---------|---------|-----------|--------------|----------|
| gpt-oss:20b | 20B | 59.6% | **56.4%** | 88/156 |
| phi4:14b | 14B | 68.6% | **30.8%** | 48/156 |
| gemma3:12b | 12B | 53.8% | **28.2%** | 44/156 |
| qwen3:8b | 8B | 17.9% | **17.3%** | 27/156 |
| deepseek-r1:14b | 14B | 12.8% | **9.6%** | 15/156 |
| llama3.2:3b | 3B | 30.8% | **9.6%** | 15/156 |
| mistral:7b | 7B | 21.8% | **9.0%** | 14/156 |

## ğŸ“Š æ•°æ®è¯´æ˜

### ç»“æœæ–‡ä»¶ä½ç½®
```
results/
â”œâ”€â”€ corrected_test_results.txt     # æ±‡æ€»æŠ¥å‘Š
â”œâ”€â”€ corrected_test_results.csv      # CSVæ ¼å¼æ•°æ®
â”œâ”€â”€ corrected_test_results.json     # JSONè¯¦ç»†æ•°æ®
â””â”€â”€ [model]_0shot_temp0.0/         # å„æ¨¡å‹è¯¦ç»†ç»“æœ
```

### æ¯ä¸ªæµ‹è¯•æ¡ˆä¾‹åŒ…å«çš„æ–‡ä»¶
- `*_raw_response.txt`: æ¨¡å‹åŸå§‹å“åº”
- `*_extracted_code.txt`: æå–çš„Verilogä»£ç 
- `*.sv`: å®Œæ•´çš„æµ‹è¯•ä»£ç æ–‡ä»¶
- `*-sv-iv-test.log`: ç¼–è¯‘å’Œæµ‹è¯•æ—¥å¿—

### è¯„ä¼°å‚æ•°è®°å½•
- **ç”Ÿæˆæ¸©åº¦**: 0.0ï¼ˆç¡®å®šæ€§è¾“å‡ºï¼‰
- **æœ€å¤§Tokenæ•°**: 1024
- **é‡‡æ ·æ–¹å¼**: é›¶æ ·æœ¬ï¼ˆ0-shotï¼‰
- **æµ‹è¯•ç¯å¢ƒ**: Windows + iverilog v12
- **è¯„ä¼°æ—¥æœŸ**: 2024å¹´12æœˆ3æ—¥

---

**æ•°æ®æ¥æº**: VerilogEvalå®˜æ–¹æ•°æ®é›†
**æ•°æ®å¯ç”¨æ€§**: å¼€æºï¼Œéµå¾ªMITè®¸å¯è¯