

================================================================
== Vitis HLS Report for 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5'
================================================================
* Date:           Fri Nov 10 02:18:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.993 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_384_5  |       84|       84|         6|          1|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       68|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      7|        0|      529|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|      289|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      7|      289|      724|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U4278  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U4279   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U4277  |fsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   7|  0|  529|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln384_fu_137_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln385_3_fu_146_p2  |         +|   0|  0|  21|          14|           8|
    |add_ln385_fu_152_p2    |         +|   0|  0|  21|          14|          14|
    |icmp_ln384_fu_131_p2   |      icmp|   0|  0|  10|           7|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  68|          43|          32|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_c               |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul58_load  |   9|          2|   14|         28|
    |c_5_fu_56                        |   9|          2|    7|         14|
    |phi_mul58_fu_48                  |   9|          2|   14|         28|
    |sum2_fu_52                       |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  63|         14|   76|        152|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |c_5_fu_56                         |   7|   0|    7|          0|
    |diff_reg_227                      |  32|   0|   32|          0|
    |div40_reg_233                     |  32|   0|   32|          0|
    |icmp_ln384_reg_218                |   1|   0|    1|          0|
    |mul41_reg_238                     |  32|   0|   32|          0|
    |phi_mul58_fu_48                   |  14|   0|   14|          0|
    |sum2_fu_52                        |  32|   0|   32|          0|
    |diff_reg_227                      |  64|  32|   32|          0|
    |icmp_ln384_reg_218                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 289|  64|  194|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|grp_fu_890_p_din0   |  out|   32|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|grp_fu_890_p_din1   |  out|   32|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|grp_fu_890_p_dout0  |   in|   32|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|grp_fu_890_p_ce     |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_384_5|  return value|
|sext_ln378          |   in|    9|     ap_none|                             sext_ln378|        scalar|
|iRMB_out1_address0  |  out|   14|   ap_memory|                              iRMB_out1|         array|
|iRMB_out1_ce0       |  out|    1|   ap_memory|                              iRMB_out1|         array|
|iRMB_out1_q0        |   in|   32|   ap_memory|                              iRMB_out1|         array|
|sum_4_reload        |   in|   32|     ap_none|                           sum_4_reload|        scalar|
|sum2_out            |  out|   32|      ap_vld|                               sum2_out|       pointer|
|sum2_out_ap_vld     |  out|    1|      ap_vld|                               sum2_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------------+--------------+

