
009_Idle_Hook_PowerSaving.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007510  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078b0  080078b0  0000901c  2**0
                  CONTENTS
  4 .ARM          00000008  080078b0  080078b0  000088b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078b8  080078b8  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078b8  080078b8  000088b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078bc  080078bc  000088bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080078c0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c490  2000001c  080078dc  0000901c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000c4ac  080078dc  000094ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b08  00000000  00000000  0000904a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ec  00000000  00000000  0001fb52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001580  00000000  00000000  00022e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001083  00000000  00000000  000243c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c2a5  00000000  00000000  00025443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a1d8  00000000  00000000  000516e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011712a  00000000  00000000  0006b8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001829ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005990  00000000  00000000  00182a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000f4  00000000  00000000  001883c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000001c 	.word	0x2000001c
 800021c:	00000000 	.word	0x00000000
 8000220:	080076f8 	.word	0x080076f8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000020 	.word	0x20000020
 800023c:	080076f8 	.word	0x080076f8

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	2000bad8 	.word	0x2000bad8

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b96a 	b.w	80005c0 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9d08      	ldr	r5, [sp, #32]
 800030a:	460c      	mov	r4, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14e      	bne.n	80003ae <__udivmoddi4+0xaa>
 8000310:	4694      	mov	ip, r2
 8000312:	458c      	cmp	ip, r1
 8000314:	4686      	mov	lr, r0
 8000316:	fab2 f282 	clz	r2, r2
 800031a:	d962      	bls.n	80003e2 <__udivmoddi4+0xde>
 800031c:	b14a      	cbz	r2, 8000332 <__udivmoddi4+0x2e>
 800031e:	f1c2 0320 	rsb	r3, r2, #32
 8000322:	4091      	lsls	r1, r2
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	fa0c fc02 	lsl.w	ip, ip, r2
 800032c:	4319      	orrs	r1, r3
 800032e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f f68c 	uxth.w	r6, ip
 800033a:	fbb1 f4f7 	udiv	r4, r1, r7
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb07 1114 	mls	r1, r7, r4, r1
 8000346:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034a:	fb04 f106 	mul.w	r1, r4, r6
 800034e:	4299      	cmp	r1, r3
 8000350:	d90a      	bls.n	8000368 <__udivmoddi4+0x64>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f104 30ff 	add.w	r0, r4, #4294967295
 800035a:	f080 8112 	bcs.w	8000582 <__udivmoddi4+0x27e>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 810f 	bls.w	8000582 <__udivmoddi4+0x27e>
 8000364:	3c02      	subs	r4, #2
 8000366:	4463      	add	r3, ip
 8000368:	1a59      	subs	r1, r3, r1
 800036a:	fa1f f38e 	uxth.w	r3, lr
 800036e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000372:	fb07 1110 	mls	r1, r7, r0, r1
 8000376:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037a:	fb00 f606 	mul.w	r6, r0, r6
 800037e:	429e      	cmp	r6, r3
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x94>
 8000382:	eb1c 0303 	adds.w	r3, ip, r3
 8000386:	f100 31ff 	add.w	r1, r0, #4294967295
 800038a:	f080 80fc 	bcs.w	8000586 <__udivmoddi4+0x282>
 800038e:	429e      	cmp	r6, r3
 8000390:	f240 80f9 	bls.w	8000586 <__udivmoddi4+0x282>
 8000394:	4463      	add	r3, ip
 8000396:	3802      	subs	r0, #2
 8000398:	1b9b      	subs	r3, r3, r6
 800039a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa6>
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xba>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb4>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa6>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x150>
 80003c6:	42a3      	cmp	r3, r4
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xcc>
 80003ca:	4290      	cmp	r0, r2
 80003cc:	f0c0 80f0 	bcc.w	80005b0 <__udivmoddi4+0x2ac>
 80003d0:	1a86      	subs	r6, r0, r2
 80003d2:	eb64 0303 	sbc.w	r3, r4, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	2d00      	cmp	r5, #0
 80003da:	d0e6      	beq.n	80003aa <__udivmoddi4+0xa6>
 80003dc:	e9c5 6300 	strd	r6, r3, [r5]
 80003e0:	e7e3      	b.n	80003aa <__udivmoddi4+0xa6>
 80003e2:	2a00      	cmp	r2, #0
 80003e4:	f040 8090 	bne.w	8000508 <__udivmoddi4+0x204>
 80003e8:	eba1 040c 	sub.w	r4, r1, ip
 80003ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f0:	fa1f f78c 	uxth.w	r7, ip
 80003f4:	2101      	movs	r1, #1
 80003f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000402:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000406:	fb07 f006 	mul.w	r0, r7, r6
 800040a:	4298      	cmp	r0, r3
 800040c:	d908      	bls.n	8000420 <__udivmoddi4+0x11c>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 34ff 	add.w	r4, r6, #4294967295
 8000416:	d202      	bcs.n	800041e <__udivmoddi4+0x11a>
 8000418:	4298      	cmp	r0, r3
 800041a:	f200 80cd 	bhi.w	80005b8 <__udivmoddi4+0x2b4>
 800041e:	4626      	mov	r6, r4
 8000420:	1a1c      	subs	r4, r3, r0
 8000422:	fa1f f38e 	uxth.w	r3, lr
 8000426:	fbb4 f0f8 	udiv	r0, r4, r8
 800042a:	fb08 4410 	mls	r4, r8, r0, r4
 800042e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000432:	fb00 f707 	mul.w	r7, r0, r7
 8000436:	429f      	cmp	r7, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x148>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x146>
 8000444:	429f      	cmp	r7, r3
 8000446:	f200 80b0 	bhi.w	80005aa <__udivmoddi4+0x2a6>
 800044a:	4620      	mov	r0, r4
 800044c:	1bdb      	subs	r3, r3, r7
 800044e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x9c>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa20 fc06 	lsr.w	ip, r0, r6
 8000464:	fa04 f301 	lsl.w	r3, r4, r1
 8000468:	ea43 030c 	orr.w	r3, r3, ip
 800046c:	40f4      	lsrs	r4, r6
 800046e:	fa00 f801 	lsl.w	r8, r0, r1
 8000472:	0c38      	lsrs	r0, r7, #16
 8000474:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000478:	fbb4 fef0 	udiv	lr, r4, r0
 800047c:	fa1f fc87 	uxth.w	ip, r7
 8000480:	fb00 441e 	mls	r4, r0, lr, r4
 8000484:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000488:	fb0e f90c 	mul.w	r9, lr, ip
 800048c:	45a1      	cmp	r9, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d90a      	bls.n	80004aa <__udivmoddi4+0x1a6>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049a:	f080 8084 	bcs.w	80005a6 <__udivmoddi4+0x2a2>
 800049e:	45a1      	cmp	r9, r4
 80004a0:	f240 8081 	bls.w	80005a6 <__udivmoddi4+0x2a2>
 80004a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a8:	443c      	add	r4, r7
 80004aa:	eba4 0409 	sub.w	r4, r4, r9
 80004ae:	fa1f f983 	uxth.w	r9, r3
 80004b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b6:	fb00 4413 	mls	r4, r0, r3, r4
 80004ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004be:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c2:	45a4      	cmp	ip, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x1d2>
 80004c6:	193c      	adds	r4, r7, r4
 80004c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80004cc:	d267      	bcs.n	800059e <__udivmoddi4+0x29a>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d965      	bls.n	800059e <__udivmoddi4+0x29a>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004da:	fba0 9302 	umull	r9, r3, r0, r2
 80004de:	eba4 040c 	sub.w	r4, r4, ip
 80004e2:	429c      	cmp	r4, r3
 80004e4:	46ce      	mov	lr, r9
 80004e6:	469c      	mov	ip, r3
 80004e8:	d351      	bcc.n	800058e <__udivmoddi4+0x28a>
 80004ea:	d04e      	beq.n	800058a <__udivmoddi4+0x286>
 80004ec:	b155      	cbz	r5, 8000504 <__udivmoddi4+0x200>
 80004ee:	ebb8 030e 	subs.w	r3, r8, lr
 80004f2:	eb64 040c 	sbc.w	r4, r4, ip
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431e      	orrs	r6, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	e9c5 6400 	strd	r6, r4, [r5]
 8000504:	2100      	movs	r1, #0
 8000506:	e750      	b.n	80003aa <__udivmoddi4+0xa6>
 8000508:	f1c2 0320 	rsb	r3, r2, #32
 800050c:	fa20 f103 	lsr.w	r1, r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa24 f303 	lsr.w	r3, r4, r3
 8000518:	4094      	lsls	r4, r2
 800051a:	430c      	orrs	r4, r1
 800051c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000520:	fa00 fe02 	lsl.w	lr, r0, r2
 8000524:	fa1f f78c 	uxth.w	r7, ip
 8000528:	fbb3 f0f8 	udiv	r0, r3, r8
 800052c:	fb08 3110 	mls	r1, r8, r0, r3
 8000530:	0c23      	lsrs	r3, r4, #16
 8000532:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000536:	fb00 f107 	mul.w	r1, r0, r7
 800053a:	4299      	cmp	r1, r3
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x24c>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 36ff 	add.w	r6, r0, #4294967295
 8000546:	d22c      	bcs.n	80005a2 <__udivmoddi4+0x29e>
 8000548:	4299      	cmp	r1, r3
 800054a:	d92a      	bls.n	80005a2 <__udivmoddi4+0x29e>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1a5b      	subs	r3, r3, r1
 8000552:	b2a4      	uxth	r4, r4
 8000554:	fbb3 f1f8 	udiv	r1, r3, r8
 8000558:	fb08 3311 	mls	r3, r8, r1, r3
 800055c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000560:	fb01 f307 	mul.w	r3, r1, r7
 8000564:	42a3      	cmp	r3, r4
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x276>
 8000568:	eb1c 0404 	adds.w	r4, ip, r4
 800056c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000570:	d213      	bcs.n	800059a <__udivmoddi4+0x296>
 8000572:	42a3      	cmp	r3, r4
 8000574:	d911      	bls.n	800059a <__udivmoddi4+0x296>
 8000576:	3902      	subs	r1, #2
 8000578:	4464      	add	r4, ip
 800057a:	1ae4      	subs	r4, r4, r3
 800057c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000580:	e739      	b.n	80003f6 <__udivmoddi4+0xf2>
 8000582:	4604      	mov	r4, r0
 8000584:	e6f0      	b.n	8000368 <__udivmoddi4+0x64>
 8000586:	4608      	mov	r0, r1
 8000588:	e706      	b.n	8000398 <__udivmoddi4+0x94>
 800058a:	45c8      	cmp	r8, r9
 800058c:	d2ae      	bcs.n	80004ec <__udivmoddi4+0x1e8>
 800058e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000592:	eb63 0c07 	sbc.w	ip, r3, r7
 8000596:	3801      	subs	r0, #1
 8000598:	e7a8      	b.n	80004ec <__udivmoddi4+0x1e8>
 800059a:	4631      	mov	r1, r6
 800059c:	e7ed      	b.n	800057a <__udivmoddi4+0x276>
 800059e:	4603      	mov	r3, r0
 80005a0:	e799      	b.n	80004d6 <__udivmoddi4+0x1d2>
 80005a2:	4630      	mov	r0, r6
 80005a4:	e7d4      	b.n	8000550 <__udivmoddi4+0x24c>
 80005a6:	46d6      	mov	lr, sl
 80005a8:	e77f      	b.n	80004aa <__udivmoddi4+0x1a6>
 80005aa:	4463      	add	r3, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e74d      	b.n	800044c <__udivmoddi4+0x148>
 80005b0:	4606      	mov	r6, r0
 80005b2:	4623      	mov	r3, r4
 80005b4:	4608      	mov	r0, r1
 80005b6:	e70f      	b.n	80003d8 <__udivmoddi4+0xd4>
 80005b8:	3e02      	subs	r6, #2
 80005ba:	4463      	add	r3, ip
 80005bc:	e730      	b.n	8000420 <__udivmoddi4+0x11c>
 80005be:	bf00      	nop

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fb2c 	bl	8000c26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f849 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f000 f8b1 	bl	8000738 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
	/* Enable the CYcle counting */
	DWT_CTRL |= (1 << 0);
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <main+0x80>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1a      	ldr	r2, [pc, #104]	@ (8000644 <main+0x80>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6013      	str	r3, [r2, #0]

	SEGGER_UART_init(250000);
 80005e2:	4819      	ldr	r0, [pc, #100]	@ (8000648 <main+0x84>)
 80005e4:	f004 fdf2 	bl	80051cc <SEGGER_UART_init>

	SEGGER_SYSVIEW_Conf();
 80005e8:	f004 fc1a 	bl	8004e20 <SEGGER_SYSVIEW_Conf>
	//SEGGER_SYSVIEW_Start();


	status = xTaskCreate(led_green_handler, "LED_Green_Task", 200, NULL, 2, &task1_handle);
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2302      	movs	r3, #2
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2300      	movs	r3, #0
 80005f8:	22c8      	movs	r2, #200	@ 0xc8
 80005fa:	4914      	ldr	r1, [pc, #80]	@ (800064c <main+0x88>)
 80005fc:	4814      	ldr	r0, [pc, #80]	@ (8000650 <main+0x8c>)
 80005fe:	f002 fad5 	bl	8002bac <xTaskCreate>
 8000602:	60f8      	str	r0, [r7, #12]

	configASSERT(status = pdPASS);
 8000604:	2301      	movs	r3, #1
 8000606:	60fb      	str	r3, [r7, #12]

	status = xTaskCreate(led_red_handler, "LED_Red_Task", 200, NULL, 2, &task2_handle);
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	2302      	movs	r3, #2
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	2300      	movs	r3, #0
 8000612:	22c8      	movs	r2, #200	@ 0xc8
 8000614:	490f      	ldr	r1, [pc, #60]	@ (8000654 <main+0x90>)
 8000616:	4810      	ldr	r0, [pc, #64]	@ (8000658 <main+0x94>)
 8000618:	f002 fac8 	bl	8002bac <xTaskCreate>
 800061c:	60f8      	str	r0, [r7, #12]

	configASSERT(status = pdPASS);
 800061e:	2301      	movs	r3, #1
 8000620:	60fb      	str	r3, [r7, #12]

	status = xTaskCreate(led_blue_handler, "LED_Blue_Task", 200, NULL, 2, &task3_handle);
 8000622:	463b      	mov	r3, r7
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2302      	movs	r3, #2
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2300      	movs	r3, #0
 800062c:	22c8      	movs	r2, #200	@ 0xc8
 800062e:	490b      	ldr	r1, [pc, #44]	@ (800065c <main+0x98>)
 8000630:	480b      	ldr	r0, [pc, #44]	@ (8000660 <main+0x9c>)
 8000632:	f002 fabb 	bl	8002bac <xTaskCreate>
 8000636:	60f8      	str	r0, [r7, #12]

	configASSERT(status = pdPASS);
 8000638:	2301      	movs	r3, #1
 800063a:	60fb      	str	r3, [r7, #12]

	//STart the FreeRTOS Scheduler
	vTaskStartScheduler();
 800063c:	f002 fcac 	bl	8002f98 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <main+0x7c>
 8000644:	e0001000 	.word	0xe0001000
 8000648:	0003d090 	.word	0x0003d090
 800064c:	08007710 	.word	0x08007710
 8000650:	08000965 	.word	0x08000965
 8000654:	08007720 	.word	0x08007720
 8000658:	08000991 	.word	0x08000991
 800065c:	08007730 	.word	0x08007730
 8000660:	080009bd 	.word	0x080009bd

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	@ 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	2234      	movs	r2, #52	@ 0x34
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f007 f806 	bl	8007684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <SystemClock_Config+0xcc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	4a28      	ldr	r2, [pc, #160]	@ (8000730 <SystemClock_Config+0xcc>)
 800068e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000692:	6413      	str	r3, [r2, #64]	@ 0x40
 8000694:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <SystemClock_Config+0xcc>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006a0:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a8:	4a22      	ldr	r2, [pc, #136]	@ (8000734 <SystemClock_Config+0xd0>)
 80006aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	4b20      	ldr	r3, [pc, #128]	@ (8000734 <SystemClock_Config+0xd0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b8:	603b      	str	r3, [r7, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006bc:	2302      	movs	r3, #2
 80006be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c0:	2301      	movs	r3, #1
 80006c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c4:	2310      	movs	r3, #16
 80006c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d0:	2308      	movs	r3, #8
 80006d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006d4:	23a8      	movs	r3, #168	@ 0xa8
 80006d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006dc:	2302      	movs	r3, #2
 80006de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fdad 	bl	8001248 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f4:	f000 f992 	bl	8000a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000704:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000708:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	2105      	movs	r1, #5
 8000716:	4618      	mov	r0, r3
 8000718:	f001 f844 	bl	80017a4 <HAL_RCC_ClockConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000722:	f000 f97b 	bl	8000a1c <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3750      	adds	r7, #80	@ 0x50
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	@ 0x30
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	4b7f      	ldr	r3, [pc, #508]	@ (800094c <MX_GPIO_Init+0x214>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a7e      	ldr	r2, [pc, #504]	@ (800094c <MX_GPIO_Init+0x214>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b7c      	ldr	r3, [pc, #496]	@ (800094c <MX_GPIO_Init+0x214>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	61bb      	str	r3, [r7, #24]
 8000764:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	4b79      	ldr	r3, [pc, #484]	@ (800094c <MX_GPIO_Init+0x214>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a78      	ldr	r2, [pc, #480]	@ (800094c <MX_GPIO_Init+0x214>)
 800076c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b76      	ldr	r3, [pc, #472]	@ (800094c <MX_GPIO_Init+0x214>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800077a:	617b      	str	r3, [r7, #20]
 800077c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	4b73      	ldr	r3, [pc, #460]	@ (800094c <MX_GPIO_Init+0x214>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a72      	ldr	r2, [pc, #456]	@ (800094c <MX_GPIO_Init+0x214>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b70      	ldr	r3, [pc, #448]	@ (800094c <MX_GPIO_Init+0x214>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	4b6d      	ldr	r3, [pc, #436]	@ (800094c <MX_GPIO_Init+0x214>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a6c      	ldr	r2, [pc, #432]	@ (800094c <MX_GPIO_Init+0x214>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b6a      	ldr	r3, [pc, #424]	@ (800094c <MX_GPIO_Init+0x214>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ae:	4b67      	ldr	r3, [pc, #412]	@ (800094c <MX_GPIO_Init+0x214>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a66      	ldr	r2, [pc, #408]	@ (800094c <MX_GPIO_Init+0x214>)
 80007b4:	f043 0308 	orr.w	r3, r3, #8
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b64      	ldr	r3, [pc, #400]	@ (800094c <MX_GPIO_Init+0x214>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0308 	and.w	r3, r3, #8
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007c6:	4b61      	ldr	r3, [pc, #388]	@ (800094c <MX_GPIO_Init+0x214>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a60      	ldr	r2, [pc, #384]	@ (800094c <MX_GPIO_Init+0x214>)
 80007cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b5e      	ldr	r3, [pc, #376]	@ (800094c <MX_GPIO_Init+0x214>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80007e4:	485a      	ldr	r0, [pc, #360]	@ (8000950 <MX_GPIO_Init+0x218>)
 80007e6:	f000 fcd9 	bl	800119c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	4859      	ldr	r0, [pc, #356]	@ (8000954 <MX_GPIO_Init+0x21c>)
 80007f0:	f000 fcd4 	bl	800119c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4619      	mov	r1, r3
 800080a:	4853      	ldr	r0, [pc, #332]	@ (8000958 <MX_GPIO_Init+0x220>)
 800080c:	f000 fb1a 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000810:	2332      	movs	r3, #50	@ 0x32
 8000812:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	2302      	movs	r3, #2
 8000816:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081c:	2303      	movs	r3, #3
 800081e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000820:	230b      	movs	r3, #11
 8000822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000824:	f107 031c 	add.w	r3, r7, #28
 8000828:	4619      	mov	r1, r3
 800082a:	484b      	ldr	r0, [pc, #300]	@ (8000958 <MX_GPIO_Init+0x220>)
 800082c:	f000 fb0a 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000830:	2386      	movs	r3, #134	@ 0x86
 8000832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000834:	2302      	movs	r3, #2
 8000836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083c:	2303      	movs	r3, #3
 800083e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000840:	230b      	movs	r3, #11
 8000842:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000844:	f107 031c 	add.w	r3, r7, #28
 8000848:	4619      	mov	r1, r3
 800084a:	4844      	ldr	r0, [pc, #272]	@ (800095c <MX_GPIO_Init+0x224>)
 800084c:	f000 fafa 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000850:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	4839      	ldr	r0, [pc, #228]	@ (8000950 <MX_GPIO_Init+0x218>)
 800086a:	f000 faeb 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800086e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087c:	2303      	movs	r3, #3
 800087e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000880:	230b      	movs	r3, #11
 8000882:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	4619      	mov	r1, r3
 800088a:	4831      	ldr	r0, [pc, #196]	@ (8000950 <MX_GPIO_Init+0x218>)
 800088c:	f000 fada 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000890:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089e:	2303      	movs	r3, #3
 80008a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008a2:	2307      	movs	r3, #7
 80008a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	482c      	ldr	r0, [pc, #176]	@ (8000960 <MX_GPIO_Init+0x228>)
 80008ae:	f000 fac9 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008b2:	2340      	movs	r3, #64	@ 0x40
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4619      	mov	r1, r3
 80008c8:	4822      	ldr	r0, [pc, #136]	@ (8000954 <MX_GPIO_Init+0x21c>)
 80008ca:	f000 fabb 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008ce:	2380      	movs	r3, #128	@ 0x80
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	4619      	mov	r1, r3
 80008e0:	481c      	ldr	r0, [pc, #112]	@ (8000954 <MX_GPIO_Init+0x21c>)
 80008e2:	f000 faaf 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80008e6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f4:	2303      	movs	r3, #3
 80008f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008f8:	230a      	movs	r3, #10
 80008fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4816      	ldr	r0, [pc, #88]	@ (800095c <MX_GPIO_Init+0x224>)
 8000904:	f000 fa9e 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090e:	2300      	movs	r3, #0
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	480f      	ldr	r0, [pc, #60]	@ (800095c <MX_GPIO_Init+0x224>)
 800091e:	f000 fa91 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000922:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000934:	230b      	movs	r3, #11
 8000936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_GPIO_Init+0x21c>)
 8000940:	f000 fa80 	bl	8000e44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000944:	bf00      	nop
 8000946:	3730      	adds	r7, #48	@ 0x30
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40023800 	.word	0x40023800
 8000950:	40020400 	.word	0x40020400
 8000954:	40021800 	.word	0x40021800
 8000958:	40020800 	.word	0x40020800
 800095c:	40020000 	.word	0x40020000
 8000960:	40020c00 	.word	0x40020c00

08000964 <led_green_handler>:

/* USER CODE BEGIN 4 */

static void led_green_handler(void* parameters)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	while (1)
	{
		HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 800096c:	2101      	movs	r1, #1
 800096e:	4806      	ldr	r0, [pc, #24]	@ (8000988 <led_green_handler+0x24>)
 8000970:	f000 fc2d 	bl	80011ce <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000974:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000978:	f002 fa8a 	bl	8002e90 <vTaskDelay>
		//HAL_Delay(1000);
		SEGGER_SYSVIEW_PrintfTarget("Toggle Green LED");
 800097c:	4803      	ldr	r0, [pc, #12]	@ (800098c <led_green_handler+0x28>)
 800097e:	f006 fdd3 	bl	8007528 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000982:	bf00      	nop
 8000984:	e7f2      	b.n	800096c <led_green_handler+0x8>
 8000986:	bf00      	nop
 8000988:	40020400 	.word	0x40020400
 800098c:	08007740 	.word	0x08007740

08000990 <led_red_handler>:
	}

}

static void led_red_handler(void* parameters)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8000998:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099c:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <led_red_handler+0x24>)
 800099e:	f000 fc16 	bl	80011ce <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(400));
 80009a2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80009a6:	f002 fa73 	bl	8002e90 <vTaskDelay>
		//HAL_Delay(400);
		SEGGER_SYSVIEW_PrintfTarget("Toggle Red LED");
 80009aa:	4803      	ldr	r0, [pc, #12]	@ (80009b8 <led_red_handler+0x28>)
 80009ac:	f006 fdbc 	bl	8007528 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80009b0:	bf00      	nop
 80009b2:	e7f1      	b.n	8000998 <led_red_handler+0x8>
 80009b4:	40020400 	.word	0x40020400
 80009b8:	08007754 	.word	0x08007754

080009bc <led_blue_handler>:
	}
}

static void led_blue_handler(void* parameters)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 80009c4:	2180      	movs	r1, #128	@ 0x80
 80009c6:	4806      	ldr	r0, [pc, #24]	@ (80009e0 <led_blue_handler+0x24>)
 80009c8:	f000 fc01 	bl	80011ce <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(800));
 80009cc:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80009d0:	f002 fa5e 	bl	8002e90 <vTaskDelay>
		//HAL_Delay(800);
		SEGGER_SYSVIEW_PrintfTarget("Toggle Blue LED");
 80009d4:	4803      	ldr	r0, [pc, #12]	@ (80009e4 <led_blue_handler+0x28>)
 80009d6:	f006 fda7 	bl	8007528 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 80009da:	bf00      	nop
 80009dc:	e7f2      	b.n	80009c4 <led_blue_handler+0x8>
 80009de:	bf00      	nop
 80009e0:	40020400 	.word	0x40020400
 80009e4:	08007764 	.word	0x08007764

080009e8 <vApplicationIdleHook>:
	}

}

void vApplicationIdleHook (void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80009ec:	2101      	movs	r1, #1
 80009ee:	2000      	movs	r0, #0
 80009f0:	f000 fc08 	bl	8001204 <HAL_PWR_EnterSLEEPMode>
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d101      	bne.n	8000a0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a0a:	f000 f919 	bl	8000c40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40001000 	.word	0x40001000

08000a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <Error_Handler+0x8>

08000a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	4a0e      	ldr	r2, [pc, #56]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a46:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4a:	4a08      	ldr	r2, [pc, #32]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <HAL_MspInit+0x44>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800

08000a70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08e      	sub	sp, #56	@ 0x38
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a80:	4b33      	ldr	r3, [pc, #204]	@ (8000b50 <HAL_InitTick+0xe0>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a84:	4a32      	ldr	r2, [pc, #200]	@ (8000b50 <HAL_InitTick+0xe0>)
 8000a86:	f043 0310 	orr.w	r3, r3, #16
 8000a8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8c:	4b30      	ldr	r3, [pc, #192]	@ (8000b50 <HAL_InitTick+0xe0>)
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a90:	f003 0310 	and.w	r3, r3, #16
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a98:	f107 0210 	add.w	r2, r7, #16
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	4611      	mov	r1, r2
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f001 f88e 	bl	8001bc4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000aa8:	6a3b      	ldr	r3, [r7, #32]
 8000aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d103      	bne.n	8000aba <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ab2:	f001 f873 	bl	8001b9c <HAL_RCC_GetPCLK1Freq>
 8000ab6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ab8:	e004      	b.n	8000ac4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000aba:	f001 f86f 	bl	8001b9c <HAL_RCC_GetPCLK1Freq>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ac6:	4a23      	ldr	r2, [pc, #140]	@ (8000b54 <HAL_InitTick+0xe4>)
 8000ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8000acc:	0c9b      	lsrs	r3, r3, #18
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ad2:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000ad4:	4a21      	ldr	r2, [pc, #132]	@ (8000b5c <HAL_InitTick+0xec>)
 8000ad6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000ada:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ade:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ae4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af2:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000af8:	4817      	ldr	r0, [pc, #92]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000afa:	f001 f895 	bl	8001c28 <HAL_TIM_Base_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d11b      	bne.n	8000b44 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b0c:	4812      	ldr	r0, [pc, #72]	@ (8000b58 <HAL_InitTick+0xe8>)
 8000b0e:	f001 f8ed 	bl	8001cec <HAL_TIM_Base_Start_IT>
 8000b12:	4603      	mov	r3, r0
 8000b14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d111      	bne.n	8000b44 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b20:	2036      	movs	r0, #54	@ 0x36
 8000b22:	f000 f981 	bl	8000e28 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2b0f      	cmp	r3, #15
 8000b2a:	d808      	bhi.n	8000b3e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	2036      	movs	r0, #54	@ 0x36
 8000b32:	f000 f95d 	bl	8000df0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b36:	4a0a      	ldr	r2, [pc, #40]	@ (8000b60 <HAL_InitTick+0xf0>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6013      	str	r3, [r2, #0]
 8000b3c:	e002      	b.n	8000b44 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3738      	adds	r7, #56	@ 0x38
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40023800 	.word	0x40023800
 8000b54:	431bde83 	.word	0x431bde83
 8000b58:	20000038 	.word	0x20000038
 8000b5c:	40001000 	.word	0x40001000
 8000b60:	20000004 	.word	0x20000004

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <NMI_Handler+0x4>

08000b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <HardFault_Handler+0x4>

08000b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <MemManage_Handler+0x4>

08000b7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
	...

08000b9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ba0:	4802      	ldr	r0, [pc, #8]	@ (8000bac <TIM6_DAC_IRQHandler+0x10>)
 8000ba2:	f001 f91b 	bl	8001ddc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000038 	.word	0x20000038

08000bb0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb4:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <SystemInit+0x20>)
 8000bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bba:	4a05      	ldr	r2, [pc, #20]	@ (8000bd0 <SystemInit+0x20>)
 8000bbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bd8:	f7ff ffea 	bl	8000bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bdc:	480c      	ldr	r0, [pc, #48]	@ (8000c10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bde:	490d      	ldr	r1, [pc, #52]	@ (8000c14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be4:	e002      	b.n	8000bec <LoopCopyDataInit>

08000be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bea:	3304      	adds	r3, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf0:	d3f9      	bcc.n	8000be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000c20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf8:	e001      	b.n	8000bfe <LoopFillZerobss>

08000bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bfc:	3204      	adds	r2, #4

08000bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c00:	d3fb      	bcc.n	8000bfa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c02:	f006 fd47 	bl	8007694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c06:	f7ff fcdd 	bl	80005c4 <main>
  bx  lr    
 8000c0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c0c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c14:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c18:	080078c0 	.word	0x080078c0
  ldr r2, =_sbss
 8000c1c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c20:	2000c4ac 	.word	0x2000c4ac

08000c24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c24:	e7fe      	b.n	8000c24 <ADC_IRQHandler>

08000c26 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c2a:	2003      	movs	r0, #3
 8000c2c:	f000 f8d5 	bl	8000dda <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c30:	200f      	movs	r0, #15
 8000c32:	f7ff ff1d 	bl	8000a70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c36:	f7ff fef7 	bl	8000a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	20000084 	.word	0x20000084

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	@ (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000084 	.word	0x20000084

08000c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc0 <__NVIC_SetPriorityGrouping+0x40>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000caa:	4313      	orrs	r3, r2
 8000cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cae:	4a04      	ldr	r2, [pc, #16]	@ (8000cc0 <__NVIC_SetPriorityGrouping+0x40>)
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	60d3      	str	r3, [r2, #12]
}
 8000cb4:	bf00      	nop
 8000cb6:	3714      	adds	r7, #20
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	e000ed00 	.word	0xe000ed00
 8000cc4:	05fa0000 	.word	0x05fa0000

08000cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	@ (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	db0b      	blt.n	8000d0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	f003 021f 	and.w	r2, r3, #31
 8000cfc:	4907      	ldr	r1, [pc, #28]	@ (8000d1c <__NVIC_EnableIRQ+0x38>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	095b      	lsrs	r3, r3, #5
 8000d04:	2001      	movs	r0, #1
 8000d06:	fa00 f202 	lsl.w	r2, r0, r2
 8000d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000e100 	.word	0xe000e100

08000d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	6039      	str	r1, [r7, #0]
 8000d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	db0a      	blt.n	8000d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	490c      	ldr	r1, [pc, #48]	@ (8000d6c <__NVIC_SetPriority+0x4c>)
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	0112      	lsls	r2, r2, #4
 8000d40:	b2d2      	uxtb	r2, r2
 8000d42:	440b      	add	r3, r1
 8000d44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d48:	e00a      	b.n	8000d60 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	4908      	ldr	r1, [pc, #32]	@ (8000d70 <__NVIC_SetPriority+0x50>)
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	f003 030f 	and.w	r3, r3, #15
 8000d56:	3b04      	subs	r3, #4
 8000d58:	0112      	lsls	r2, r2, #4
 8000d5a:	b2d2      	uxtb	r2, r2
 8000d5c:	440b      	add	r3, r1
 8000d5e:	761a      	strb	r2, [r3, #24]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000e100 	.word	0xe000e100
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b089      	sub	sp, #36	@ 0x24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	f1c3 0307 	rsb	r3, r3, #7
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	bf28      	it	cs
 8000d92:	2304      	movcs	r3, #4
 8000d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3304      	adds	r3, #4
 8000d9a:	2b06      	cmp	r3, #6
 8000d9c:	d902      	bls.n	8000da4 <NVIC_EncodePriority+0x30>
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	3b03      	subs	r3, #3
 8000da2:	e000      	b.n	8000da6 <NVIC_EncodePriority+0x32>
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	43da      	mvns	r2, r3
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	401a      	ands	r2, r3
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc6:	43d9      	mvns	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dcc:	4313      	orrs	r3, r2
         );
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3724      	adds	r7, #36	@ 0x24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff ff4c 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
 8000dfc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e02:	f7ff ff61 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e06:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	68b9      	ldr	r1, [r7, #8]
 8000e0c:	6978      	ldr	r0, [r7, #20]
 8000e0e:	f7ff ffb1 	bl	8000d74 <NVIC_EncodePriority>
 8000e12:	4602      	mov	r2, r0
 8000e14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e18:	4611      	mov	r1, r2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff80 	bl	8000d20 <__NVIC_SetPriority>
}
 8000e20:	bf00      	nop
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff54 	bl	8000ce4 <__NVIC_EnableIRQ>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b089      	sub	sp, #36	@ 0x24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
 8000e62:	e175      	b.n	8001150 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000e64:	2201      	movs	r2, #1
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	f040 8164 	bne.w	800114a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 0303 	and.w	r3, r3, #3
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d005      	beq.n	8000e9a <HAL_GPIO_Init+0x56>
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d130      	bne.n	8000efc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	68da      	ldr	r2, [r3, #12]
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	091b      	lsrs	r3, r3, #4
 8000ee6:	f003 0201 	and.w	r2, r3, #1
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	d017      	beq.n	8000f38 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	2203      	movs	r2, #3
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	689a      	ldr	r2, [r3, #8]
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d123      	bne.n	8000f8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	08da      	lsrs	r2, r3, #3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3208      	adds	r2, #8
 8000f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	f003 0307 	and.w	r3, r3, #7
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	220f      	movs	r2, #15
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	691a      	ldr	r2, [r3, #16]
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	08da      	lsrs	r2, r3, #3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	3208      	adds	r2, #8
 8000f86:	69b9      	ldr	r1, [r7, #24]
 8000f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	2203      	movs	r2, #3
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0203 	and.w	r2, r3, #3
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f000 80be 	beq.w	800114a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fce:	4b66      	ldr	r3, [pc, #408]	@ (8001168 <HAL_GPIO_Init+0x324>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd2:	4a65      	ldr	r2, [pc, #404]	@ (8001168 <HAL_GPIO_Init+0x324>)
 8000fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fda:	4b63      	ldr	r3, [pc, #396]	@ (8001168 <HAL_GPIO_Init+0x324>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000fe6:	4a61      	ldr	r2, [pc, #388]	@ (800116c <HAL_GPIO_Init+0x328>)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3302      	adds	r3, #2
 8000fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	220f      	movs	r2, #15
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a58      	ldr	r2, [pc, #352]	@ (8001170 <HAL_GPIO_Init+0x32c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d037      	beq.n	8001082 <HAL_GPIO_Init+0x23e>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a57      	ldr	r2, [pc, #348]	@ (8001174 <HAL_GPIO_Init+0x330>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d031      	beq.n	800107e <HAL_GPIO_Init+0x23a>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a56      	ldr	r2, [pc, #344]	@ (8001178 <HAL_GPIO_Init+0x334>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d02b      	beq.n	800107a <HAL_GPIO_Init+0x236>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a55      	ldr	r2, [pc, #340]	@ (800117c <HAL_GPIO_Init+0x338>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d025      	beq.n	8001076 <HAL_GPIO_Init+0x232>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a54      	ldr	r2, [pc, #336]	@ (8001180 <HAL_GPIO_Init+0x33c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d01f      	beq.n	8001072 <HAL_GPIO_Init+0x22e>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a53      	ldr	r2, [pc, #332]	@ (8001184 <HAL_GPIO_Init+0x340>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d019      	beq.n	800106e <HAL_GPIO_Init+0x22a>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a52      	ldr	r2, [pc, #328]	@ (8001188 <HAL_GPIO_Init+0x344>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d013      	beq.n	800106a <HAL_GPIO_Init+0x226>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a51      	ldr	r2, [pc, #324]	@ (800118c <HAL_GPIO_Init+0x348>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d00d      	beq.n	8001066 <HAL_GPIO_Init+0x222>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a50      	ldr	r2, [pc, #320]	@ (8001190 <HAL_GPIO_Init+0x34c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d007      	beq.n	8001062 <HAL_GPIO_Init+0x21e>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a4f      	ldr	r2, [pc, #316]	@ (8001194 <HAL_GPIO_Init+0x350>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d101      	bne.n	800105e <HAL_GPIO_Init+0x21a>
 800105a:	2309      	movs	r3, #9
 800105c:	e012      	b.n	8001084 <HAL_GPIO_Init+0x240>
 800105e:	230a      	movs	r3, #10
 8001060:	e010      	b.n	8001084 <HAL_GPIO_Init+0x240>
 8001062:	2308      	movs	r3, #8
 8001064:	e00e      	b.n	8001084 <HAL_GPIO_Init+0x240>
 8001066:	2307      	movs	r3, #7
 8001068:	e00c      	b.n	8001084 <HAL_GPIO_Init+0x240>
 800106a:	2306      	movs	r3, #6
 800106c:	e00a      	b.n	8001084 <HAL_GPIO_Init+0x240>
 800106e:	2305      	movs	r3, #5
 8001070:	e008      	b.n	8001084 <HAL_GPIO_Init+0x240>
 8001072:	2304      	movs	r3, #4
 8001074:	e006      	b.n	8001084 <HAL_GPIO_Init+0x240>
 8001076:	2303      	movs	r3, #3
 8001078:	e004      	b.n	8001084 <HAL_GPIO_Init+0x240>
 800107a:	2302      	movs	r3, #2
 800107c:	e002      	b.n	8001084 <HAL_GPIO_Init+0x240>
 800107e:	2301      	movs	r3, #1
 8001080:	e000      	b.n	8001084 <HAL_GPIO_Init+0x240>
 8001082:	2300      	movs	r3, #0
 8001084:	69fa      	ldr	r2, [r7, #28]
 8001086:	f002 0203 	and.w	r2, r2, #3
 800108a:	0092      	lsls	r2, r2, #2
 800108c:	4093      	lsls	r3, r2
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4313      	orrs	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001094:	4935      	ldr	r1, [pc, #212]	@ (800116c <HAL_GPIO_Init+0x328>)
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	3302      	adds	r3, #2
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <HAL_GPIO_Init+0x354>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010c6:	4a34      	ldr	r2, [pc, #208]	@ (8001198 <HAL_GPIO_Init+0x354>)
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010cc:	4b32      	ldr	r3, [pc, #200]	@ (8001198 <HAL_GPIO_Init+0x354>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4013      	ands	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010f0:	4a29      	ldr	r2, [pc, #164]	@ (8001198 <HAL_GPIO_Init+0x354>)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010f6:	4b28      	ldr	r3, [pc, #160]	@ (8001198 <HAL_GPIO_Init+0x354>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800111a:	4a1f      	ldr	r2, [pc, #124]	@ (8001198 <HAL_GPIO_Init+0x354>)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_GPIO_Init+0x354>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001144:	4a14      	ldr	r2, [pc, #80]	@ (8001198 <HAL_GPIO_Init+0x354>)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	3301      	adds	r3, #1
 800114e:	61fb      	str	r3, [r7, #28]
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	2b0f      	cmp	r3, #15
 8001154:	f67f ae86 	bls.w	8000e64 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	3724      	adds	r7, #36	@ 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800
 800116c:	40013800 	.word	0x40013800
 8001170:	40020000 	.word	0x40020000
 8001174:	40020400 	.word	0x40020400
 8001178:	40020800 	.word	0x40020800
 800117c:	40020c00 	.word	0x40020c00
 8001180:	40021000 	.word	0x40021000
 8001184:	40021400 	.word	0x40021400
 8001188:	40021800 	.word	0x40021800
 800118c:	40021c00 	.word	0x40021c00
 8001190:	40022000 	.word	0x40022000
 8001194:	40022400 	.word	0x40022400
 8001198:	40013c00 	.word	0x40013c00

0800119c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
 80011a8:	4613      	mov	r3, r2
 80011aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011ac:	787b      	ldrb	r3, [r7, #1]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011b2:	887a      	ldrh	r2, [r7, #2]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80011b8:	e003      	b.n	80011c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	041a      	lsls	r2, r3, #16
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	619a      	str	r2, [r3, #24]
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b085      	sub	sp, #20
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011e0:	887a      	ldrh	r2, [r7, #2]
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	4013      	ands	r3, r2
 80011e6:	041a      	lsls	r2, r3, #16
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	43d9      	mvns	r1, r3
 80011ec:	887b      	ldrh	r3, [r7, #2]
 80011ee:	400b      	ands	r3, r1
 80011f0:	431a      	orrs	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	619a      	str	r2, [r3, #24]
}
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
	...

08001204 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001210:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <HAL_PWR_EnterSLEEPMode+0x40>)
 8001212:	691b      	ldr	r3, [r3, #16]
 8001214:	4a0b      	ldr	r2, [pc, #44]	@ (8001244 <HAL_PWR_EnterSLEEPMode+0x40>)
 8001216:	f023 0304 	bic.w	r3, r3, #4
 800121a:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800121c:	f3bf 8f4f 	dsb	sy
}
 8001220:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001222:	f3bf 8f6f 	isb	sy
}
 8001226:	bf00      	nop
  /* Ensure that all instructions done before entering SLEEP mode */
  __DSB();
  __ISB();

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001228:	78fb      	ldrb	r3, [r7, #3]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_PWR_EnterSLEEPMode+0x2e>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800122e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001230:	e002      	b.n	8001238 <HAL_PWR_EnterSLEEPMode+0x34>
    __SEV();
 8001232:	bf40      	sev
    __WFE();
 8001234:	bf20      	wfe
    __WFE();
 8001236:	bf20      	wfe
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001250:	2300      	movs	r3, #0
 8001252:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e29b      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 8087 	beq.w	800137a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800126c:	4b96      	ldr	r3, [pc, #600]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	2b04      	cmp	r3, #4
 8001276:	d00c      	beq.n	8001292 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001278:	4b93      	ldr	r3, [pc, #588]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 030c 	and.w	r3, r3, #12
 8001280:	2b08      	cmp	r3, #8
 8001282:	d112      	bne.n	80012aa <HAL_RCC_OscConfig+0x62>
 8001284:	4b90      	ldr	r3, [pc, #576]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800128c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001290:	d10b      	bne.n	80012aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001292:	4b8d      	ldr	r3, [pc, #564]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d06c      	beq.n	8001378 <HAL_RCC_OscConfig+0x130>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d168      	bne.n	8001378 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e275      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_OscConfig+0x7a>
 80012b4:	4b84      	ldr	r3, [pc, #528]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a83      	ldr	r2, [pc, #524]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	e02e      	b.n	8001320 <HAL_RCC_OscConfig+0xd8>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10c      	bne.n	80012e4 <HAL_RCC_OscConfig+0x9c>
 80012ca:	4b7f      	ldr	r3, [pc, #508]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a7e      	ldr	r2, [pc, #504]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	4b7c      	ldr	r3, [pc, #496]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a7b      	ldr	r2, [pc, #492]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	e01d      	b.n	8001320 <HAL_RCC_OscConfig+0xd8>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012ec:	d10c      	bne.n	8001308 <HAL_RCC_OscConfig+0xc0>
 80012ee:	4b76      	ldr	r3, [pc, #472]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a75      	ldr	r2, [pc, #468]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b73      	ldr	r3, [pc, #460]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a72      	ldr	r2, [pc, #456]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0xd8>
 8001308:	4b6f      	ldr	r3, [pc, #444]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a6e      	ldr	r2, [pc, #440]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800130e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	4b6c      	ldr	r3, [pc, #432]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a6b      	ldr	r2, [pc, #428]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800131a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800131e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d013      	beq.n	8001350 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001328:	f7ff fc9e 	bl	8000c68 <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001330:	f7ff fc9a 	bl	8000c68 <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b64      	cmp	r3, #100	@ 0x64
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e229      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	4b61      	ldr	r3, [pc, #388]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f0      	beq.n	8001330 <HAL_RCC_OscConfig+0xe8>
 800134e:	e014      	b.n	800137a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001350:	f7ff fc8a 	bl	8000c68 <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001358:	f7ff fc86 	bl	8000c68 <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	@ 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e215      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	4b57      	ldr	r3, [pc, #348]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f0      	bne.n	8001358 <HAL_RCC_OscConfig+0x110>
 8001376:	e000      	b.n	800137a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d069      	beq.n	800145a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001386:	4b50      	ldr	r3, [pc, #320]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00b      	beq.n	80013aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001392:	4b4d      	ldr	r3, [pc, #308]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b08      	cmp	r3, #8
 800139c:	d11c      	bne.n	80013d8 <HAL_RCC_OscConfig+0x190>
 800139e:	4b4a      	ldr	r3, [pc, #296]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d116      	bne.n	80013d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013aa:	4b47      	ldr	r3, [pc, #284]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d005      	beq.n	80013c2 <HAL_RCC_OscConfig+0x17a>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e1e9      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c2:	4b41      	ldr	r3, [pc, #260]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	493d      	ldr	r1, [pc, #244]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	e040      	b.n	800145a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d023      	beq.n	8001428 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013e0:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a38      	ldr	r2, [pc, #224]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc3c 	bl	8000c68 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f4:	f7ff fc38 	bl	8000c68 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e1c7      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001406:	4b30      	ldr	r3, [pc, #192]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f0      	beq.n	80013f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001412:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	691b      	ldr	r3, [r3, #16]
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4929      	ldr	r1, [pc, #164]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001422:	4313      	orrs	r3, r2
 8001424:	600b      	str	r3, [r1, #0]
 8001426:	e018      	b.n	800145a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001428:	4b27      	ldr	r3, [pc, #156]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a26      	ldr	r2, [pc, #152]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 800142e:	f023 0301 	bic.w	r3, r3, #1
 8001432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fc18 	bl	8000c68 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143c:	f7ff fc14 	bl	8000c68 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e1a3      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	4b1e      	ldr	r3, [pc, #120]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b00      	cmp	r3, #0
 8001464:	d038      	beq.n	80014d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d019      	beq.n	80014a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146e:	4b16      	ldr	r3, [pc, #88]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001472:	4a15      	ldr	r2, [pc, #84]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147a:	f7ff fbf5 	bl	8000c68 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001482:	f7ff fbf1 	bl	8000c68 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e180      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 8001496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x23a>
 80014a0:	e01a      	b.n	80014d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80014a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014a6:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <HAL_RCC_OscConfig+0x280>)
 80014a8:	f023 0301 	bic.w	r3, r3, #1
 80014ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014ae:	f7ff fbdb 	bl	8000c68 <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b4:	e00a      	b.n	80014cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b6:	f7ff fbd7 	bl	8000c68 <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d903      	bls.n	80014cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e166      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
 80014c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	4b92      	ldr	r3, [pc, #584]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80014ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1ee      	bne.n	80014b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a4 	beq.w	800162e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e6:	4b8c      	ldr	r3, [pc, #560]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10d      	bne.n	800150e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	4b89      	ldr	r3, [pc, #548]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f6:	4a88      	ldr	r2, [pc, #544]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80014f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fe:	4b86      	ldr	r3, [pc, #536]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150a:	2301      	movs	r3, #1
 800150c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800150e:	4b83      	ldr	r3, [pc, #524]	@ (800171c <HAL_RCC_OscConfig+0x4d4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001516:	2b00      	cmp	r3, #0
 8001518:	d118      	bne.n	800154c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800151a:	4b80      	ldr	r3, [pc, #512]	@ (800171c <HAL_RCC_OscConfig+0x4d4>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a7f      	ldr	r2, [pc, #508]	@ (800171c <HAL_RCC_OscConfig+0x4d4>)
 8001520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001526:	f7ff fb9f 	bl	8000c68 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152e:	f7ff fb9b 	bl	8000c68 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b64      	cmp	r3, #100	@ 0x64
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e12a      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001540:	4b76      	ldr	r3, [pc, #472]	@ (800171c <HAL_RCC_OscConfig+0x4d4>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d106      	bne.n	8001562 <HAL_RCC_OscConfig+0x31a>
 8001554:	4b70      	ldr	r3, [pc, #448]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001558:	4a6f      	ldr	r2, [pc, #444]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800155a:	f043 0301 	orr.w	r3, r3, #1
 800155e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001560:	e02d      	b.n	80015be <HAL_RCC_OscConfig+0x376>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d10c      	bne.n	8001584 <HAL_RCC_OscConfig+0x33c>
 800156a:	4b6b      	ldr	r3, [pc, #428]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800156c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800156e:	4a6a      	ldr	r2, [pc, #424]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001570:	f023 0301 	bic.w	r3, r3, #1
 8001574:	6713      	str	r3, [r2, #112]	@ 0x70
 8001576:	4b68      	ldr	r3, [pc, #416]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157a:	4a67      	ldr	r2, [pc, #412]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800157c:	f023 0304 	bic.w	r3, r3, #4
 8001580:	6713      	str	r3, [r2, #112]	@ 0x70
 8001582:	e01c      	b.n	80015be <HAL_RCC_OscConfig+0x376>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b05      	cmp	r3, #5
 800158a:	d10c      	bne.n	80015a6 <HAL_RCC_OscConfig+0x35e>
 800158c:	4b62      	ldr	r3, [pc, #392]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800158e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001590:	4a61      	ldr	r2, [pc, #388]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001592:	f043 0304 	orr.w	r3, r3, #4
 8001596:	6713      	str	r3, [r2, #112]	@ 0x70
 8001598:	4b5f      	ldr	r3, [pc, #380]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800159a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800159c:	4a5e      	ldr	r2, [pc, #376]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80015a4:	e00b      	b.n	80015be <HAL_RCC_OscConfig+0x376>
 80015a6:	4b5c      	ldr	r3, [pc, #368]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80015a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80015ac:	f023 0301 	bic.w	r3, r3, #1
 80015b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80015b2:	4b59      	ldr	r3, [pc, #356]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80015b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b6:	4a58      	ldr	r2, [pc, #352]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80015b8:	f023 0304 	bic.w	r3, r3, #4
 80015bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d015      	beq.n	80015f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c6:	f7ff fb4f 	bl	8000c68 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015cc:	e00a      	b.n	80015e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ce:	f7ff fb4b 	bl	8000c68 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015dc:	4293      	cmp	r3, r2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e0d8      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e4:	4b4c      	ldr	r3, [pc, #304]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0ee      	beq.n	80015ce <HAL_RCC_OscConfig+0x386>
 80015f0:	e014      	b.n	800161c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f2:	f7ff fb39 	bl	8000c68 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f8:	e00a      	b.n	8001610 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff fb35 	bl	8000c68 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001608:	4293      	cmp	r3, r2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e0c2      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001610:	4b41      	ldr	r3, [pc, #260]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1ee      	bne.n	80015fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800161c:	7dfb      	ldrb	r3, [r7, #23]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d105      	bne.n	800162e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001622:	4b3d      	ldr	r3, [pc, #244]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	4a3c      	ldr	r2, [pc, #240]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001628:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800162c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	2b00      	cmp	r3, #0
 8001634:	f000 80ae 	beq.w	8001794 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001638:	4b37      	ldr	r3, [pc, #220]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f003 030c 	and.w	r3, r3, #12
 8001640:	2b08      	cmp	r3, #8
 8001642:	d06d      	beq.n	8001720 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d14b      	bne.n	80016e4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164c:	4b32      	ldr	r3, [pc, #200]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a31      	ldr	r2, [pc, #196]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001652:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001658:	f7ff fb06 	bl	8000c68 <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fb02 	bl	8000c68 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e091      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	4b29      	ldr	r3, [pc, #164]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69da      	ldr	r2, [r3, #28]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	019b      	lsls	r3, r3, #6
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001694:	085b      	lsrs	r3, r3, #1
 8001696:	3b01      	subs	r3, #1
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	431a      	orrs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a8:	071b      	lsls	r3, r3, #28
 80016aa:	491b      	ldr	r1, [pc, #108]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016b0:	4b19      	ldr	r3, [pc, #100]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a18      	ldr	r2, [pc, #96]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016bc:	f7ff fad4 	bl	8000c68 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c4:	f7ff fad0 	bl	8000c68 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e05f      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d0f0      	beq.n	80016c4 <HAL_RCC_OscConfig+0x47c>
 80016e2:	e057      	b.n	8001794 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 80016ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f0:	f7ff faba 	bl	8000c68 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff fab6 	bl	8000c68 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e045      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	4b03      	ldr	r3, [pc, #12]	@ (8001718 <HAL_RCC_OscConfig+0x4d0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4b0>
 8001716:	e03d      	b.n	8001794 <HAL_RCC_OscConfig+0x54c>
 8001718:	40023800 	.word	0x40023800
 800171c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001720:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <HAL_RCC_OscConfig+0x558>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d030      	beq.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d129      	bne.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	429a      	cmp	r2, r3
 8001748:	d122      	bne.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001750:	4013      	ands	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001756:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001758:	4293      	cmp	r3, r2
 800175a:	d119      	bne.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001766:	085b      	lsrs	r3, r3, #1
 8001768:	3b01      	subs	r3, #1
 800176a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800176c:	429a      	cmp	r2, r3
 800176e:	d10f      	bne.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800177c:	429a      	cmp	r2, r3
 800177e:	d107      	bne.n	8001790 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0d0      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 030f 	and.w	r3, r3, #15
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d910      	bls.n	80017ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ca:	4b67      	ldr	r3, [pc, #412]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f023 020f 	bic.w	r2, r3, #15
 80017d2:	4965      	ldr	r1, [pc, #404]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	4b63      	ldr	r3, [pc, #396]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d001      	beq.n	80017ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e0b8      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d020      	beq.n	800183a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001804:	4b59      	ldr	r3, [pc, #356]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	4a58      	ldr	r2, [pc, #352]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 800180a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800180e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0308 	and.w	r3, r3, #8
 8001818:	2b00      	cmp	r3, #0
 800181a:	d005      	beq.n	8001828 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800181c:	4b53      	ldr	r3, [pc, #332]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	4a52      	ldr	r2, [pc, #328]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001822:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001826:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001828:	4b50      	ldr	r3, [pc, #320]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	494d      	ldr	r1, [pc, #308]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001836:	4313      	orrs	r3, r2
 8001838:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b00      	cmp	r3, #0
 8001844:	d040      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d107      	bne.n	800185e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184e:	4b47      	ldr	r3, [pc, #284]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d115      	bne.n	8001886 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e07f      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d107      	bne.n	8001876 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001866:	4b41      	ldr	r3, [pc, #260]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d109      	bne.n	8001886 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e073      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001876:	4b3d      	ldr	r3, [pc, #244]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e06b      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001886:	4b39      	ldr	r3, [pc, #228]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f023 0203 	bic.w	r2, r3, #3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	4936      	ldr	r1, [pc, #216]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001894:	4313      	orrs	r3, r2
 8001896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001898:	f7ff f9e6 	bl	8000c68 <HAL_GetTick>
 800189c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189e:	e00a      	b.n	80018b6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a0:	f7ff f9e2 	bl	8000c68 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e053      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018b6:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 020c 	and.w	r2, r3, #12
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d1eb      	bne.n	80018a0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018c8:	4b27      	ldr	r3, [pc, #156]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 030f 	and.w	r3, r3, #15
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d210      	bcs.n	80018f8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d6:	4b24      	ldr	r3, [pc, #144]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 020f 	bic.w	r2, r3, #15
 80018de:	4922      	ldr	r1, [pc, #136]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e6:	4b20      	ldr	r3, [pc, #128]	@ (8001968 <HAL_RCC_ClockConfig+0x1c4>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e032      	b.n	800195e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0304 	and.w	r3, r3, #4
 8001900:	2b00      	cmp	r3, #0
 8001902:	d008      	beq.n	8001916 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	4916      	ldr	r1, [pc, #88]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001912:	4313      	orrs	r3, r2
 8001914:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d009      	beq.n	8001936 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001922:	4b12      	ldr	r3, [pc, #72]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	490e      	ldr	r1, [pc, #56]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 8001932:	4313      	orrs	r3, r2
 8001934:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001936:	f000 f821 	bl	800197c <HAL_RCC_GetSysClockFreq>
 800193a:	4602      	mov	r2, r0
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <HAL_RCC_ClockConfig+0x1c8>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	490a      	ldr	r1, [pc, #40]	@ (8001970 <HAL_RCC_ClockConfig+0x1cc>)
 8001948:	5ccb      	ldrb	r3, [r1, r3]
 800194a:	fa22 f303 	lsr.w	r3, r2, r3
 800194e:	4a09      	ldr	r2, [pc, #36]	@ (8001974 <HAL_RCC_ClockConfig+0x1d0>)
 8001950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <HAL_RCC_ClockConfig+0x1d4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff f88a 	bl	8000a70 <HAL_InitTick>

  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40023c00 	.word	0x40023c00
 800196c:	40023800 	.word	0x40023800
 8001970:	0800785c 	.word	0x0800785c
 8001974:	20000000 	.word	0x20000000
 8001978:	20000004 	.word	0x20000004

0800197c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800197c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001980:	b094      	sub	sp, #80	@ 0x50
 8001982:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	647b      	str	r3, [r7, #68]	@ 0x44
 8001988:	2300      	movs	r3, #0
 800198a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800198c:	2300      	movs	r3, #0
 800198e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001994:	4b79      	ldr	r3, [pc, #484]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 030c 	and.w	r3, r3, #12
 800199c:	2b08      	cmp	r3, #8
 800199e:	d00d      	beq.n	80019bc <HAL_RCC_GetSysClockFreq+0x40>
 80019a0:	2b08      	cmp	r3, #8
 80019a2:	f200 80e1 	bhi.w	8001b68 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d002      	beq.n	80019b0 <HAL_RCC_GetSysClockFreq+0x34>
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d003      	beq.n	80019b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80019ae:	e0db      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019b0:	4b73      	ldr	r3, [pc, #460]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x204>)
 80019b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019b4:	e0db      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019b6:	4b72      	ldr	r3, [pc, #456]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x204>)
 80019b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019ba:	e0d8      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019bc:	4b6f      	ldr	r3, [pc, #444]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80019c6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d063      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019d2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	099b      	lsrs	r3, r3, #6
 80019d8:	2200      	movs	r2, #0
 80019da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80019e6:	2300      	movs	r3, #0
 80019e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80019ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019ee:	4622      	mov	r2, r4
 80019f0:	462b      	mov	r3, r5
 80019f2:	f04f 0000 	mov.w	r0, #0
 80019f6:	f04f 0100 	mov.w	r1, #0
 80019fa:	0159      	lsls	r1, r3, #5
 80019fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a00:	0150      	lsls	r0, r2, #5
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4621      	mov	r1, r4
 8001a08:	1a51      	subs	r1, r2, r1
 8001a0a:	6139      	str	r1, [r7, #16]
 8001a0c:	4629      	mov	r1, r5
 8001a0e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a20:	4659      	mov	r1, fp
 8001a22:	018b      	lsls	r3, r1, #6
 8001a24:	4651      	mov	r1, sl
 8001a26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a2a:	4651      	mov	r1, sl
 8001a2c:	018a      	lsls	r2, r1, #6
 8001a2e:	4651      	mov	r1, sl
 8001a30:	ebb2 0801 	subs.w	r8, r2, r1
 8001a34:	4659      	mov	r1, fp
 8001a36:	eb63 0901 	sbc.w	r9, r3, r1
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a4e:	4690      	mov	r8, r2
 8001a50:	4699      	mov	r9, r3
 8001a52:	4623      	mov	r3, r4
 8001a54:	eb18 0303 	adds.w	r3, r8, r3
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	462b      	mov	r3, r5
 8001a5c:	eb49 0303 	adc.w	r3, r9, r3
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a6e:	4629      	mov	r1, r5
 8001a70:	028b      	lsls	r3, r1, #10
 8001a72:	4621      	mov	r1, r4
 8001a74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a78:	4621      	mov	r1, r4
 8001a7a:	028a      	lsls	r2, r1, #10
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a82:	2200      	movs	r2, #0
 8001a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a8c:	f7fe fc22 	bl	80002d4 <__aeabi_uldivmod>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4613      	mov	r3, r2
 8001a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a98:	e058      	b.n	8001b4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a9a:	4b38      	ldr	r3, [pc, #224]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	099b      	lsrs	r3, r3, #6
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aaa:	623b      	str	r3, [r7, #32]
 8001aac:	2300      	movs	r3, #0
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ab4:	4642      	mov	r2, r8
 8001ab6:	464b      	mov	r3, r9
 8001ab8:	f04f 0000 	mov.w	r0, #0
 8001abc:	f04f 0100 	mov.w	r1, #0
 8001ac0:	0159      	lsls	r1, r3, #5
 8001ac2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ac6:	0150      	lsls	r0, r2, #5
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4641      	mov	r1, r8
 8001ace:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ad2:	4649      	mov	r1, r9
 8001ad4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ae4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ae8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001aec:	ebb2 040a 	subs.w	r4, r2, sl
 8001af0:	eb63 050b 	sbc.w	r5, r3, fp
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	00eb      	lsls	r3, r5, #3
 8001afe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b02:	00e2      	lsls	r2, r4, #3
 8001b04:	4614      	mov	r4, r2
 8001b06:	461d      	mov	r5, r3
 8001b08:	4643      	mov	r3, r8
 8001b0a:	18e3      	adds	r3, r4, r3
 8001b0c:	603b      	str	r3, [r7, #0]
 8001b0e:	464b      	mov	r3, r9
 8001b10:	eb45 0303 	adc.w	r3, r5, r3
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b22:	4629      	mov	r1, r5
 8001b24:	028b      	lsls	r3, r1, #10
 8001b26:	4621      	mov	r1, r4
 8001b28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b2c:	4621      	mov	r1, r4
 8001b2e:	028a      	lsls	r2, r1, #10
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b36:	2200      	movs	r2, #0
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	61fa      	str	r2, [r7, #28]
 8001b3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b40:	f7fe fbc8 	bl	80002d4 <__aeabi_uldivmod>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4613      	mov	r3, r2
 8001b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	0c1b      	lsrs	r3, r3, #16
 8001b52:	f003 0303 	and.w	r3, r3, #3
 8001b56:	3301      	adds	r3, #1
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b66:	e002      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3750      	adds	r7, #80	@ 0x50
 8001b74:	46bd      	mov	sp, r7
 8001b76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	00f42400 	.word	0x00f42400

08001b84 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000000 	.word	0x20000000

08001b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ba0:	f7ff fff0 	bl	8001b84 <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0a9b      	lsrs	r3, r3, #10
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4903      	ldr	r1, [pc, #12]	@ (8001bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	0800786c 	.word	0x0800786c

08001bc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bd4:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 0203 	and.w	r2, r3, #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	08db      	lsrs	r3, r3, #3
 8001bfe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c06:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <HAL_RCC_GetClockConfig+0x60>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 020f 	and.w	r2, r3, #15
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	601a      	str	r2, [r3, #0]
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40023c00 	.word	0x40023c00

08001c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e049      	b.n	8001cce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d106      	bne.n	8001c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f841 	bl	8001cd6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2202      	movs	r2, #2
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3304      	adds	r3, #4
 8001c64:	4619      	mov	r1, r3
 8001c66:	4610      	mov	r0, r2
 8001c68:	f000 f9e8 	bl	800203c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d001      	beq.n	8001d04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e054      	b.n	8001dae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2202      	movs	r2, #2
 8001d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68da      	ldr	r2, [r3, #12]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f042 0201 	orr.w	r2, r2, #1
 8001d1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a26      	ldr	r2, [pc, #152]	@ (8001dbc <HAL_TIM_Base_Start_IT+0xd0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d022      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2e:	d01d      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a22      	ldr	r2, [pc, #136]	@ (8001dc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d018      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a21      	ldr	r2, [pc, #132]	@ (8001dc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d013      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00e      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a1e      	ldr	r2, [pc, #120]	@ (8001dcc <HAL_TIM_Base_Start_IT+0xe0>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d009      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd0 <HAL_TIM_Base_Start_IT+0xe4>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d004      	beq.n	8001d6c <HAL_TIM_Base_Start_IT+0x80>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd4 <HAL_TIM_Base_Start_IT+0xe8>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d115      	bne.n	8001d98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <HAL_TIM_Base_Start_IT+0xec>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2b06      	cmp	r3, #6
 8001d7c:	d015      	beq.n	8001daa <HAL_TIM_Base_Start_IT+0xbe>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d84:	d011      	beq.n	8001daa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 0201 	orr.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d96:	e008      	b.n	8001daa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f042 0201 	orr.w	r2, r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	e000      	b.n	8001dac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001daa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40010000 	.word	0x40010000
 8001dc0:	40000400 	.word	0x40000400
 8001dc4:	40000800 	.word	0x40000800
 8001dc8:	40000c00 	.word	0x40000c00
 8001dcc:	40010400 	.word	0x40010400
 8001dd0:	40014000 	.word	0x40014000
 8001dd4:	40001800 	.word	0x40001800
 8001dd8:	00010007 	.word	0x00010007

08001ddc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d020      	beq.n	8001e40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d01b      	beq.n	8001e40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0202 	mvn.w	r2, #2
 8001e10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f8e9 	bl	8001ffe <HAL_TIM_IC_CaptureCallback>
 8001e2c:	e005      	b.n	8001e3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f8db 	bl	8001fea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f8ec 	bl	8002012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d020      	beq.n	8001e8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d01b      	beq.n	8001e8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f06f 0204 	mvn.w	r2, #4
 8001e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2202      	movs	r2, #2
 8001e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f8c3 	bl	8001ffe <HAL_TIM_IC_CaptureCallback>
 8001e78:	e005      	b.n	8001e86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f8b5 	bl	8001fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 f8c6 	bl	8002012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d020      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f003 0308 	and.w	r3, r3, #8
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01b      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f06f 0208 	mvn.w	r2, #8
 8001ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2204      	movs	r2, #4
 8001eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f89d 	bl	8001ffe <HAL_TIM_IC_CaptureCallback>
 8001ec4:	e005      	b.n	8001ed2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f88f 	bl	8001fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f000 f8a0 	bl	8002012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d020      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f003 0310 	and.w	r3, r3, #16
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d01b      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0210 	mvn.w	r2, #16
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2208      	movs	r2, #8
 8001efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f877 	bl	8001ffe <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f869 	bl	8001fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f87a 	bl	8002012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00c      	beq.n	8001f48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d007      	beq.n	8001f48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0201 	mvn.w	r2, #1
 8001f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7fe fd58 	bl	80009f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d104      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00c      	beq.n	8001f76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d007      	beq.n	8001f76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 f919 	bl	80021a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00c      	beq.n	8001f9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d007      	beq.n	8001f9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f911 	bl	80021bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00c      	beq.n	8001fbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d007      	beq.n	8001fbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f834 	bl	8002026 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00c      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0320 	and.w	r3, r3, #32
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d007      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f06f 0220 	mvn.w	r2, #32
 8001fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f000 f8d9 	bl	8002194 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
	...

0800203c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a46      	ldr	r2, [pc, #280]	@ (8002168 <TIM_Base_SetConfig+0x12c>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d013      	beq.n	800207c <TIM_Base_SetConfig+0x40>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800205a:	d00f      	beq.n	800207c <TIM_Base_SetConfig+0x40>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a43      	ldr	r2, [pc, #268]	@ (800216c <TIM_Base_SetConfig+0x130>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d00b      	beq.n	800207c <TIM_Base_SetConfig+0x40>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a42      	ldr	r2, [pc, #264]	@ (8002170 <TIM_Base_SetConfig+0x134>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d007      	beq.n	800207c <TIM_Base_SetConfig+0x40>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a41      	ldr	r2, [pc, #260]	@ (8002174 <TIM_Base_SetConfig+0x138>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d003      	beq.n	800207c <TIM_Base_SetConfig+0x40>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a40      	ldr	r2, [pc, #256]	@ (8002178 <TIM_Base_SetConfig+0x13c>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d108      	bne.n	800208e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a35      	ldr	r2, [pc, #212]	@ (8002168 <TIM_Base_SetConfig+0x12c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d02b      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800209c:	d027      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a32      	ldr	r2, [pc, #200]	@ (800216c <TIM_Base_SetConfig+0x130>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d023      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a31      	ldr	r2, [pc, #196]	@ (8002170 <TIM_Base_SetConfig+0x134>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d01f      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a30      	ldr	r2, [pc, #192]	@ (8002174 <TIM_Base_SetConfig+0x138>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d01b      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a2f      	ldr	r2, [pc, #188]	@ (8002178 <TIM_Base_SetConfig+0x13c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d017      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a2e      	ldr	r2, [pc, #184]	@ (800217c <TIM_Base_SetConfig+0x140>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d013      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002180 <TIM_Base_SetConfig+0x144>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d00f      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002184 <TIM_Base_SetConfig+0x148>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d00b      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002188 <TIM_Base_SetConfig+0x14c>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d007      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a2a      	ldr	r2, [pc, #168]	@ (800218c <TIM_Base_SetConfig+0x150>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d003      	beq.n	80020ee <TIM_Base_SetConfig+0xb2>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a29      	ldr	r2, [pc, #164]	@ (8002190 <TIM_Base_SetConfig+0x154>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d108      	bne.n	8002100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	4313      	orrs	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a10      	ldr	r2, [pc, #64]	@ (8002168 <TIM_Base_SetConfig+0x12c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d003      	beq.n	8002134 <TIM_Base_SetConfig+0xf8>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <TIM_Base_SetConfig+0x13c>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d103      	bne.n	800213c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b01      	cmp	r3, #1
 800214c:	d105      	bne.n	800215a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	f023 0201 	bic.w	r2, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	611a      	str	r2, [r3, #16]
  }
}
 800215a:	bf00      	nop
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40010000 	.word	0x40010000
 800216c:	40000400 	.word	0x40000400
 8002170:	40000800 	.word	0x40000800
 8002174:	40000c00 	.word	0x40000c00
 8002178:	40010400 	.word	0x40010400
 800217c:	40014000 	.word	0x40014000
 8002180:	40014400 	.word	0x40014400
 8002184:	40014800 	.word	0x40014800
 8002188:	40001800 	.word	0x40001800
 800218c:	40001c00 	.word	0x40001c00
 8002190:	40002000 	.word	0x40002000

08002194 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f103 0208 	add.w	r2, r3, #8
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f103 0208 	add.w	r2, r3, #8
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f103 0208 	add.w	r2, r3, #8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8002204:	f240 1019 	movw	r0, #281	@ 0x119
 8002208:	f004 fec2 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8002222:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8002226:	f004 feb3 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b084      	sub	sp, #16
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002248:	d103      	bne.n	8002252 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	e00c      	b.n	800226c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3308      	adds	r3, #8
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	e002      	b.n	8002260 <vListInsert+0x2e>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	429a      	cmp	r2, r3
 800226a:	d2f6      	bcs.n	800225a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8002298:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 800229c:	f004 fe78 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 80022a0:	bf00      	nop
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6892      	ldr	r2, [r2, #8]
 80022be:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6852      	ldr	r2, [r2, #4]
 80022c8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d103      	bne.n	80022dc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	1e5a      	subs	r2, r3, #1
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4619      	mov	r1, r3
 80022f2:	f240 101d 	movw	r0, #285	@ 0x11d
 80022f6:	f004 fe87 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002312:	2301      	movs	r3, #1
 8002314:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10d      	bne.n	800233c <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8002320:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002324:	b672      	cpsid	i
 8002326:	f383 8811 	msr	BASEPRI, r3
 800232a:	f3bf 8f6f 	isb	sy
 800232e:	f3bf 8f4f 	dsb	sy
 8002332:	b662      	cpsie	i
 8002334:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d05d      	beq.n	80023fe <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002346:	2b00      	cmp	r3, #0
 8002348:	d059      	beq.n	80023fe <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002352:	2100      	movs	r1, #0
 8002354:	fba3 2302 	umull	r2, r3, r3, r2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d000      	beq.n	800235e <xQueueGenericReset+0x56>
 800235c:	2101      	movs	r1, #1
 800235e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002360:	2b00      	cmp	r3, #0
 8002362:	d14c      	bne.n	80023fe <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8002364:	f002 f97e 	bl	8004664 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002370:	6939      	ldr	r1, [r7, #16]
 8002372:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	441a      	add	r2, r3
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2200      	movs	r2, #0
 8002382:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002394:	3b01      	subs	r3, #1
 8002396:	6939      	ldr	r1, [r7, #16]
 8002398:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800239a:	fb01 f303 	mul.w	r3, r1, r3
 800239e:	441a      	add	r2, r3
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	22ff      	movs	r2, #255	@ 0xff
 80023a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	22ff      	movs	r2, #255	@ 0xff
 80023b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d114      	bne.n	80023e4 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d01a      	beq.n	80023f8 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	3310      	adds	r3, #16
 80023c6:	4618      	mov	r0, r3
 80023c8:	f001 f9a4 	bl	8003714 <xTaskRemoveFromEventList>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d012      	beq.n	80023f8 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80023d2:	4b19      	ldr	r3, [pc, #100]	@ (8002438 <xQueueGenericReset+0x130>)
 80023d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	f3bf 8f4f 	dsb	sy
 80023de:	f3bf 8f6f 	isb	sy
 80023e2:	e009      	b.n	80023f8 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	3310      	adds	r3, #16
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fef1 	bl	80021d0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	3324      	adds	r3, #36	@ 0x24
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff feec 	bl	80021d0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80023f8:	f002 f96a 	bl	80046d0 <vPortExitCritical>
 80023fc:	e001      	b.n	8002402 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <xQueueGenericReset+0x11c>
    __asm volatile
 8002408:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800240c:	b672      	cpsid	i
 800240e:	f383 8811 	msr	BASEPRI, r3
 8002412:	f3bf 8f6f 	isb	sy
 8002416:	f3bf 8f4f 	dsb	sy
 800241a:	b662      	cpsie	i
 800241c:	60bb      	str	r3, [r7, #8]
}
 800241e:	bf00      	nop
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	4619      	mov	r1, r3
 8002428:	2096      	movs	r0, #150	@ 0x96
 800242a:	f004 fded 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800242e:	697b      	ldr	r3, [r7, #20]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	e000ed04 	.word	0xe000ed04

0800243c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800243c:	b580      	push	{r7, lr}
 800243e:	b08a      	sub	sp, #40	@ 0x28
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	4613      	mov	r3, r2
 8002448:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800244a:	2300      	movs	r3, #0
 800244c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d02e      	beq.n	80024b2 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002454:	2100      	movs	r1, #0
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	fba3 2302 	umull	r2, r3, r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d000      	beq.n	8002464 <xQueueGenericCreate+0x28>
 8002462:	2101      	movs	r1, #1
 8002464:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002466:	2b00      	cmp	r3, #0
 8002468:	d123      	bne.n	80024b2 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002472:	f113 0f55 	cmn.w	r3, #85	@ 0x55
 8002476:	d81c      	bhi.n	80024b2 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	fb02 f303 	mul.w	r3, r2, r3
 8002480:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	3354      	adds	r3, #84	@ 0x54
 8002486:	4618      	mov	r0, r3
 8002488:	f002 fa28 	bl	80048dc <pvPortMalloc>
 800248c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d01f      	beq.n	80024d4 <xQueueGenericCreate+0x98>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	3354      	adds	r3, #84	@ 0x54
 800249c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800249e:	79fa      	ldrb	r2, [r7, #7]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	4613      	mov	r3, r2
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 f820 	bl	80024f0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80024b0:	e010      	b.n	80024d4 <xQueueGenericCreate+0x98>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10d      	bne.n	80024d4 <xQueueGenericCreate+0x98>
    __asm volatile
 80024b8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80024bc:	b672      	cpsid	i
 80024be:	f383 8811 	msr	BASEPRI, r3
 80024c2:	f3bf 8f6f 	isb	sy
 80024c6:	f3bf 8f4f 	dsb	sy
 80024ca:	b662      	cpsie	i
 80024cc:	613b      	str	r3, [r7, #16]
}
 80024ce:	bf00      	nop
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <xQueueGenericCreate+0x94>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f004 ff30 	bl	800733c <SEGGER_SYSVIEW_ShrinkId>
 80024dc:	4603      	mov	r3, r0
 80024de:	4619      	mov	r1, r3
 80024e0:	2098      	movs	r0, #152	@ 0x98
 80024e2:	f004 fd91 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 80024e6:	69fb      	ldr	r3, [r7, #28]
    }
 80024e8:	4618      	mov	r0, r3
 80024ea:	3720      	adds	r7, #32
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d103      	bne.n	800250c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	e002      	b.n	8002512 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800251e:	2101      	movs	r1, #1
 8002520:	69b8      	ldr	r0, [r7, #24]
 8002522:	f7ff fef1 	bl	8002308 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_TRACE_FACILITY */

    #if ( configUSE_QUEUE_SETS == 1 )
    {
        pxNewQueue->pxQueueSetContainer = NULL;
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	2200      	movs	r2, #0
 8002532:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002534:	bf00      	nop
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	@ 0x30
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002548:	2300      	movs	r3, #0
 800254a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10d      	bne.n	8002572 <xQueueReceive+0x36>
    __asm volatile
 8002556:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800255a:	b672      	cpsid	i
 800255c:	f383 8811 	msr	BASEPRI, r3
 8002560:	f3bf 8f6f 	isb	sy
 8002564:	f3bf 8f4f 	dsb	sy
 8002568:	b662      	cpsie	i
 800256a:	623b      	str	r3, [r7, #32]
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	e7fd      	b.n	800256e <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d103      	bne.n	8002580 <xQueueReceive+0x44>
 8002578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <xQueueReceive+0x48>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <xQueueReceive+0x4a>
 8002584:	2300      	movs	r3, #0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10d      	bne.n	80025a6 <xQueueReceive+0x6a>
    __asm volatile
 800258a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800258e:	b672      	cpsid	i
 8002590:	f383 8811 	msr	BASEPRI, r3
 8002594:	f3bf 8f6f 	isb	sy
 8002598:	f3bf 8f4f 	dsb	sy
 800259c:	b662      	cpsie	i
 800259e:	61fb      	str	r3, [r7, #28]
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	e7fd      	b.n	80025a2 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025a6:	f001 fadf 	bl	8003b68 <xTaskGetSchedulerState>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d102      	bne.n	80025b6 <xQueueReceive+0x7a>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <xQueueReceive+0x7e>
 80025b6:	2301      	movs	r3, #1
 80025b8:	e000      	b.n	80025bc <xQueueReceive+0x80>
 80025ba:	2300      	movs	r3, #0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d10d      	bne.n	80025dc <xQueueReceive+0xa0>
    __asm volatile
 80025c0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80025c4:	b672      	cpsid	i
 80025c6:	f383 8811 	msr	BASEPRI, r3
 80025ca:	f3bf 8f6f 	isb	sy
 80025ce:	f3bf 8f4f 	dsb	sy
 80025d2:	b662      	cpsie	i
 80025d4:	61bb      	str	r3, [r7, #24]
}
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80025dc:	f002 f842 	bl	8004664 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80025e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d023      	beq.n	8002634 <xQueueReceive+0xf8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80025ec:	68b9      	ldr	r1, [r7, #8]
 80025ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025f0:	f000 f902 	bl	80027f8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80025f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f6:	1e5a      	subs	r2, r3, #1
 80025f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025fa:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00f      	beq.n	8002624 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002606:	3310      	adds	r3, #16
 8002608:	4618      	mov	r0, r3
 800260a:	f001 f883 	bl	8003714 <xTaskRemoveFromEventList>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002614:	4b42      	ldr	r3, [pc, #264]	@ (8002720 <xQueueReceive+0x1e4>)
 8002616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	f3bf 8f4f 	dsb	sy
 8002620:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002624:	f002 f854 	bl	80046d0 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8002628:	2101      	movs	r1, #1
 800262a:	20a4      	movs	r0, #164	@ 0xa4
 800262c:	f004 fcec 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8002630:	2301      	movs	r3, #1
 8002632:	e071      	b.n	8002718 <xQueueReceive+0x1dc>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d107      	bne.n	800264a <xQueueReceive+0x10e>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800263a:	f002 f849 	bl	80046d0 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800263e:	2100      	movs	r1, #0
 8002640:	20a4      	movs	r0, #164	@ 0xa4
 8002642:	f004 fce1 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8002646:	2300      	movs	r3, #0
 8002648:	e066      	b.n	8002718 <xQueueReceive+0x1dc>
                }
                else if( xEntryTimeSet == pdFALSE )
 800264a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <xQueueReceive+0x122>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002650:	f107 0310 	add.w	r3, r7, #16
 8002654:	4618      	mov	r0, r3
 8002656:	f001 f93f 	bl	80038d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800265a:	2301      	movs	r3, #1
 800265c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800265e:	f002 f837 	bl	80046d0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002662:	f000 fcf7 	bl	8003054 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002666:	f001 fffd 	bl	8004664 <vPortEnterCritical>
 800266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002670:	b25b      	sxtb	r3, r3
 8002672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002676:	d103      	bne.n	8002680 <xQueueReceive+0x144>
 8002678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002682:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002686:	b25b      	sxtb	r3, r3
 8002688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268c:	d103      	bne.n	8002696 <xQueueReceive+0x15a>
 800268e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002696:	f002 f81b 	bl	80046d0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800269a:	1d3a      	adds	r2, r7, #4
 800269c:	f107 0310 	add.w	r3, r7, #16
 80026a0:	4611      	mov	r1, r2
 80026a2:	4618      	mov	r0, r3
 80026a4:	f001 f930 	bl	8003908 <xTaskCheckForTimeOut>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d123      	bne.n	80026f6 <xQueueReceive+0x1ba>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80026b0:	f000 f927 	bl	8002902 <prvIsQueueEmpty>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d017      	beq.n	80026ea <xQueueReceive+0x1ae>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80026ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026bc:	3324      	adds	r3, #36	@ 0x24
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	4611      	mov	r1, r2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 ffb0 	bl	8003628 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80026c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80026ca:	f000 f8bb 	bl	8002844 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80026ce:	f000 fccf 	bl	8003070 <xTaskResumeAll>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d181      	bne.n	80025dc <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 80026d8:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <xQueueReceive+0x1e4>)
 80026da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	f3bf 8f4f 	dsb	sy
 80026e4:	f3bf 8f6f 	isb	sy
 80026e8:	e778      	b.n	80025dc <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80026ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80026ec:	f000 f8aa 	bl	8002844 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80026f0:	f000 fcbe 	bl	8003070 <xTaskResumeAll>
 80026f4:	e772      	b.n	80025dc <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80026f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80026f8:	f000 f8a4 	bl	8002844 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80026fc:	f000 fcb8 	bl	8003070 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002700:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002702:	f000 f8fe 	bl	8002902 <prvIsQueueEmpty>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	f43f af67 	beq.w	80025dc <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800270e:	2100      	movs	r1, #0
 8002710:	20a4      	movs	r0, #164	@ 0xa4
 8002712:	f004 fc79 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8002716:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8002718:	4618      	mov	r0, r3
 800271a:	3730      	adds	r7, #48	@ 0x30
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	e000ed04 	.word	0xe000ed04

08002724 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002730:	2300      	movs	r3, #0
 8002732:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002738:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10d      	bne.n	800275e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d14d      	bne.n	80027e6 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	4618      	mov	r0, r3
 8002750:	f001 fa2c 	bl	8003bac <xTaskPriorityDisinherit>
 8002754:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	e043      	b.n	80027e6 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d119      	bne.n	8002798 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6858      	ldr	r0, [r3, #4]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	461a      	mov	r2, r3
 800276e:	68b9      	ldr	r1, [r7, #8]
 8002770:	f004 ffb4 	bl	80076dc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277c:	441a      	add	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	429a      	cmp	r2, r3
 800278c:	d32b      	bcc.n	80027e6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	e026      	b.n	80027e6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	68d8      	ldr	r0, [r3, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a0:	461a      	mov	r2, r3
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	f004 ff9a 	bl	80076dc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	425b      	negs	r3, r3
 80027b2:	441a      	add	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d207      	bcs.n	80027d4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027cc:	425b      	negs	r3, r3
 80027ce:	441a      	add	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d105      	bne.n	80027e6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80027ee:	697b      	ldr	r3, [r7, #20]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d018      	beq.n	800283c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	441a      	add	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	429a      	cmp	r2, r3
 8002822:	d303      	bcc.n	800282c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68d9      	ldr	r1, [r3, #12]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	461a      	mov	r2, r3
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f004 ff50 	bl	80076dc <memcpy>
    }
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800284c:	f001 ff0a 	bl	8004664 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002856:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002858:	e01e      	b.n	8002898 <prvUnlockQueue+0x54>
        {
            /* Data was posted while the queue was locked.  Are any tasks
             * blocked waiting for data to become available? */
            #if ( configUSE_QUEUE_SETS == 1 )
            {
                if( pxQueue->pxQueueSetContainer != NULL )
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800285e:	2b00      	cmp	r3, #0
 8002860:	d008      	beq.n	8002874 <prvUnlockQueue+0x30>
                {
                    if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f8ed 	bl	8002a42 <prvNotifyQueueSetContainer>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d010      	beq.n	8002890 <prvUnlockQueue+0x4c>
                    {
                        /* The queue is a member of a queue set, and posting to
                         * the queue set caused a higher priority task to unblock.
                         * A context switch is required. */
                        vTaskMissedYield();
 800286e:	f001 f8bb 	bl	80039e8 <vTaskMissedYield>
 8002872:	e00d      	b.n	8002890 <prvUnlockQueue+0x4c>
                else
                {
                    /* Tasks that are removed from the event list will get
                     * added to the pending ready list as the scheduler is still
                     * suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	2b00      	cmp	r3, #0
 800287a:	d012      	beq.n	80028a2 <prvUnlockQueue+0x5e>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3324      	adds	r3, #36	@ 0x24
 8002880:	4618      	mov	r0, r3
 8002882:	f000 ff47 	bl	8003714 <xTaskRemoveFromEventList>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <prvUnlockQueue+0x4c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            vTaskMissedYield();
 800288c:	f001 f8ac 	bl	80039e8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002890:	7bfb      	ldrb	r3, [r7, #15]
 8002892:	3b01      	subs	r3, #1
 8002894:	b2db      	uxtb	r3, r3
 8002896:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002898:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289c:	2b00      	cmp	r3, #0
 800289e:	dcdc      	bgt.n	800285a <prvUnlockQueue+0x16>
 80028a0:	e000      	b.n	80028a4 <prvUnlockQueue+0x60>
                        break;
 80028a2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	22ff      	movs	r2, #255	@ 0xff
 80028a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80028ac:	f001 ff10 	bl	80046d0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80028b0:	f001 fed8 	bl	8004664 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80028ba:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80028bc:	e011      	b.n	80028e2 <prvUnlockQueue+0x9e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d012      	beq.n	80028ec <prvUnlockQueue+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3310      	adds	r3, #16
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 ff22 	bl	8003714 <xTaskRemoveFromEventList>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <prvUnlockQueue+0x96>
                {
                    vTaskMissedYield();
 80028d6:	f001 f887 	bl	80039e8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80028da:	7bbb      	ldrb	r3, [r7, #14]
 80028dc:	3b01      	subs	r3, #1
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80028e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	dce9      	bgt.n	80028be <prvUnlockQueue+0x7a>
 80028ea:	e000      	b.n	80028ee <prvUnlockQueue+0xaa>
            }
            else
            {
                break;
 80028ec:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	22ff      	movs	r2, #255	@ 0xff
 80028f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80028f6:	f001 feeb 	bl	80046d0 <vPortExitCritical>
}
 80028fa:	bf00      	nop
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800290a:	f001 feab 	bl	8004664 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002912:	2b00      	cmp	r3, #0
 8002914:	d102      	bne.n	800291c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002916:	2301      	movs	r3, #1
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	e001      	b.n	8002920 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800291c:	2300      	movs	r3, #0
 800291e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002920:	f001 fed6 	bl	80046d0 <vPortExitCritical>

    return xReturn;
 8002924:	68fb      	ldr	r3, [r7, #12]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
	...

08002930 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800293a:	2300      	movs	r3, #0
 800293c:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10d      	bne.n	8002960 <vQueueAddToRegistry+0x30>
    __asm volatile
 8002944:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002948:	b672      	cpsid	i
 800294a:	f383 8811 	msr	BASEPRI, r3
 800294e:	f3bf 8f6f 	isb	sy
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	b662      	cpsie	i
 8002958:	60fb      	str	r3, [r7, #12]
}
 800295a:	bf00      	nop
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d024      	beq.n	80029b0 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	e01e      	b.n	80029aa <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800296c:	4a18      	ldr	r2, [pc, #96]	@ (80029d0 <vQueueAddToRegistry+0xa0>)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4413      	add	r3, r2
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	429a      	cmp	r2, r3
 800297a:	d105      	bne.n	8002988 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4a13      	ldr	r2, [pc, #76]	@ (80029d0 <vQueueAddToRegistry+0xa0>)
 8002982:	4413      	add	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
                    break;
 8002986:	e013      	b.n	80029b0 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10a      	bne.n	80029a4 <vQueueAddToRegistry+0x74>
 800298e:	4a10      	ldr	r2, [pc, #64]	@ (80029d0 <vQueueAddToRegistry+0xa0>)
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d104      	bne.n	80029a4 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4a0c      	ldr	r2, [pc, #48]	@ (80029d0 <vQueueAddToRegistry+0xa0>)
 80029a0:	4413      	add	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	3301      	adds	r3, #1
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2b07      	cmp	r3, #7
 80029ae:	d9dd      	bls.n	800296c <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d005      	beq.n	80029c2 <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 80029c2:	20b6      	movs	r0, #182	@ 0xb6
 80029c4:	f004 fae4 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80029c8:	bf00      	nop
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20000088 	.word	0x20000088

080029d4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80029e4:	f001 fe3e 	bl	8004664 <vPortEnterCritical>
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80029ee:	b25b      	sxtb	r3, r3
 80029f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f4:	d103      	bne.n	80029fe <vQueueWaitForMessageRestricted+0x2a>
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d103      	bne.n	8002a14 <vQueueWaitForMessageRestricted+0x40>
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a14:	f001 fe5c 	bl	80046d0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d106      	bne.n	8002a2e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	3324      	adds	r3, #36	@ 0x24
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	68b9      	ldr	r1, [r7, #8]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 fe27 	bl	800367c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002a2e:	6978      	ldr	r0, [r7, #20]
 8002a30:	f7ff ff08 	bl	8002844 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8002a34:	20b9      	movs	r0, #185	@ 0xb9
 8002a36:	f004 faab 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8002a3a:	bf00      	nop
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
    {
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b08a      	sub	sp, #40	@ 0x28
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
        Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a4e:	623b      	str	r3, [r7, #32]
        BaseType_t xReturn = pdFALSE;
 8002a50:	2300      	movs	r3, #0
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
        /* This function must be called form a critical section. */

        /* The following line is not reachable in unit tests because every call
         * to prvNotifyQueueSetContainer is preceded by a check that
         * pxQueueSetContainer != NULL */
        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10d      	bne.n	8002a76 <prvNotifyQueueSetContainer+0x34>
    __asm volatile
 8002a5a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002a5e:	b672      	cpsid	i
 8002a60:	f383 8811 	msr	BASEPRI, r3
 8002a64:	f3bf 8f6f 	isb	sy
 8002a68:	f3bf 8f4f 	dsb	sy
 8002a6c:	b662      	cpsie	i
 8002a6e:	617b      	str	r3, [r7, #20]
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	e7fd      	b.n	8002a72 <prvNotifyQueueSetContainer+0x30>
        configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a7a:	6a3b      	ldr	r3, [r7, #32]
 8002a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d30d      	bcc.n	8002a9e <prvNotifyQueueSetContainer+0x5c>
    __asm volatile
 8002a82:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002a86:	b672      	cpsid	i
 8002a88:	f383 8811 	msr	BASEPRI, r3
 8002a8c:	f3bf 8f6f 	isb	sy
 8002a90:	f3bf 8f4f 	dsb	sy
 8002a94:	b662      	cpsie	i
 8002a96:	613b      	str	r3, [r7, #16]
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
 8002a9c:	e7fd      	b.n	8002a9a <prvNotifyQueueSetContainer+0x58>

        if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8002a9e:	6a3b      	ldr	r3, [r7, #32]
 8002aa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aa2:	6a3b      	ldr	r3, [r7, #32]
 8002aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d23f      	bcs.n	8002b2a <prvNotifyQueueSetContainer+0xe8>
        {
            const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ab0:	77fb      	strb	r3, [r7, #31]

            traceQUEUE_SET_SEND( pxQueueSetContainer );

            /* The data copied is the handle of the queue that contains data. */
            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	6a38      	ldr	r0, [r7, #32]
 8002aba:	f7ff fe33 	bl	8002724 <prvCopyDataToQueue>
 8002abe:	6278      	str	r0, [r7, #36]	@ 0x24

            if( cTxLock == queueUNLOCKED )
 8002ac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac8:	d10e      	bne.n	8002ae8 <prvNotifyQueueSetContainer+0xa6>
            {
                if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d02b      	beq.n	8002b2a <prvNotifyQueueSetContainer+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	3324      	adds	r3, #36	@ 0x24
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 fe1c 	bl	8003714 <xTaskRemoveFromEventList>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d023      	beq.n	8002b2a <prvNotifyQueueSetContainer+0xe8>
                    {
                        /* The task waiting has a higher priority. */
                        xReturn = pdTRUE;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ae6:	e020      	b.n	8002b2a <prvNotifyQueueSetContainer+0xe8>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                prvIncrementQueueTxLock( pxQueueSetContainer, cTxLock );
 8002ae8:	f000 fbfe 	bl	80032e8 <uxTaskGetNumberOfTasks>
 8002aec:	61b8      	str	r0, [r7, #24]
 8002aee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d918      	bls.n	8002b2a <prvNotifyQueueSetContainer+0xe8>
 8002af8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002afc:	2b7f      	cmp	r3, #127	@ 0x7f
 8002afe:	d10d      	bne.n	8002b1c <prvNotifyQueueSetContainer+0xda>
    __asm volatile
 8002b00:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002b04:	b672      	cpsid	i
 8002b06:	f383 8811 	msr	BASEPRI, r3
 8002b0a:	f3bf 8f6f 	isb	sy
 8002b0e:	f3bf 8f4f 	dsb	sy
 8002b12:	b662      	cpsie	i
 8002b14:	60fb      	str	r3, [r7, #12]
}
 8002b16:	bf00      	nop
 8002b18:	bf00      	nop
 8002b1a:	e7fd      	b.n	8002b18 <prvNotifyQueueSetContainer+0xd6>
 8002b1c:	7ffb      	ldrb	r3, [r7, #31]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	b25a      	sxtb	r2, r3
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3728      	adds	r7, #40	@ 0x28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	@ 0x28
 8002b38:	af04      	add	r7, sp, #16
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
 8002b40:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f001 fec8 	bl	80048dc <pvPortMalloc>
 8002b4c:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d013      	beq.n	8002b7c <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002b54:	2058      	movs	r0, #88	@ 0x58
 8002b56:	f001 fec1 	bl	80048dc <pvPortMalloc>
 8002b5a:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d008      	beq.n	8002b74 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002b62:	2258      	movs	r2, #88	@ 0x58
 8002b64:	2100      	movs	r1, #0
 8002b66:	6978      	ldr	r0, [r7, #20]
 8002b68:	f004 fd8c 	bl	8007684 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b72:	e005      	b.n	8002b80 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002b74:	6938      	ldr	r0, [r7, #16]
 8002b76:	f001 ffef 	bl	8004b58 <vPortFree>
 8002b7a:	e001      	b.n	8002b80 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00d      	beq.n	8002ba2 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002b86:	2300      	movs	r3, #0
 8002b88:	9303      	str	r3, [sp, #12]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	9302      	str	r3, [sp, #8]
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	68b9      	ldr	r1, [r7, #8]
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 f82d 	bl	8002bfc <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002ba2:	697b      	ldr	r3, [r7, #20]
    }
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af02      	add	r7, sp, #8
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	9301      	str	r3, [sp, #4]
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f7ff ffb3 	bl	8002b34 <prvCreateTask>
 8002bce:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8002bd6:	6938      	ldr	r0, [r7, #16]
 8002bd8:	f000 f8a4 	bl	8002d24 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	e002      	b.n	8002be8 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002be2:	f04f 33ff 	mov.w	r3, #4294967295
 8002be6:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	4619      	mov	r1, r3
 8002bec:	20c2      	movs	r0, #194	@ 0xc2
 8002bee:	f004 fa0b 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8002bf2:	697b      	ldr	r3, [r7, #20]
    }
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8002c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	461a      	mov	r2, r3
 8002c14:	21a5      	movs	r1, #165	@ 0xa5
 8002c16:	f004 fd35 	bl	8007684 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8002c24:	440b      	add	r3, r1
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	f023 0307 	bic.w	r3, r3, #7
 8002c32:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00d      	beq.n	8002c5a <prvInitialiseNewTask+0x5e>
    __asm volatile
 8002c3e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002c42:	b672      	cpsid	i
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	b662      	cpsie	i
 8002c52:	617b      	str	r3, [r7, #20]
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	e7fd      	b.n	8002c56 <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d01e      	beq.n	8002c9e <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c60:	2300      	movs	r3, #0
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	e012      	b.n	8002c8c <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	7819      	ldrb	r1, [r3, #0]
 8002c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	4413      	add	r3, r2
 8002c74:	3334      	adds	r3, #52	@ 0x34
 8002c76:	460a      	mov	r2, r1
 8002c78:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	4413      	add	r3, r2
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d006      	beq.n	8002c94 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b09      	cmp	r3, #9
 8002c90:	d9e9      	bls.n	8002c66 <prvInitialiseNewTask+0x6a>
 8002c92:	e000      	b.n	8002c96 <prvInitialiseNewTask+0x9a>
            {
                break;
 8002c94:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8002c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d90d      	bls.n	8002cc0 <prvInitialiseNewTask+0xc4>
    __asm volatile
 8002ca4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002ca8:	b672      	cpsid	i
 8002caa:	f383 8811 	msr	BASEPRI, r3
 8002cae:	f3bf 8f6f 	isb	sy
 8002cb2:	f3bf 8f4f 	dsb	sy
 8002cb6:	b662      	cpsie	i
 8002cb8:	613b      	str	r3, [r7, #16]
}
 8002cba:	bf00      	nop
 8002cbc:	bf00      	nop
 8002cbe:	e7fd      	b.n	8002cbc <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d901      	bls.n	8002cca <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002cc6:	2304      	movs	r3, #4
 8002cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ccc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cd4:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd8:	3304      	adds	r3, #4
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff fa9a 	bl	8002214 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce2:	3318      	adds	r3, #24
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fa95 	bl	8002214 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cee:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8002cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf2:	f1c3 0205 	rsb	r2, r3, #5
 8002cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cfe:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	68f9      	ldr	r1, [r7, #12]
 8002d04:	69b8      	ldr	r0, [r7, #24]
 8002d06:	f001 fb4d 	bl	80043a4 <pxPortInitialiseStack>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0e:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8002d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d1a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d1c:	bf00      	nop
 8002d1e:	3720      	adds	r7, #32
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8002d24:	b5b0      	push	{r4, r5, r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8002d2c:	f001 fc9a 	bl	8004664 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002d30:	4b50      	ldr	r3, [pc, #320]	@ (8002e74 <prvAddNewTaskToReadyList+0x150>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	3301      	adds	r3, #1
 8002d36:	4a4f      	ldr	r2, [pc, #316]	@ (8002e74 <prvAddNewTaskToReadyList+0x150>)
 8002d38:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8002d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8002e78 <prvAddNewTaskToReadyList+0x154>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d109      	bne.n	8002d56 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8002d42:	4a4d      	ldr	r2, [pc, #308]	@ (8002e78 <prvAddNewTaskToReadyList+0x154>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002d48:	4b4a      	ldr	r3, [pc, #296]	@ (8002e74 <prvAddNewTaskToReadyList+0x150>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d110      	bne.n	8002d72 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002d50:	f000 fe70 	bl	8003a34 <prvInitialiseTaskLists>
 8002d54:	e00d      	b.n	8002d72 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8002d56:	4b49      	ldr	r3, [pc, #292]	@ (8002e7c <prvAddNewTaskToReadyList+0x158>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d109      	bne.n	8002d72 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002d5e:	4b46      	ldr	r3, [pc, #280]	@ (8002e78 <prvAddNewTaskToReadyList+0x154>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d802      	bhi.n	8002d72 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002d6c:	4a42      	ldr	r2, [pc, #264]	@ (8002e78 <prvAddNewTaskToReadyList+0x154>)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8002d72:	4b43      	ldr	r3, [pc, #268]	@ (8002e80 <prvAddNewTaskToReadyList+0x15c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3301      	adds	r3, #1
 8002d78:	4a41      	ldr	r2, [pc, #260]	@ (8002e80 <prvAddNewTaskToReadyList+0x15c>)
 8002d7a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002d7c:	4b40      	ldr	r3, [pc, #256]	@ (8002e80 <prvAddNewTaskToReadyList+0x15c>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <prvAddNewTaskToReadyList+0x94>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f004 f9af 	bl	80070f0 <SEGGER_SYSVIEW_OnTaskCreate>
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da2:	461d      	mov	r5, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	461c      	mov	r4, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	1ae3      	subs	r3, r4, r3
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	462b      	mov	r3, r5
 8002db4:	f002 f8d6 	bl	8004f64 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f004 fa1c 	bl	80071f8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	409a      	lsls	r2, r3
 8002dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8002e84 <prvAddNewTaskToReadyList+0x160>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	4a2d      	ldr	r2, [pc, #180]	@ (8002e84 <prvAddNewTaskToReadyList+0x160>)
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dd6:	492c      	ldr	r1, [pc, #176]	@ (8002e88 <prvAddNewTaskToReadyList+0x164>)
 8002dd8:	4613      	mov	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	3304      	adds	r3, #4
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	609a      	str	r2, [r3, #8]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	3204      	adds	r2, #4
 8002dfe:	605a      	str	r2, [r3, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	1d1a      	adds	r2, r3, #4
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4a1c      	ldr	r2, [pc, #112]	@ (8002e88 <prvAddNewTaskToReadyList+0x164>)
 8002e16:	441a      	add	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	615a      	str	r2, [r3, #20]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e20:	4919      	ldr	r1, [pc, #100]	@ (8002e88 <prvAddNewTaskToReadyList+0x164>)
 8002e22:	4613      	mov	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e32:	1c59      	adds	r1, r3, #1
 8002e34:	4814      	ldr	r0, [pc, #80]	@ (8002e88 <prvAddNewTaskToReadyList+0x164>)
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4403      	add	r3, r0
 8002e40:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8002e42:	f001 fc45 	bl	80046d0 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8002e46:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <prvAddNewTaskToReadyList+0x158>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00e      	beq.n	8002e6c <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <prvAddNewTaskToReadyList+0x154>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d207      	bcs.n	8002e6c <prvAddNewTaskToReadyList+0x148>
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e8c <prvAddNewTaskToReadyList+0x168>)
 8002e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	f3bf 8f4f 	dsb	sy
 8002e68:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002e6c:	bf00      	nop
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bdb0      	pop	{r4, r5, r7, pc}
 8002e74:	200001a0 	.word	0x200001a0
 8002e78:	200000c8 	.word	0x200000c8
 8002e7c:	200001ac 	.word	0x200001ac
 8002e80:	200001bc 	.word	0x200001bc
 8002e84:	200001a8 	.word	0x200001a8
 8002e88:	200000cc 	.word	0x200000cc
 8002e8c:	e000ed04 	.word	0xe000ed04

08002e90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d01a      	beq.n	8002ed8 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8002ea2:	f000 f8d7 	bl	8003054 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8002ea6:	4b15      	ldr	r3, [pc, #84]	@ (8002efc <vTaskDelay+0x6c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d00d      	beq.n	8002eca <vTaskDelay+0x3a>
    __asm volatile
 8002eae:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002eb2:	b672      	cpsid	i
 8002eb4:	f383 8811 	msr	BASEPRI, r3
 8002eb8:	f3bf 8f6f 	isb	sy
 8002ebc:	f3bf 8f4f 	dsb	sy
 8002ec0:	b662      	cpsie	i
 8002ec2:	60bb      	str	r3, [r7, #8]
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	e7fd      	b.n	8002ec6 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002eca:	2100      	movs	r1, #0
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 ff21 	bl	8003d14 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002ed2:	f000 f8cd 	bl	8003070 <xTaskResumeAll>
 8002ed6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d107      	bne.n	8002eee <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 8002ede:	4b08      	ldr	r3, [pc, #32]	@ (8002f00 <vTaskDelay+0x70>)
 8002ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 8002eee:	20c5      	movs	r0, #197	@ 0xc5
 8002ef0:	f004 f84e 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8002ef4:	bf00      	nop
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	200001c8 	.word	0x200001c8
 8002f00:	e000ed04 	.word	0xe000ed04

08002f04 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08a      	sub	sp, #40	@ 0x28
 8002f08:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	e011      	b.n	8002f3c <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8002f18:	4a1c      	ldr	r2, [pc, #112]	@ (8002f8c <prvCreateIdleTasks+0x88>)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	7819      	ldrb	r1, [r3, #0]
 8002f20:	1d3a      	adds	r2, r7, #4
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	4413      	add	r3, r2
 8002f26:	460a      	mov	r2, r1
 8002f28:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8002f2a:	1d3a      	adds	r2, r7, #4
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	4413      	add	r3, r2
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d006      	beq.n	8002f44 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b09      	cmp	r3, #9
 8002f40:	ddea      	ble.n	8002f18 <prvCreateIdleTasks+0x14>
 8002f42:	e000      	b.n	8002f46 <prvCreateIdleTasks+0x42>
        {
            break;
 8002f44:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002f46:	2300      	movs	r3, #0
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	e015      	b.n	8002f78 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8002f4c:	4b10      	ldr	r3, [pc, #64]	@ (8002f90 <prvCreateIdleTasks+0x8c>)
 8002f4e:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4a0f      	ldr	r2, [pc, #60]	@ (8002f94 <prvCreateIdleTasks+0x90>)
 8002f56:	4413      	add	r3, r2
 8002f58:	1d39      	adds	r1, r7, #4
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2300      	movs	r3, #0
 8002f62:	2282      	movs	r2, #130	@ 0x82
 8002f64:	6938      	ldr	r0, [r7, #16]
 8002f66:	f7ff fe21 	bl	8002bac <xTaskCreate>
 8002f6a:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d006      	beq.n	8002f80 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	3301      	adds	r3, #1
 8002f76:	61bb      	str	r3, [r7, #24]
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	dde6      	ble.n	8002f4c <prvCreateIdleTasks+0x48>
 8002f7e:	e000      	b.n	8002f82 <prvCreateIdleTasks+0x7e>
        {
            break;
 8002f80:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002f82:	69fb      	ldr	r3, [r7, #28]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3720      	adds	r7, #32
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	08007774 	.word	0x08007774
 8002f90:	08003a01 	.word	0x08003a01
 8002f94:	200001c4 	.word	0x200001c4

08002f98 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8002f9e:	f7ff ffb1 	bl	8002f04 <prvCreateIdleTasks>
 8002fa2:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d102      	bne.n	8002fb0 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8002faa:	f000 ff41 	bl	8003e30 <xTimerCreateTimerTask>
 8002fae:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d126      	bne.n	8003004 <vTaskStartScheduler+0x6c>
    __asm volatile
 8002fb6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8002fba:	b672      	cpsid	i
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	b662      	cpsie	i
 8002fca:	60bb      	str	r3, [r7, #8]
}
 8002fcc:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002fce:	4b1b      	ldr	r3, [pc, #108]	@ (800303c <vTaskStartScheduler+0xa4>)
 8002fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003040 <vTaskStartScheduler+0xa8>)
 8002fd8:	2201      	movs	r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002fdc:	4b19      	ldr	r3, [pc, #100]	@ (8003044 <vTaskStartScheduler+0xac>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <vTaskStartScheduler+0xb0>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	4b19      	ldr	r3, [pc, #100]	@ (800304c <vTaskStartScheduler+0xb4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d102      	bne.n	8002ff4 <vTaskStartScheduler+0x5c>
 8002fee:	f004 f863 	bl	80070b8 <SEGGER_SYSVIEW_OnIdle>
 8002ff2:	e004      	b.n	8002ffe <vTaskStartScheduler+0x66>
 8002ff4:	4b15      	ldr	r3, [pc, #84]	@ (800304c <vTaskStartScheduler+0xb4>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f004 f8bb 	bl	8007174 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002ffe:	f001 fa61 	bl	80044c4 <xPortStartScheduler>
 8003002:	e011      	b.n	8003028 <vTaskStartScheduler+0x90>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300a:	d10d      	bne.n	8003028 <vTaskStartScheduler+0x90>
    __asm volatile
 800300c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003010:	b672      	cpsid	i
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	b662      	cpsie	i
 8003020:	607b      	str	r3, [r7, #4]
}
 8003022:	bf00      	nop
 8003024:	bf00      	nop
 8003026:	e7fd      	b.n	8003024 <vTaskStartScheduler+0x8c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003028:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <vTaskStartScheduler+0xb8>)
 800302a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800302c:	20cd      	movs	r0, #205	@ 0xcd
 800302e:	f003 ffaf 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	200001c0 	.word	0x200001c0
 8003040:	200001ac 	.word	0x200001ac
 8003044:	200001a4 	.word	0x200001a4
 8003048:	200001c4 	.word	0x200001c4
 800304c:	200000c8 	.word	0x200000c8
 8003050:	2000000c 	.word	0x2000000c

08003054 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8003058:	4b04      	ldr	r3, [pc, #16]	@ (800306c <vTaskSuspendAll+0x18>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	3301      	adds	r3, #1
 800305e:	4a03      	ldr	r2, [pc, #12]	@ (800306c <vTaskSuspendAll+0x18>)
 8003060:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8003062:	20cf      	movs	r0, #207	@ 0xcf
 8003064:	f003 ff94 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003068:	bf00      	nop
 800306a:	bd80      	pop	{r7, pc}
 800306c:	200001c8 	.word	0x200001c8

08003070 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003076:	2300      	movs	r3, #0
 8003078:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800307a:	2300      	movs	r3, #0
 800307c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800307e:	f001 faf1 	bl	8004664 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8003086:	4b7b      	ldr	r3, [pc, #492]	@ (8003274 <xTaskResumeAll+0x204>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10d      	bne.n	80030aa <xTaskResumeAll+0x3a>
    __asm volatile
 800308e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003092:	b672      	cpsid	i
 8003094:	f383 8811 	msr	BASEPRI, r3
 8003098:	f3bf 8f6f 	isb	sy
 800309c:	f3bf 8f4f 	dsb	sy
 80030a0:	b662      	cpsie	i
 80030a2:	603b      	str	r3, [r7, #0]
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	e7fd      	b.n	80030a6 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80030aa:	4b72      	ldr	r3, [pc, #456]	@ (8003274 <xTaskResumeAll+0x204>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	4a70      	ldr	r2, [pc, #448]	@ (8003274 <xTaskResumeAll+0x204>)
 80030b2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80030b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003274 <xTaskResumeAll+0x204>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f040 80ce 	bne.w	800325a <xTaskResumeAll+0x1ea>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030be:	4b6e      	ldr	r3, [pc, #440]	@ (8003278 <xTaskResumeAll+0x208>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 80c9 	beq.w	800325a <xTaskResumeAll+0x1ea>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030c8:	e092      	b.n	80031f0 <xTaskResumeAll+0x180>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80030ca:	4b6c      	ldr	r3, [pc, #432]	@ (800327c <xTaskResumeAll+0x20c>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	69fa      	ldr	r2, [r7, #28]
 80030de:	6a12      	ldr	r2, [r2, #32]
 80030e0:	609a      	str	r2, [r3, #8]
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	69fa      	ldr	r2, [r7, #28]
 80030e8:	69d2      	ldr	r2, [r2, #28]
 80030ea:	605a      	str	r2, [r3, #4]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	3318      	adds	r3, #24
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d103      	bne.n	8003100 <xTaskResumeAll+0x90>
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	6a1a      	ldr	r2, [r3, #32]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	2200      	movs	r2, #0
 8003104:	629a      	str	r2, [r3, #40]	@ 0x28
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	1e5a      	subs	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	69fa      	ldr	r2, [r7, #28]
 800311c:	68d2      	ldr	r2, [r2, #12]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	69fa      	ldr	r2, [r7, #28]
 8003126:	6892      	ldr	r2, [r2, #8]
 8003128:	605a      	str	r2, [r3, #4]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3304      	adds	r3, #4
 8003132:	429a      	cmp	r2, r3
 8003134:	d103      	bne.n	800313e <xTaskResumeAll+0xce>
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	68da      	ldr	r2, [r3, #12]
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	2200      	movs	r2, #0
 8003142:	615a      	str	r2, [r3, #20]
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	1e5a      	subs	r2, r3, #1
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	4618      	mov	r0, r3
 8003152:	f004 f851 	bl	80071f8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315a:	2201      	movs	r2, #1
 800315c:	409a      	lsls	r2, r3
 800315e:	4b48      	ldr	r3, [pc, #288]	@ (8003280 <xTaskResumeAll+0x210>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4313      	orrs	r3, r2
 8003164:	4a46      	ldr	r2, [pc, #280]	@ (8003280 <xTaskResumeAll+0x210>)
 8003166:	6013      	str	r3, [r2, #0]
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800316c:	4945      	ldr	r1, [pc, #276]	@ (8003284 <xTaskResumeAll+0x214>)
 800316e:	4613      	mov	r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4413      	add	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	3304      	adds	r3, #4
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	607b      	str	r3, [r7, #4]
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	609a      	str	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	60da      	str	r2, [r3, #12]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	69fa      	ldr	r2, [r7, #28]
 8003192:	3204      	adds	r2, #4
 8003194:	605a      	str	r2, [r3, #4]
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	1d1a      	adds	r2, r3, #4
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4a36      	ldr	r2, [pc, #216]	@ (8003284 <xTaskResumeAll+0x214>)
 80031ac:	441a      	add	r2, r3
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	615a      	str	r2, [r3, #20]
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b6:	4933      	ldr	r1, [pc, #204]	@ (8003284 <xTaskResumeAll+0x214>)
 80031b8:	4613      	mov	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4413      	add	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	440b      	add	r3, r1
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80031c8:	1c59      	adds	r1, r3, #1
 80031ca:	482e      	ldr	r0, [pc, #184]	@ (8003284 <xTaskResumeAll+0x214>)
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4403      	add	r3, r0
 80031d6:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <xTaskResumeAll+0x218>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d904      	bls.n	80031f0 <xTaskResumeAll+0x180>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80031e6:	4a29      	ldr	r2, [pc, #164]	@ (800328c <xTaskResumeAll+0x21c>)
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	2101      	movs	r1, #1
 80031ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031f0:	4b22      	ldr	r3, [pc, #136]	@ (800327c <xTaskResumeAll+0x20c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f47f af68 	bne.w	80030ca <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <xTaskResumeAll+0x194>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8003200:	f000 fc96 	bl	8003b30 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003204:	4b22      	ldr	r3, [pc, #136]	@ (8003290 <xTaskResumeAll+0x220>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d012      	beq.n	8003236 <xTaskResumeAll+0x1c6>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8003210:	f000 f878 	bl	8003304 <xTaskIncrementTick>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d004      	beq.n	8003224 <xTaskResumeAll+0x1b4>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800321a:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <xTaskResumeAll+0x21c>)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	2101      	movs	r1, #1
 8003220:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	3b01      	subs	r3, #1
 8003228:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1ef      	bne.n	8003210 <xTaskResumeAll+0x1a0>

                            xPendedTicks = 0;
 8003230:	4b17      	ldr	r3, [pc, #92]	@ (8003290 <xTaskResumeAll+0x220>)
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8003236:	4a15      	ldr	r2, [pc, #84]	@ (800328c <xTaskResumeAll+0x21c>)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <xTaskResumeAll+0x1ea>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003242:	2301      	movs	r3, #1
 8003244:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8003246:	4b10      	ldr	r3, [pc, #64]	@ (8003288 <xTaskResumeAll+0x218>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4b12      	ldr	r3, [pc, #72]	@ (8003294 <xTaskResumeAll+0x224>)
 800324c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	f3bf 8f4f 	dsb	sy
 8003256:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800325a:	f001 fa39 	bl	80046d0 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	4619      	mov	r1, r3
 8003262:	20d0      	movs	r0, #208	@ 0xd0
 8003264:	f003 fed0 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8003268:	69bb      	ldr	r3, [r7, #24]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3720      	adds	r7, #32
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	200001c8 	.word	0x200001c8
 8003278:	200001a0 	.word	0x200001a0
 800327c:	20000160 	.word	0x20000160
 8003280:	200001a8 	.word	0x200001a8
 8003284:	200000cc 	.word	0x200000cc
 8003288:	200000c8 	.word	0x200000c8
 800328c:	200001b4 	.word	0x200001b4
 8003290:	200001b0 	.word	0x200001b0
 8003294:	e000ed04 	.word	0xe000ed04

08003298 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800329e:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <xTaskGetTickCount+0x20>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	20d1      	movs	r0, #209	@ 0xd1
 80032a8:	f003 feae 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 80032ac:	687b      	ldr	r3, [r7, #4]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200001a4 	.word	0x200001a4

080032bc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032c2:	f001 fac5 	bl	8004850 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80032c6:	2300      	movs	r3, #0
 80032c8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80032ca:	4b06      	ldr	r3, [pc, #24]	@ (80032e4 <xTaskGetTickCountFromISR+0x28>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 80032d0:	6839      	ldr	r1, [r7, #0]
 80032d2:	20d2      	movs	r0, #210	@ 0xd2
 80032d4:	f003 fe98 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80032d8:	683b      	ldr	r3, [r7, #0]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	200001a4 	.word	0x200001a4

080032e8 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
    traceENTER_uxTaskGetNumberOfTasks();

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <uxTaskGetNumberOfTasks+0x18>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	20d3      	movs	r0, #211	@ 0xd3
 80032f4:	f003 fe88 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxCurrentNumberOfTasks;
 80032f8:	4b01      	ldr	r3, [pc, #4]	@ (8003300 <uxTaskGetNumberOfTasks+0x18>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	200001a0 	.word	0x200001a0

08003304 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08a      	sub	sp, #40	@ 0x28
 8003308:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800330a:	2300      	movs	r3, #0
 800330c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800330e:	4b84      	ldr	r3, [pc, #528]	@ (8003520 <xTaskIncrementTick+0x21c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	f040 80f5 	bne.w	8003502 <xTaskIncrementTick+0x1fe>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003318:	4b82      	ldr	r3, [pc, #520]	@ (8003524 <xTaskIncrementTick+0x220>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3301      	adds	r3, #1
 800331e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003320:	4a80      	ldr	r2, [pc, #512]	@ (8003524 <xTaskIncrementTick+0x220>)
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d123      	bne.n	8003374 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 800332c:	4b7e      	ldr	r3, [pc, #504]	@ (8003528 <xTaskIncrementTick+0x224>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00d      	beq.n	8003352 <xTaskIncrementTick+0x4e>
    __asm volatile
 8003336:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800333a:	b672      	cpsid	i
 800333c:	f383 8811 	msr	BASEPRI, r3
 8003340:	f3bf 8f6f 	isb	sy
 8003344:	f3bf 8f4f 	dsb	sy
 8003348:	b662      	cpsie	i
 800334a:	607b      	str	r3, [r7, #4]
}
 800334c:	bf00      	nop
 800334e:	bf00      	nop
 8003350:	e7fd      	b.n	800334e <xTaskIncrementTick+0x4a>
 8003352:	4b75      	ldr	r3, [pc, #468]	@ (8003528 <xTaskIncrementTick+0x224>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	61fb      	str	r3, [r7, #28]
 8003358:	4b74      	ldr	r3, [pc, #464]	@ (800352c <xTaskIncrementTick+0x228>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a72      	ldr	r2, [pc, #456]	@ (8003528 <xTaskIncrementTick+0x224>)
 800335e:	6013      	str	r3, [r2, #0]
 8003360:	4a72      	ldr	r2, [pc, #456]	@ (800352c <xTaskIncrementTick+0x228>)
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	4b72      	ldr	r3, [pc, #456]	@ (8003530 <xTaskIncrementTick+0x22c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	3301      	adds	r3, #1
 800336c:	4a70      	ldr	r2, [pc, #448]	@ (8003530 <xTaskIncrementTick+0x22c>)
 800336e:	6013      	str	r3, [r2, #0]
 8003370:	f000 fbde 	bl	8003b30 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003374:	4b6f      	ldr	r3, [pc, #444]	@ (8003534 <xTaskIncrementTick+0x230>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6a3a      	ldr	r2, [r7, #32]
 800337a:	429a      	cmp	r2, r3
 800337c:	f0c0 80ac 	bcc.w	80034d8 <xTaskIncrementTick+0x1d4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003380:	4b69      	ldr	r3, [pc, #420]	@ (8003528 <xTaskIncrementTick+0x224>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d104      	bne.n	8003394 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800338a:	4b6a      	ldr	r3, [pc, #424]	@ (8003534 <xTaskIncrementTick+0x230>)
 800338c:	f04f 32ff 	mov.w	r2, #4294967295
 8003390:	601a      	str	r2, [r3, #0]
                    break;
 8003392:	e0a1      	b.n	80034d8 <xTaskIncrementTick+0x1d4>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003394:	4b64      	ldr	r3, [pc, #400]	@ (8003528 <xTaskIncrementTick+0x224>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80033a4:	6a3a      	ldr	r2, [r7, #32]
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d203      	bcs.n	80033b4 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80033ac:	4a61      	ldr	r2, [pc, #388]	@ (8003534 <xTaskIncrementTick+0x230>)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	6013      	str	r3, [r2, #0]
                        break;
 80033b2:	e091      	b.n	80034d8 <xTaskIncrementTick+0x1d4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	68d2      	ldr	r2, [r2, #12]
 80033c2:	609a      	str	r2, [r3, #8]
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	6892      	ldr	r2, [r2, #8]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	3304      	adds	r3, #4
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d103      	bne.n	80033e2 <xTaskIncrementTick+0xde>
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	605a      	str	r2, [r3, #4]
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	2200      	movs	r2, #0
 80033e6:	615a      	str	r2, [r3, #20]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	1e5a      	subs	r2, r3, #1
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d01e      	beq.n	8003438 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	6a12      	ldr	r2, [r2, #32]
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	69d2      	ldr	r2, [r2, #28]
 8003412:	605a      	str	r2, [r3, #4]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	3318      	adds	r3, #24
 800341c:	429a      	cmp	r2, r3
 800341e:	d103      	bne.n	8003428 <xTaskIncrementTick+0x124>
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	6a1a      	ldr	r2, [r3, #32]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	605a      	str	r2, [r3, #4]
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	2200      	movs	r2, #0
 800342c:	629a      	str	r2, [r3, #40]	@ 0x28
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	1e5a      	subs	r2, r3, #1
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	4618      	mov	r0, r3
 800343c:	f003 fedc 	bl	80071f8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	2201      	movs	r2, #1
 8003446:	409a      	lsls	r2, r3
 8003448:	4b3b      	ldr	r3, [pc, #236]	@ (8003538 <xTaskIncrementTick+0x234>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4313      	orrs	r3, r2
 800344e:	4a3a      	ldr	r2, [pc, #232]	@ (8003538 <xTaskIncrementTick+0x234>)
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003456:	4939      	ldr	r1, [pc, #228]	@ (800353c <xTaskIncrementTick+0x238>)
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3304      	adds	r3, #4
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	60bb      	str	r3, [r7, #8]
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	609a      	str	r2, [r3, #8]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	60da      	str	r2, [r3, #12]
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	3204      	adds	r2, #4
 800347e:	605a      	str	r2, [r3, #4]
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	1d1a      	adds	r2, r3, #4
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800348c:	4613      	mov	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4413      	add	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4a29      	ldr	r2, [pc, #164]	@ (800353c <xTaskIncrementTick+0x238>)
 8003496:	441a      	add	r2, r3
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	615a      	str	r2, [r3, #20]
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034a0:	4926      	ldr	r1, [pc, #152]	@ (800353c <xTaskIncrementTick+0x238>)
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80034b2:	1c59      	adds	r1, r3, #1
 80034b4:	4821      	ldr	r0, [pc, #132]	@ (800353c <xTaskIncrementTick+0x238>)
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4403      	add	r3, r0
 80034c0:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003540 <xTaskIncrementTick+0x23c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	429a      	cmp	r2, r3
 80034ce:	f67f af57 	bls.w	8003380 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 80034d2:	2301      	movs	r3, #1
 80034d4:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034d6:	e753      	b.n	8003380 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80034d8:	4b19      	ldr	r3, [pc, #100]	@ (8003540 <xTaskIncrementTick+0x23c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034de:	4917      	ldr	r1, [pc, #92]	@ (800353c <xTaskIncrementTick+0x238>)
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d901      	bls.n	80034f4 <xTaskIncrementTick+0x1f0>
                {
                    xSwitchRequired = pdTRUE;
 80034f0:	2301      	movs	r3, #1
 80034f2:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <xTaskIncrementTick+0x240>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d007      	beq.n	800350c <xTaskIncrementTick+0x208>
                {
                    xSwitchRequired = pdTRUE;
 80034fc:	2301      	movs	r3, #1
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003500:	e004      	b.n	800350c <xTaskIncrementTick+0x208>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8003502:	4b11      	ldr	r3, [pc, #68]	@ (8003548 <xTaskIncrementTick+0x244>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3301      	adds	r3, #1
 8003508:	4a0f      	ldr	r2, [pc, #60]	@ (8003548 <xTaskIncrementTick+0x244>)
 800350a:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	4619      	mov	r1, r3
 8003510:	20db      	movs	r0, #219	@ 0xdb
 8003512:	f003 fd79 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003518:	4618      	mov	r0, r3
 800351a:	3728      	adds	r7, #40	@ 0x28
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	200001c8 	.word	0x200001c8
 8003524:	200001a4 	.word	0x200001a4
 8003528:	20000158 	.word	0x20000158
 800352c:	2000015c 	.word	0x2000015c
 8003530:	200001b8 	.word	0x200001b8
 8003534:	200001c0 	.word	0x200001c0
 8003538:	200001a8 	.word	0x200001a8
 800353c:	200000cc 	.word	0x200000cc
 8003540:	200000c8 	.word	0x200000c8
 8003544:	200001b4 	.word	0x200001b4
 8003548:	200001b0 	.word	0x200001b0

0800354c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8003552:	4b2f      	ldr	r3, [pc, #188]	@ (8003610 <vTaskSwitchContext+0xc4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800355a:	4b2e      	ldr	r3, [pc, #184]	@ (8003614 <vTaskSwitchContext+0xc8>)
 800355c:	2201      	movs	r2, #1
 800355e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8003560:	e051      	b.n	8003606 <vTaskSwitchContext+0xba>
            xYieldPendings[ 0 ] = pdFALSE;
 8003562:	4b2c      	ldr	r3, [pc, #176]	@ (8003614 <vTaskSwitchContext+0xc8>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8003568:	4b2b      	ldr	r3, [pc, #172]	@ (8003618 <vTaskSwitchContext+0xcc>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8003576:	7afb      	ldrb	r3, [r7, #11]
 8003578:	f1c3 031f 	rsb	r3, r3, #31
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	4927      	ldr	r1, [pc, #156]	@ (800361c <vTaskSwitchContext+0xd0>)
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10d      	bne.n	80035ae <vTaskSwitchContext+0x62>
    __asm volatile
 8003592:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003596:	b672      	cpsid	i
 8003598:	f383 8811 	msr	BASEPRI, r3
 800359c:	f3bf 8f6f 	isb	sy
 80035a0:	f3bf 8f4f 	dsb	sy
 80035a4:	b662      	cpsie	i
 80035a6:	607b      	str	r3, [r7, #4]
}
 80035a8:	bf00      	nop
 80035aa:	bf00      	nop
 80035ac:	e7fd      	b.n	80035aa <vTaskSwitchContext+0x5e>
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	4613      	mov	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4a18      	ldr	r2, [pc, #96]	@ (800361c <vTaskSwitchContext+0xd0>)
 80035ba:	4413      	add	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	605a      	str	r2, [r3, #4]
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	3308      	adds	r3, #8
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d103      	bne.n	80035dc <vTaskSwitchContext+0x90>
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	68da      	ldr	r2, [r3, #12]
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	605a      	str	r2, [r3, #4]
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	4a0f      	ldr	r2, [pc, #60]	@ (8003620 <vTaskSwitchContext+0xd4>)
 80035e4:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 80035e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <vTaskSwitchContext+0xd8>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <vTaskSwitchContext+0xd4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d102      	bne.n	80035f8 <vTaskSwitchContext+0xac>
 80035f2:	f003 fd61 	bl	80070b8 <SEGGER_SYSVIEW_OnIdle>
 80035f6:	e004      	b.n	8003602 <vTaskSwitchContext+0xb6>
 80035f8:	4b09      	ldr	r3, [pc, #36]	@ (8003620 <vTaskSwitchContext+0xd4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f003 fdb9 	bl	8007174 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8003602:	4b07      	ldr	r3, [pc, #28]	@ (8003620 <vTaskSwitchContext+0xd4>)
 8003604:	681b      	ldr	r3, [r3, #0]
    }
 8003606:	bf00      	nop
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	200001c8 	.word	0x200001c8
 8003614:	200001b4 	.word	0x200001b4
 8003618:	200001a8 	.word	0x200001a8
 800361c:	200000cc 	.word	0x200000cc
 8003620:	200000c8 	.word	0x200000c8
 8003624:	200001c4 	.word	0x200001c4

08003628 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10d      	bne.n	8003654 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8003638:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800363c:	b672      	cpsid	i
 800363e:	f383 8811 	msr	BASEPRI, r3
 8003642:	f3bf 8f6f 	isb	sy
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	b662      	cpsie	i
 800364c:	60fb      	str	r3, [r7, #12]
}
 800364e:	bf00      	nop
 8003650:	bf00      	nop
 8003652:	e7fd      	b.n	8003650 <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003654:	4b08      	ldr	r3, [pc, #32]	@ (8003678 <vTaskPlaceOnEventList+0x50>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	3318      	adds	r3, #24
 800365a:	4619      	mov	r1, r3
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f7fe fde8 	bl	8002232 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003662:	2101      	movs	r1, #1
 8003664:	6838      	ldr	r0, [r7, #0]
 8003666:	f000 fb55 	bl	8003d14 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800366a:	20e1      	movs	r0, #225	@ 0xe1
 800366c:	f003 fc90 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003670:	bf00      	nop
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	200000c8 	.word	0x200000c8

0800367c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10d      	bne.n	80036aa <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 800368e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003692:	b672      	cpsid	i
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	b662      	cpsie	i
 80036a2:	613b      	str	r3, [r7, #16]
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	e7fd      	b.n	80036a6 <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	4b17      	ldr	r3, [pc, #92]	@ (8003710 <vTaskPlaceOnEventListRestricted+0x94>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	61da      	str	r2, [r3, #28]
 80036b8:	4b15      	ldr	r3, [pc, #84]	@ (8003710 <vTaskPlaceOnEventListRestricted+0x94>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	6892      	ldr	r2, [r2, #8]
 80036c0:	621a      	str	r2, [r3, #32]
 80036c2:	4b13      	ldr	r3, [pc, #76]	@ (8003710 <vTaskPlaceOnEventListRestricted+0x94>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	3218      	adds	r2, #24
 80036cc:	605a      	str	r2, [r3, #4]
 80036ce:	4b10      	ldr	r3, [pc, #64]	@ (8003710 <vTaskPlaceOnEventListRestricted+0x94>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f103 0218 	add.w	r2, r3, #24
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	609a      	str	r2, [r3, #8]
 80036da:	4b0d      	ldr	r3, [pc, #52]	@ (8003710 <vTaskPlaceOnEventListRestricted+0x94>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 80036f2:	f04f 33ff 	mov.w	r3, #4294967295
 80036f6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	68b8      	ldr	r0, [r7, #8]
 80036fc:	f000 fb0a 	bl	8003d14 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8003700:	20e3      	movs	r0, #227	@ 0xe3
 8003702:	f003 fc45 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003706:	bf00      	nop
 8003708:	3718      	adds	r7, #24
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	200000c8 	.word	0x200000c8

08003714 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08a      	sub	sp, #40	@ 0x28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10d      	bne.n	8003746 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 800372a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800372e:	b672      	cpsid	i
 8003730:	f383 8811 	msr	BASEPRI, r3
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	f3bf 8f4f 	dsb	sy
 800373c:	b662      	cpsie	i
 800373e:	60fb      	str	r3, [r7, #12]
}
 8003740:	bf00      	nop
 8003742:	bf00      	nop
 8003744:	e7fd      	b.n	8003742 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003746:	6a3b      	ldr	r3, [r7, #32]
 8003748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374a:	61fb      	str	r3, [r7, #28]
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	6a3a      	ldr	r2, [r7, #32]
 8003752:	6a12      	ldr	r2, [r2, #32]
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	6a3a      	ldr	r2, [r7, #32]
 800375c:	69d2      	ldr	r2, [r2, #28]
 800375e:	605a      	str	r2, [r3, #4]
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	6a3b      	ldr	r3, [r7, #32]
 8003766:	3318      	adds	r3, #24
 8003768:	429a      	cmp	r2, r3
 800376a:	d103      	bne.n	8003774 <xTaskRemoveFromEventList+0x60>
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	6a1a      	ldr	r2, [r3, #32]
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	605a      	str	r2, [r3, #4]
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	2200      	movs	r2, #0
 8003778:	629a      	str	r2, [r3, #40]	@ 0x28
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	1e5a      	subs	r2, r3, #1
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003784:	4b4e      	ldr	r3, [pc, #312]	@ (80038c0 <xTaskRemoveFromEventList+0x1ac>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d164      	bne.n	8003856 <xTaskRemoveFromEventList+0x142>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800378c:	6a3b      	ldr	r3, [r7, #32]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	6a3a      	ldr	r2, [r7, #32]
 8003798:	68d2      	ldr	r2, [r2, #12]
 800379a:	609a      	str	r2, [r3, #8]
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	6a3a      	ldr	r2, [r7, #32]
 80037a2:	6892      	ldr	r2, [r2, #8]
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	3304      	adds	r3, #4
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d103      	bne.n	80037ba <xTaskRemoveFromEventList+0xa6>
 80037b2:	6a3b      	ldr	r3, [r7, #32]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	2200      	movs	r2, #0
 80037be:	615a      	str	r2, [r3, #20]
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	1e5a      	subs	r2, r3, #1
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80037ca:	6a3b      	ldr	r3, [r7, #32]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f003 fd13 	bl	80071f8 <SEGGER_SYSVIEW_OnTaskStartReady>
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d6:	2201      	movs	r2, #1
 80037d8:	409a      	lsls	r2, r3
 80037da:	4b3a      	ldr	r3, [pc, #232]	@ (80038c4 <xTaskRemoveFromEventList+0x1b0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4313      	orrs	r3, r2
 80037e0:	4a38      	ldr	r2, [pc, #224]	@ (80038c4 <xTaskRemoveFromEventList+0x1b0>)
 80037e2:	6013      	str	r3, [r2, #0]
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e8:	4937      	ldr	r1, [pc, #220]	@ (80038c8 <xTaskRemoveFromEventList+0x1b4>)
 80037ea:	4613      	mov	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	4413      	add	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	3304      	adds	r3, #4
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	609a      	str	r2, [r3, #8]
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	6a3b      	ldr	r3, [r7, #32]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	6a3a      	ldr	r2, [r7, #32]
 800380e:	3204      	adds	r2, #4
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	1d1a      	adds	r2, r3, #4
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	609a      	str	r2, [r3, #8]
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4a28      	ldr	r2, [pc, #160]	@ (80038c8 <xTaskRemoveFromEventList+0x1b4>)
 8003828:	441a      	add	r2, r3
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	615a      	str	r2, [r3, #20]
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003832:	4925      	ldr	r1, [pc, #148]	@ (80038c8 <xTaskRemoveFromEventList+0x1b4>)
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6a3a      	ldr	r2, [r7, #32]
 8003842:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003844:	1c59      	adds	r1, r3, #1
 8003846:	4820      	ldr	r0, [pc, #128]	@ (80038c8 <xTaskRemoveFromEventList+0x1b4>)
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4403      	add	r3, r0
 8003852:	6019      	str	r1, [r3, #0]
 8003854:	e01b      	b.n	800388e <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003856:	4b1d      	ldr	r3, [pc, #116]	@ (80038cc <xTaskRemoveFromEventList+0x1b8>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	61bb      	str	r3, [r7, #24]
 800385c:	6a3b      	ldr	r3, [r7, #32]
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	61da      	str	r2, [r3, #28]
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	621a      	str	r2, [r3, #32]
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	6a3a      	ldr	r2, [r7, #32]
 8003870:	3218      	adds	r2, #24
 8003872:	605a      	str	r2, [r3, #4]
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	f103 0218 	add.w	r2, r3, #24
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	609a      	str	r2, [r3, #8]
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	4a12      	ldr	r2, [pc, #72]	@ (80038cc <xTaskRemoveFromEventList+0x1b8>)
 8003882:	629a      	str	r2, [r3, #40]	@ 0x28
 8003884:	4b11      	ldr	r3, [pc, #68]	@ (80038cc <xTaskRemoveFromEventList+0x1b8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	3301      	adds	r3, #1
 800388a:	4a10      	ldr	r2, [pc, #64]	@ (80038cc <xTaskRemoveFromEventList+0x1b8>)
 800388c:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003892:	4b0f      	ldr	r3, [pc, #60]	@ (80038d0 <xTaskRemoveFromEventList+0x1bc>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003898:	429a      	cmp	r2, r3
 800389a:	d905      	bls.n	80038a8 <xTaskRemoveFromEventList+0x194>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800389c:	2301      	movs	r3, #1
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80038a0:	4b0c      	ldr	r3, [pc, #48]	@ (80038d4 <xTaskRemoveFromEventList+0x1c0>)
 80038a2:	2201      	movs	r2, #1
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	e001      	b.n	80038ac <xTaskRemoveFromEventList+0x198>
        }
        else
        {
            xReturn = pdFALSE;
 80038a8:	2300      	movs	r3, #0
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	4619      	mov	r1, r3
 80038b0:	20e4      	movs	r0, #228	@ 0xe4
 80038b2:	f003 fba9 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3728      	adds	r7, #40	@ 0x28
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	200001c8 	.word	0x200001c8
 80038c4:	200001a8 	.word	0x200001a8
 80038c8:	200000cc 	.word	0x200000cc
 80038cc:	20000160 	.word	0x20000160
 80038d0:	200000c8 	.word	0x200000c8
 80038d4:	200001b4 	.word	0x200001b4

080038d8 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038e0:	4b07      	ldr	r3, [pc, #28]	@ (8003900 <vTaskInternalSetTimeOutState+0x28>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80038e8:	4b06      	ldr	r3, [pc, #24]	@ (8003904 <vTaskInternalSetTimeOutState+0x2c>)
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 80038f0:	20e7      	movs	r0, #231	@ 0xe7
 80038f2:	f003 fb4d 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 80038f6:	bf00      	nop
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	200001b8 	.word	0x200001b8
 8003904:	200001a4 	.word	0x200001a4

08003908 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10d      	bne.n	8003934 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8003918:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800391c:	b672      	cpsid	i
 800391e:	f383 8811 	msr	BASEPRI, r3
 8003922:	f3bf 8f6f 	isb	sy
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	b662      	cpsie	i
 800392c:	613b      	str	r3, [r7, #16]
}
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	e7fd      	b.n	8003930 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10d      	bne.n	8003956 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 800393a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800393e:	b672      	cpsid	i
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	b662      	cpsie	i
 800394e:	60fb      	str	r3, [r7, #12]
}
 8003950:	bf00      	nop
 8003952:	bf00      	nop
 8003954:	e7fd      	b.n	8003952 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8003956:	f000 fe85 	bl	8004664 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800395a:	4b21      	ldr	r3, [pc, #132]	@ (80039e0 <xTaskCheckForTimeOut+0xd8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d102      	bne.n	800397a <xTaskCheckForTimeOut+0x72>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003974:	2300      	movs	r3, #0
 8003976:	61fb      	str	r3, [r7, #28]
 8003978:	e026      	b.n	80039c8 <xTaskCheckForTimeOut+0xc0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	4b19      	ldr	r3, [pc, #100]	@ (80039e4 <xTaskCheckForTimeOut+0xdc>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d00a      	beq.n	800399c <xTaskCheckForTimeOut+0x94>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	429a      	cmp	r2, r3
 800398e:	d305      	bcc.n	800399c <xTaskCheckForTimeOut+0x94>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003990:	2301      	movs	r3, #1
 8003992:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	e015      	b.n	80039c8 <xTaskCheckForTimeOut+0xc0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d20b      	bcs.n	80039be <xTaskCheckForTimeOut+0xb6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	1ad2      	subs	r2, r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ff90 	bl	80038d8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]
 80039bc:	e004      	b.n	80039c8 <xTaskCheckForTimeOut+0xc0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80039c4:	2301      	movs	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80039c8:	f000 fe82 	bl	80046d0 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	4619      	mov	r1, r3
 80039d0:	20e8      	movs	r0, #232	@ 0xe8
 80039d2:	f003 fb19 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80039d6:	69fb      	ldr	r3, [r7, #28]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3720      	adds	r7, #32
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	200001a4 	.word	0x200001a4
 80039e4:	200001b8 	.word	0x200001b8

080039e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80039ec:	4b03      	ldr	r3, [pc, #12]	@ (80039fc <vTaskMissedYield+0x14>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 80039f2:	20e9      	movs	r0, #233	@ 0xe9
 80039f4:	f003 facc 	bl	8006f90 <SEGGER_SYSVIEW_RecordEndCall>
}
 80039f8:	bf00      	nop
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	200001b4 	.word	0x200001b4

08003a00 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003a08:	f000 f854 	bl	8003ab4 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8003a0c:	4b07      	ldr	r3, [pc, #28]	@ (8003a2c <prvIdleTask+0x2c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d907      	bls.n	8003a24 <prvIdleTask+0x24>
            {
                taskYIELD();
 8003a14:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <prvIdleTask+0x30>)
 8003a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	f3bf 8f4f 	dsb	sy
 8003a20:	f3bf 8f6f 	isb	sy
        #endif /* ( ( configUSE_PREEMPTION == 1 ) && ( configIDLE_SHOULD_YIELD == 1 ) ) */

        #if ( configUSE_IDLE_HOOK == 1 )
        {
            /* Call the user defined function from within the idle task. */
            vApplicationIdleHook();
 8003a24:	f7fc ffe0 	bl	80009e8 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8003a28:	e7ee      	b.n	8003a08 <prvIdleTask+0x8>
 8003a2a:	bf00      	nop
 8003a2c:	200000cc 	.word	0x200000cc
 8003a30:	e000ed04 	.word	0xe000ed04

08003a34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	607b      	str	r3, [r7, #4]
 8003a3e:	e00c      	b.n	8003a5a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4a12      	ldr	r2, [pc, #72]	@ (8003a94 <prvInitialiseTaskLists+0x60>)
 8003a4c:	4413      	add	r3, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fe fbbe 	bl	80021d0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3301      	adds	r3, #1
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d9ef      	bls.n	8003a40 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a60:	480d      	ldr	r0, [pc, #52]	@ (8003a98 <prvInitialiseTaskLists+0x64>)
 8003a62:	f7fe fbb5 	bl	80021d0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a66:	480d      	ldr	r0, [pc, #52]	@ (8003a9c <prvInitialiseTaskLists+0x68>)
 8003a68:	f7fe fbb2 	bl	80021d0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a6c:	480c      	ldr	r0, [pc, #48]	@ (8003aa0 <prvInitialiseTaskLists+0x6c>)
 8003a6e:	f7fe fbaf 	bl	80021d0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003a72:	480c      	ldr	r0, [pc, #48]	@ (8003aa4 <prvInitialiseTaskLists+0x70>)
 8003a74:	f7fe fbac 	bl	80021d0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003a78:	480b      	ldr	r0, [pc, #44]	@ (8003aa8 <prvInitialiseTaskLists+0x74>)
 8003a7a:	f7fe fba9 	bl	80021d0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003aac <prvInitialiseTaskLists+0x78>)
 8003a80:	4a05      	ldr	r2, [pc, #20]	@ (8003a98 <prvInitialiseTaskLists+0x64>)
 8003a82:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a84:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab0 <prvInitialiseTaskLists+0x7c>)
 8003a86:	4a05      	ldr	r2, [pc, #20]	@ (8003a9c <prvInitialiseTaskLists+0x68>)
 8003a88:	601a      	str	r2, [r3, #0]
}
 8003a8a:	bf00      	nop
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	200000cc 	.word	0x200000cc
 8003a98:	20000130 	.word	0x20000130
 8003a9c:	20000144 	.word	0x20000144
 8003aa0:	20000160 	.word	0x20000160
 8003aa4:	20000174 	.word	0x20000174
 8003aa8:	2000018c 	.word	0x2000018c
 8003aac:	20000158 	.word	0x20000158
 8003ab0:	2000015c 	.word	0x2000015c

08003ab4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003aba:	e019      	b.n	8003af0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8003abc:	f000 fdd2 	bl	8004664 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003ac0:	4b10      	ldr	r3, [pc, #64]	@ (8003b04 <prvCheckTasksWaitingTermination+0x50>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3304      	adds	r3, #4
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7fe fbeb 	bl	80022a8 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <prvCheckTasksWaitingTermination+0x54>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8003b08 <prvCheckTasksWaitingTermination+0x54>)
 8003ada:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8003adc:	4b0b      	ldr	r3, [pc, #44]	@ (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003ae4:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8003ae6:	f000 fdf3 	bl	80046d0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 f810 	bl	8003b10 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003af0:	4b06      	ldr	r3, [pc, #24]	@ (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1e1      	bne.n	8003abc <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003af8:	bf00      	nop
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000174 	.word	0x20000174
 8003b08:	200001a0 	.word	0x200001a0
 8003b0c:	20000188 	.word	0x20000188

08003b10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f001 f81b 	bl	8004b58 <vPortFree>
            vPortFree( pxTCB );
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f001 f818 	bl	8004b58 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b34:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <prvResetNextTaskUnblockTime+0x30>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d104      	bne.n	8003b48 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b3e:	4b09      	ldr	r3, [pc, #36]	@ (8003b64 <prvResetNextTaskUnblockTime+0x34>)
 8003b40:	f04f 32ff 	mov.w	r2, #4294967295
 8003b44:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b46:	e005      	b.n	8003b54 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <prvResetNextTaskUnblockTime+0x30>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a04      	ldr	r2, [pc, #16]	@ (8003b64 <prvResetNextTaskUnblockTime+0x34>)
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	20000158 	.word	0x20000158
 8003b64:	200001c0 	.word	0x200001c0

08003b68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8003b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba4 <xTaskGetSchedulerState+0x3c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d102      	bne.n	8003b7c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b76:	2301      	movs	r3, #1
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	e008      	b.n	8003b8e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba8 <xTaskGetSchedulerState+0x40>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8003b84:	2302      	movs	r3, #2
 8003b86:	607b      	str	r3, [r7, #4]
 8003b88:	e001      	b.n	8003b8e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4619      	mov	r1, r3
 8003b92:	20f5      	movs	r0, #245	@ 0xf5
 8003b94:	f003 fa38 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003b98:	687b      	ldr	r3, [r7, #4]
    }
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200001ac 	.word	0x200001ac
 8003ba8:	200001c8 	.word	0x200001c8

08003bac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 8098 	beq.w	8003cf4 <xTaskPriorityDisinherit+0x148>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003bc4:	4b50      	ldr	r3, [pc, #320]	@ (8003d08 <xTaskPriorityDisinherit+0x15c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d00d      	beq.n	8003bea <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8003bce:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003bd2:	b672      	cpsid	i
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	b662      	cpsie	i
 8003be2:	613b      	str	r3, [r7, #16]
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	e7fd      	b.n	8003be6 <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10d      	bne.n	8003c0e <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8003bf2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003bf6:	b672      	cpsid	i
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	b662      	cpsie	i
 8003c06:	60fb      	str	r3, [r7, #12]
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	e7fd      	b.n	8003c0a <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c12:	1e5a      	subs	r2, r3, #1
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d067      	beq.n	8003cf4 <xTaskPriorityDisinherit+0x148>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d163      	bne.n	8003cf4 <xTaskPriorityDisinherit+0x148>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fe fb39 	bl	80022a8 <uxListRemove>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10a      	bne.n	8003c52 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	2201      	movs	r2, #1
 8003c42:	fa02 f303 	lsl.w	r3, r2, r3
 8003c46:	43da      	mvns	r2, r3
 8003c48:	4b30      	ldr	r3, [pc, #192]	@ (8003d0c <xTaskPriorityDisinherit+0x160>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8003d0c <xTaskPriorityDisinherit+0x160>)
 8003c50:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5e:	f1c3 0205 	rsb	r2, r3, #5
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f003 fac5 	bl	80071f8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c72:	2201      	movs	r2, #1
 8003c74:	409a      	lsls	r2, r3
 8003c76:	4b25      	ldr	r3, [pc, #148]	@ (8003d0c <xTaskPriorityDisinherit+0x160>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	4a23      	ldr	r2, [pc, #140]	@ (8003d0c <xTaskPriorityDisinherit+0x160>)
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c84:	4922      	ldr	r1, [pc, #136]	@ (8003d10 <xTaskPriorityDisinherit+0x164>)
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	3304      	adds	r3, #4
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	60da      	str	r2, [r3, #12]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	3204      	adds	r2, #4
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	1d1a      	adds	r2, r3, #4
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	609a      	str	r2, [r3, #8]
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cba:	4613      	mov	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	4413      	add	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	4a13      	ldr	r2, [pc, #76]	@ (8003d10 <xTaskPriorityDisinherit+0x164>)
 8003cc4:	441a      	add	r2, r3
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	615a      	str	r2, [r3, #20]
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cce:	4910      	ldr	r1, [pc, #64]	@ (8003d10 <xTaskPriorityDisinherit+0x164>)
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ce0:	1c59      	adds	r1, r3, #1
 8003ce2:	480b      	ldr	r0, [pc, #44]	@ (8003d10 <xTaskPriorityDisinherit+0x164>)
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4413      	add	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4403      	add	r3, r0
 8003cee:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	20f7      	movs	r0, #247	@ 0xf7
 8003cfa:	f003 f985 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
    }
 8003d00:	4618      	mov	r0, r3
 8003d02:	3720      	adds	r7, #32
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	200000c8 	.word	0x200000c8
 8003d0c:	200001a8 	.word	0x200001a8
 8003d10:	200000cc 	.word	0x200000cc

08003d14 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e14 <prvAddCurrentTaskToDelayedList+0x100>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8003d24:	4b3c      	ldr	r3, [pc, #240]	@ (8003e18 <prvAddCurrentTaskToDelayedList+0x104>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8003d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e1c <prvAddCurrentTaskToDelayedList+0x108>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d30:	4b3b      	ldr	r3, [pc, #236]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3304      	adds	r3, #4
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fab6 	bl	80022a8 <uxListRemove>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10b      	bne.n	8003d5a <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003d42:	4b37      	ldr	r3, [pc, #220]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	2201      	movs	r2, #1
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43da      	mvns	r2, r3
 8003d50:	4b34      	ldr	r3, [pc, #208]	@ (8003e24 <prvAddCurrentTaskToDelayedList+0x110>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4013      	ands	r3, r2
 8003d56:	4a33      	ldr	r2, [pc, #204]	@ (8003e24 <prvAddCurrentTaskToDelayedList+0x110>)
 8003d58:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d60:	d124      	bne.n	8003dac <prvAddCurrentTaskToDelayedList+0x98>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d021      	beq.n	8003dac <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d68:	4b2f      	ldr	r3, [pc, #188]	@ (8003e28 <prvAddCurrentTaskToDelayedList+0x114>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	613b      	str	r3, [r7, #16]
 8003d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	609a      	str	r2, [r3, #8]
 8003d76:	4b2a      	ldr	r3, [pc, #168]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	6892      	ldr	r2, [r2, #8]
 8003d7e:	60da      	str	r2, [r3, #12]
 8003d80:	4b27      	ldr	r3, [pc, #156]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	3204      	adds	r2, #4
 8003d8a:	605a      	str	r2, [r3, #4]
 8003d8c:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	1d1a      	adds	r2, r3, #4
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]
 8003d96:	4b22      	ldr	r3, [pc, #136]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a23      	ldr	r2, [pc, #140]	@ (8003e28 <prvAddCurrentTaskToDelayedList+0x114>)
 8003d9c:	615a      	str	r2, [r3, #20]
 8003d9e:	4b22      	ldr	r3, [pc, #136]	@ (8003e28 <prvAddCurrentTaskToDelayedList+0x114>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	3301      	adds	r3, #1
 8003da4:	4a20      	ldr	r2, [pc, #128]	@ (8003e28 <prvAddCurrentTaskToDelayedList+0x114>)
 8003da6:	6013      	str	r3, [r2, #0]
 8003da8:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003daa:	e02e      	b.n	8003e0a <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003dac:	69fa      	ldr	r2, [r7, #28]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4413      	add	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003db4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d20d      	bcs.n	8003de0 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003dc4:	4b16      	ldr	r3, [pc, #88]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2104      	movs	r1, #4
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f003 fa56 	bl	800727c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8003dd0:	4b13      	ldr	r3, [pc, #76]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6978      	ldr	r0, [r7, #20]
 8003dda:	f7fe fa2a 	bl	8002232 <vListInsert>
}
 8003dde:	e014      	b.n	8003e0a <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8003de0:	4b0f      	ldr	r3, [pc, #60]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2104      	movs	r1, #4
 8003de6:	4618      	mov	r0, r3
 8003de8:	f003 fa48 	bl	800727c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8003dec:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3304      	adds	r3, #4
 8003df2:	4619      	mov	r1, r3
 8003df4:	69b8      	ldr	r0, [r7, #24]
 8003df6:	f7fe fa1c 	bl	8002232 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <prvAddCurrentTaskToDelayedList+0x118>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d202      	bcs.n	8003e0a <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 8003e04:	4a09      	ldr	r2, [pc, #36]	@ (8003e2c <prvAddCurrentTaskToDelayedList+0x118>)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6013      	str	r3, [r2, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	3720      	adds	r7, #32
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	200001a4 	.word	0x200001a4
 8003e18:	20000158 	.word	0x20000158
 8003e1c:	2000015c 	.word	0x2000015c
 8003e20:	200000c8 	.word	0x200000c8
 8003e24:	200001a8 	.word	0x200001a8
 8003e28:	2000018c 	.word	0x2000018c
 8003e2c:	200001c0 	.word	0x200001c0

08003e30 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003e36:	2300      	movs	r3, #0
 8003e38:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003e3a:	f000 fa7d 	bl	8004338 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003e3e:	4b16      	ldr	r3, [pc, #88]	@ (8003e98 <xTimerCreateTimerTask+0x68>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00b      	beq.n	8003e5e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003e46:	4b15      	ldr	r3, [pc, #84]	@ (8003e9c <xTimerCreateTimerTask+0x6c>)
 8003e48:	9301      	str	r3, [sp, #4]
 8003e4a:	2304      	movs	r3, #4
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e54:	4912      	ldr	r1, [pc, #72]	@ (8003ea0 <xTimerCreateTimerTask+0x70>)
 8003e56:	4813      	ldr	r0, [pc, #76]	@ (8003ea4 <xTimerCreateTimerTask+0x74>)
 8003e58:	f7fe fea8 	bl	8002bac <xTaskCreate>
 8003e5c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10d      	bne.n	8003e80 <xTimerCreateTimerTask+0x50>
    __asm volatile
 8003e64:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003e68:	b672      	cpsid	i
 8003e6a:	f383 8811 	msr	BASEPRI, r3
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	b662      	cpsie	i
 8003e78:	603b      	str	r3, [r7, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <xTimerCreateTimerTask+0x4c>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4619      	mov	r1, r3
 8003e84:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8003e88:	f003 f8be 	bl	8007008 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003e8c:	687b      	ldr	r3, [r7, #4]
    }
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	200001fc 	.word	0x200001fc
 8003e9c:	20000200 	.word	0x20000200
 8003ea0:	0800778c 	.word	0x0800778c
 8003ea4:	08003f4d 	.word	0x08003f4d

08003ea8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003eb4:	e008      	b.n	8003ec8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	699a      	ldr	r2, [r3, #24]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	18d1      	adds	r1, r2, r3
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f8df 	bl	8004098 <prvInsertTimerInActiveList>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1ea      	bne.n	8003eb6 <prvReloadTimer+0xe>
        }
    }
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
	...

08003eec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ef6:	4b14      	ldr	r3, [pc, #80]	@ (8003f48 <prvProcessExpiredTimer+0x5c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3304      	adds	r3, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe f9cf 	bl	80022a8 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7ff ffc3 	bl	8003ea8 <prvReloadTimer>
 8003f22:	e008      	b.n	8003f36 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f2a:	f023 0301 	bic.w	r3, r3, #1
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	4798      	blx	r3
    }
 8003f3e:	bf00      	nop
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	200001f4 	.word	0x200001f4

08003f4c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003f54:	f107 0308 	add.w	r3, r7, #8
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 f859 	bl	8004010 <prvGetNextExpireTime>
 8003f5e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4619      	mov	r1, r3
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 f805 	bl	8003f74 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003f6a:	f000 f8d7 	bl	800411c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003f6e:	bf00      	nop
 8003f70:	e7f0      	b.n	8003f54 <prvTimerTask+0x8>
	...

08003f74 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003f7e:	f7ff f869 	bl	8003054 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003f82:	f107 0308 	add.w	r3, r7, #8
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f866 	bl	8004058 <prvSampleTimeNow>
 8003f8c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d130      	bne.n	8003ff6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10a      	bne.n	8003fb0 <prvProcessTimerOrBlockTask+0x3c>
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d806      	bhi.n	8003fb0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003fa2:	f7ff f865 	bl	8003070 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003fa6:	68f9      	ldr	r1, [r7, #12]
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff ff9f 	bl	8003eec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003fae:	e024      	b.n	8003ffa <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d008      	beq.n	8003fc8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003fb6:	4b13      	ldr	r3, [pc, #76]	@ (8004004 <prvProcessTimerOrBlockTask+0x90>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <prvProcessTimerOrBlockTask+0x50>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <prvProcessTimerOrBlockTask+0x52>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8004008 <prvProcessTimerOrBlockTask+0x94>)
 8003fca:	6818      	ldr	r0, [r3, #0]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f7fe fcfd 	bl	80029d4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003fda:	f7ff f849 	bl	8003070 <xTaskResumeAll>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10a      	bne.n	8003ffa <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8003fe4:	4b09      	ldr	r3, [pc, #36]	@ (800400c <prvProcessTimerOrBlockTask+0x98>)
 8003fe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	f3bf 8f6f 	isb	sy
    }
 8003ff4:	e001      	b.n	8003ffa <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003ff6:	f7ff f83b 	bl	8003070 <xTaskResumeAll>
    }
 8003ffa:	bf00      	nop
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	200001f8 	.word	0x200001f8
 8004008:	200001fc 	.word	0x200001fc
 800400c:	e000ed04 	.word	0xe000ed04

08004010 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004018:	4b0e      	ldr	r3, [pc, #56]	@ (8004054 <prvGetNextExpireTime+0x44>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <prvGetNextExpireTime+0x16>
 8004022:	2201      	movs	r2, #1
 8004024:	e000      	b.n	8004028 <prvGetNextExpireTime+0x18>
 8004026:	2200      	movs	r2, #0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d105      	bne.n	8004040 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004034:	4b07      	ldr	r3, [pc, #28]	@ (8004054 <prvGetNextExpireTime+0x44>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	e001      	b.n	8004044 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004044:	68fb      	ldr	r3, [r7, #12]
    }
 8004046:	4618      	mov	r0, r3
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	200001f4 	.word	0x200001f4

08004058 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8004060:	f7ff f91a 	bl	8003298 <xTaskGetTickCount>
 8004064:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004066:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <prvSampleTimeNow+0x3c>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	429a      	cmp	r2, r3
 800406e:	d205      	bcs.n	800407c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004070:	f000 f93c 	bl	80042ec <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	601a      	str	r2, [r3, #0]
 800407a:	e002      	b.n	8004082 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004082:	4a04      	ldr	r2, [pc, #16]	@ (8004094 <prvSampleTimeNow+0x3c>)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004088:	68fb      	ldr	r3, [r7, #12]
    }
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20000204 	.word	0x20000204

08004098 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
 80040a4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d812      	bhi.n	80040e4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	1ad2      	subs	r2, r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d302      	bcc.n	80040d2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80040cc:	2301      	movs	r3, #1
 80040ce:	617b      	str	r3, [r7, #20]
 80040d0:	e01b      	b.n	800410a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80040d2:	4b10      	ldr	r3, [pc, #64]	@ (8004114 <prvInsertTimerInActiveList+0x7c>)
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	3304      	adds	r3, #4
 80040da:	4619      	mov	r1, r3
 80040dc:	4610      	mov	r0, r2
 80040de:	f7fe f8a8 	bl	8002232 <vListInsert>
 80040e2:	e012      	b.n	800410a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d206      	bcs.n	80040fa <prvInsertTimerInActiveList+0x62>
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d302      	bcc.n	80040fa <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80040f4:	2301      	movs	r3, #1
 80040f6:	617b      	str	r3, [r7, #20]
 80040f8:	e007      	b.n	800410a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80040fa:	4b07      	ldr	r3, [pc, #28]	@ (8004118 <prvInsertTimerInActiveList+0x80>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3304      	adds	r3, #4
 8004102:	4619      	mov	r1, r3
 8004104:	4610      	mov	r0, r2
 8004106:	f7fe f894 	bl	8002232 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800410a:	697b      	ldr	r3, [r7, #20]
    }
 800410c:	4618      	mov	r0, r3
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	200001f8 	.word	0x200001f8
 8004118:	200001f4 	.word	0x200001f4

0800411c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800411c:	b580      	push	{r7, lr}
 800411e:	b08a      	sub	sp, #40	@ 0x28
 8004120:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8004122:	1d3b      	adds	r3, r7, #4
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	609a      	str	r2, [r3, #8]
 800412c:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800412e:	e0cb      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	da1b      	bge.n	800416e <prvProcessReceivedCommands+0x52>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004136:	1d3b      	adds	r3, r7, #4
 8004138:	3304      	adds	r3, #4
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10d      	bne.n	800415e <prvProcessReceivedCommands+0x42>
    __asm volatile
 8004142:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004146:	b672      	cpsid	i
 8004148:	f383 8811 	msr	BASEPRI, r3
 800414c:	f3bf 8f6f 	isb	sy
 8004150:	f3bf 8f4f 	dsb	sy
 8004154:	b662      	cpsie	i
 8004156:	61bb      	str	r3, [r7, #24]
}
 8004158:	bf00      	nop
 800415a:	bf00      	nop
 800415c:	e7fd      	b.n	800415a <prvProcessReceivedCommands+0x3e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004164:	6850      	ldr	r0, [r2, #4]
 8004166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004168:	6892      	ldr	r2, [r2, #8]
 800416a:	4611      	mov	r1, r2
 800416c:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	f2c0 80a9 	blt.w	80042c8 <prvProcessReceivedCommands+0x1ac>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d004      	beq.n	800418c <prvProcessReceivedCommands+0x70>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	3304      	adds	r3, #4
 8004186:	4618      	mov	r0, r3
 8004188:	f7fe f88e 	bl	80022a8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800418c:	463b      	mov	r3, r7
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff ff62 	bl	8004058 <prvSampleTimeNow>
 8004194:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3b01      	subs	r3, #1
 800419a:	2b08      	cmp	r3, #8
 800419c:	f200 8091 	bhi.w	80042c2 <prvProcessReceivedCommands+0x1a6>
 80041a0:	a201      	add	r2, pc, #4	@ (adr r2, 80041a8 <prvProcessReceivedCommands+0x8c>)
 80041a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a6:	bf00      	nop
 80041a8:	080041cd 	.word	0x080041cd
 80041ac:	080041cd 	.word	0x080041cd
 80041b0:	08004235 	.word	0x08004235
 80041b4:	08004249 	.word	0x08004249
 80041b8:	08004299 	.word	0x08004299
 80041bc:	080041cd 	.word	0x080041cd
 80041c0:	080041cd 	.word	0x080041cd
 80041c4:	08004235 	.word	0x08004235
 80041c8:	08004249 	.word	0x08004249
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	18d1      	adds	r1, r2, r3
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	69fa      	ldr	r2, [r7, #28]
 80041ea:	6a38      	ldr	r0, [r7, #32]
 80041ec:	f7ff ff54 	bl	8004098 <prvInsertTimerInActiveList>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d067      	beq.n	80042c6 <prvProcessReceivedCommands+0x1aa>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b00      	cmp	r3, #0
 8004202:	d009      	beq.n	8004218 <prvProcessReceivedCommands+0xfc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	4413      	add	r3, r2
 800420c:	69fa      	ldr	r2, [r7, #28]
 800420e:	4619      	mov	r1, r3
 8004210:	6a38      	ldr	r0, [r7, #32]
 8004212:	f7ff fe49 	bl	8003ea8 <prvReloadTimer>
 8004216:	e008      	b.n	800422a <prvProcessReceivedCommands+0x10e>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	b2da      	uxtb	r2, r3
 8004224:	6a3b      	ldr	r3, [r7, #32]
 8004226:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800422a:	6a3b      	ldr	r3, [r7, #32]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	6a38      	ldr	r0, [r7, #32]
 8004230:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004232:	e048      	b.n	80042c6 <prvProcessReceivedCommands+0x1aa>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800423a:	f023 0301 	bic.w	r3, r3, #1
 800423e:	b2da      	uxtb	r2, r3
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004246:	e03f      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004248:	6a3b      	ldr	r3, [r7, #32]
 800424a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	b2da      	uxtb	r2, r3
 8004254:	6a3b      	ldr	r3, [r7, #32]
 8004256:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	6a3b      	ldr	r3, [r7, #32]
 800425e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004260:	6a3b      	ldr	r3, [r7, #32]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10d      	bne.n	8004284 <prvProcessReceivedCommands+0x168>
    __asm volatile
 8004268:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800426c:	b672      	cpsid	i
 800426e:	f383 8811 	msr	BASEPRI, r3
 8004272:	f3bf 8f6f 	isb	sy
 8004276:	f3bf 8f4f 	dsb	sy
 800427a:	b662      	cpsie	i
 800427c:	617b      	str	r3, [r7, #20]
}
 800427e:	bf00      	nop
 8004280:	bf00      	nop
 8004282:	e7fd      	b.n	8004280 <prvProcessReceivedCommands+0x164>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004284:	6a3b      	ldr	r3, [r7, #32]
 8004286:	699a      	ldr	r2, [r3, #24]
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	18d1      	adds	r1, r2, r3
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	69fa      	ldr	r2, [r7, #28]
 8004290:	6a38      	ldr	r0, [r7, #32]
 8004292:	f7ff ff01 	bl	8004098 <prvInsertTimerInActiveList>
                        break;
 8004296:	e017      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d103      	bne.n	80042ae <prvProcessReceivedCommands+0x192>
                            {
                                vPortFree( pxTimer );
 80042a6:	6a38      	ldr	r0, [r7, #32]
 80042a8:	f000 fc56 	bl	8004b58 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80042ac:	e00c      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80042b4:	f023 0301 	bic.w	r3, r3, #1
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80042c0:	e002      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>

                    default:
                        /* Don't expect to get here. */
                        break;
 80042c2:	bf00      	nop
 80042c4:	e000      	b.n	80042c8 <prvProcessReceivedCommands+0x1ac>
                        break;
 80042c6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80042c8:	4b07      	ldr	r3, [pc, #28]	@ (80042e8 <prvProcessReceivedCommands+0x1cc>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	1d39      	adds	r1, r7, #4
 80042ce:	2200      	movs	r2, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fe f933 	bl	800253c <xQueueReceive>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f47f af29 	bne.w	8004130 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80042de:	bf00      	nop
 80042e0:	bf00      	nop
 80042e2:	3728      	adds	r7, #40	@ 0x28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	200001fc 	.word	0x200001fc

080042ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80042f2:	e009      	b.n	8004308 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80042f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004330 <prvSwitchTimerLists+0x44>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80042fe:	f04f 31ff 	mov.w	r1, #4294967295
 8004302:	6838      	ldr	r0, [r7, #0]
 8004304:	f7ff fdf2 	bl	8003eec <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004308:	4b09      	ldr	r3, [pc, #36]	@ (8004330 <prvSwitchTimerLists+0x44>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f0      	bne.n	80042f4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004312:	4b07      	ldr	r3, [pc, #28]	@ (8004330 <prvSwitchTimerLists+0x44>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004318:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <prvSwitchTimerLists+0x48>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a04      	ldr	r2, [pc, #16]	@ (8004330 <prvSwitchTimerLists+0x44>)
 800431e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004320:	4a04      	ldr	r2, [pc, #16]	@ (8004334 <prvSwitchTimerLists+0x48>)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6013      	str	r3, [r2, #0]
    }
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	200001f4 	.word	0x200001f4
 8004334:	200001f8 	.word	0x200001f8

08004338 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800433c:	f000 f992 	bl	8004664 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004340:	4b12      	ldr	r3, [pc, #72]	@ (800438c <prvCheckForValidListAndQueue+0x54>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d11d      	bne.n	8004384 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004348:	4811      	ldr	r0, [pc, #68]	@ (8004390 <prvCheckForValidListAndQueue+0x58>)
 800434a:	f7fd ff41 	bl	80021d0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800434e:	4811      	ldr	r0, [pc, #68]	@ (8004394 <prvCheckForValidListAndQueue+0x5c>)
 8004350:	f7fd ff3e 	bl	80021d0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004354:	4b10      	ldr	r3, [pc, #64]	@ (8004398 <prvCheckForValidListAndQueue+0x60>)
 8004356:	4a0e      	ldr	r2, [pc, #56]	@ (8004390 <prvCheckForValidListAndQueue+0x58>)
 8004358:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800435a:	4b10      	ldr	r3, [pc, #64]	@ (800439c <prvCheckForValidListAndQueue+0x64>)
 800435c:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <prvCheckForValidListAndQueue+0x5c>)
 800435e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8004360:	2200      	movs	r2, #0
 8004362:	2110      	movs	r1, #16
 8004364:	2005      	movs	r0, #5
 8004366:	f7fe f869 	bl	800243c <xQueueGenericCreate>
 800436a:	4603      	mov	r3, r0
 800436c:	4a07      	ldr	r2, [pc, #28]	@ (800438c <prvCheckForValidListAndQueue+0x54>)
 800436e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004370:	4b06      	ldr	r3, [pc, #24]	@ (800438c <prvCheckForValidListAndQueue+0x54>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d005      	beq.n	8004384 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004378:	4b04      	ldr	r3, [pc, #16]	@ (800438c <prvCheckForValidListAndQueue+0x54>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4908      	ldr	r1, [pc, #32]	@ (80043a0 <prvCheckForValidListAndQueue+0x68>)
 800437e:	4618      	mov	r0, r3
 8004380:	f7fe fad6 	bl	8002930 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004384:	f000 f9a4 	bl	80046d0 <vPortExitCritical>
    }
 8004388:	bf00      	nop
 800438a:	bd80      	pop	{r7, pc}
 800438c:	200001fc 	.word	0x200001fc
 8004390:	200001cc 	.word	0x200001cc
 8004394:	200001e0 	.word	0x200001e0
 8004398:	200001f4 	.word	0x200001f4
 800439c:	200001f8 	.word	0x200001f8
 80043a0:	08007794 	.word	0x08007794

080043a4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3b04      	subs	r3, #4
 80043b4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	3b04      	subs	r3, #4
 80043c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	f023 0201 	bic.w	r2, r3, #1
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	3b04      	subs	r3, #4
 80043d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80043d4:	4a0c      	ldr	r2, [pc, #48]	@ (8004408 <pxPortInitialiseStack+0x64>)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	3b14      	subs	r3, #20
 80043de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	3b04      	subs	r3, #4
 80043ea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f06f 0202 	mvn.w	r2, #2
 80043f2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	3b20      	subs	r3, #32
 80043f8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80043fa:	68fb      	ldr	r3, [r7, #12]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	0800440d 	.word	0x0800440d

0800440c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004416:	4b15      	ldr	r3, [pc, #84]	@ (800446c <prvTaskExitError+0x60>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441e:	d00d      	beq.n	800443c <prvTaskExitError+0x30>
    __asm volatile
 8004420:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004424:	b672      	cpsid	i
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	b662      	cpsie	i
 8004434:	60fb      	str	r3, [r7, #12]
}
 8004436:	bf00      	nop
 8004438:	bf00      	nop
 800443a:	e7fd      	b.n	8004438 <prvTaskExitError+0x2c>
    __asm volatile
 800443c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004440:	b672      	cpsid	i
 8004442:	f383 8811 	msr	BASEPRI, r3
 8004446:	f3bf 8f6f 	isb	sy
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	b662      	cpsie	i
 8004450:	60bb      	str	r3, [r7, #8]
}
 8004452:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004454:	bf00      	nop
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0fc      	beq.n	8004456 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800445c:	bf00      	nop
 800445e:	bf00      	nop
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	20000010 	.word	0x20000010

08004470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004470:	4b07      	ldr	r3, [pc, #28]	@ (8004490 <pxCurrentTCBConst2>)
 8004472:	6819      	ldr	r1, [r3, #0]
 8004474:	6808      	ldr	r0, [r1, #0]
 8004476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800447a:	f380 8809 	msr	PSP, r0
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f04f 0000 	mov.w	r0, #0
 8004486:	f380 8811 	msr	BASEPRI, r0
 800448a:	4770      	bx	lr
 800448c:	f3af 8000 	nop.w

08004490 <pxCurrentTCBConst2>:
 8004490:	200000c8 	.word	0x200000c8
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop

08004498 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004498:	4808      	ldr	r0, [pc, #32]	@ (80044bc <prvPortStartFirstTask+0x24>)
 800449a:	6800      	ldr	r0, [r0, #0]
 800449c:	6800      	ldr	r0, [r0, #0]
 800449e:	f380 8808 	msr	MSP, r0
 80044a2:	f04f 0000 	mov.w	r0, #0
 80044a6:	f380 8814 	msr	CONTROL, r0
 80044aa:	b662      	cpsie	i
 80044ac:	b661      	cpsie	f
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	df00      	svc	0
 80044b8:	bf00      	nop
 80044ba:	0000      	.short	0x0000
 80044bc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80044c0:	bf00      	nop
 80044c2:	bf00      	nop

080044c4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08a      	sub	sp, #40	@ 0x28
 80044c8:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80044ca:	4b5c      	ldr	r3, [pc, #368]	@ (800463c <xPortStartScheduler+0x178>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	332c      	adds	r3, #44	@ 0x2c
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a5a      	ldr	r2, [pc, #360]	@ (8004640 <xPortStartScheduler+0x17c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d00d      	beq.n	80044f8 <xPortStartScheduler+0x34>
    __asm volatile
 80044dc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80044e0:	b672      	cpsid	i
 80044e2:	f383 8811 	msr	BASEPRI, r3
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	f3bf 8f4f 	dsb	sy
 80044ee:	b662      	cpsie	i
 80044f0:	61fb      	str	r3, [r7, #28]
}
 80044f2:	bf00      	nop
 80044f4:	bf00      	nop
 80044f6:	e7fd      	b.n	80044f4 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80044f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fa:	3338      	adds	r3, #56	@ 0x38
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a51      	ldr	r2, [pc, #324]	@ (8004644 <xPortStartScheduler+0x180>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00d      	beq.n	8004520 <xPortStartScheduler+0x5c>
    __asm volatile
 8004504:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004508:	b672      	cpsid	i
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	b662      	cpsie	i
 8004518:	61bb      	str	r3, [r7, #24]
}
 800451a:	bf00      	nop
 800451c:	bf00      	nop
 800451e:	e7fd      	b.n	800451c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004524:	4b48      	ldr	r3, [pc, #288]	@ (8004648 <xPortStartScheduler+0x184>)
 8004526:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	22ff      	movs	r2, #255	@ 0xff
 8004534:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	b2db      	uxtb	r3, r3
 800453c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004546:	b2da      	uxtb	r2, r3
 8004548:	4b40      	ldr	r3, [pc, #256]	@ (800464c <xPortStartScheduler+0x188>)
 800454a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800454c:	4b3f      	ldr	r3, [pc, #252]	@ (800464c <xPortStartScheduler+0x188>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10d      	bne.n	8004570 <xPortStartScheduler+0xac>
    __asm volatile
 8004554:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004558:	b672      	cpsid	i
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	b662      	cpsie	i
 8004568:	617b      	str	r3, [r7, #20]
}
 800456a:	bf00      	nop
 800456c:	bf00      	nop
 800456e:	e7fd      	b.n	800456c <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	b2db      	uxtb	r3, r3
 8004574:	43db      	mvns	r3, r3
 8004576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d015      	beq.n	80045aa <xPortStartScheduler+0xe6>
    __asm volatile
 800457e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004582:	b672      	cpsid	i
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	b662      	cpsie	i
 8004592:	613b      	str	r3, [r7, #16]
}
 8004594:	bf00      	nop
 8004596:	bf00      	nop
 8004598:	e7fd      	b.n	8004596 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	3301      	adds	r3, #1
 800459e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	005b      	lsls	r3, r3, #1
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b2:	2b80      	cmp	r3, #128	@ 0x80
 80045b4:	d0f1      	beq.n	800459a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d103      	bne.n	80045c4 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80045bc:	4b24      	ldr	r3, [pc, #144]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e004      	b.n	80045ce <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f1c3 0307 	rsb	r3, r3, #7
 80045ca:	4a21      	ldr	r2, [pc, #132]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045cc:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045ce:	4b20      	ldr	r3, [pc, #128]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	021b      	lsls	r3, r3, #8
 80045d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045d6:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045d8:	4b1d      	ldr	r3, [pc, #116]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004650 <xPortStartScheduler+0x18c>)
 80045e2:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80045ec:	4b19      	ldr	r3, [pc, #100]	@ (8004654 <xPortStartScheduler+0x190>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a18      	ldr	r2, [pc, #96]	@ (8004654 <xPortStartScheduler+0x190>)
 80045f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045f6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80045f8:	4b16      	ldr	r3, [pc, #88]	@ (8004654 <xPortStartScheduler+0x190>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a15      	ldr	r2, [pc, #84]	@ (8004654 <xPortStartScheduler+0x190>)
 80045fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004602:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8004604:	4b14      	ldr	r3, [pc, #80]	@ (8004658 <xPortStartScheduler+0x194>)
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800460a:	f000 f8f1 	bl	80047f0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800460e:	4b13      	ldr	r3, [pc, #76]	@ (800465c <xPortStartScheduler+0x198>)
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004614:	f000 f910 	bl	8004838 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004618:	4b11      	ldr	r3, [pc, #68]	@ (8004660 <xPortStartScheduler+0x19c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a10      	ldr	r2, [pc, #64]	@ (8004660 <xPortStartScheduler+0x19c>)
 800461e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004622:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004624:	f7ff ff38 	bl	8004498 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004628:	f7fe ff90 	bl	800354c <vTaskSwitchContext>
    prvTaskExitError();
 800462c:	f7ff feee 	bl	800440c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3728      	adds	r7, #40	@ 0x28
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	e000ed08 	.word	0xe000ed08
 8004640:	08004471 	.word	0x08004471
 8004644:	08004731 	.word	0x08004731
 8004648:	e000e400 	.word	0xe000e400
 800464c:	20000208 	.word	0x20000208
 8004650:	2000020c 	.word	0x2000020c
 8004654:	e000ed20 	.word	0xe000ed20
 8004658:	e000ed1c 	.word	0xe000ed1c
 800465c:	20000010 	.word	0x20000010
 8004660:	e000ef34 	.word	0xe000ef34

08004664 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
    __asm volatile
 800466a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800466e:	b672      	cpsid	i
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	b662      	cpsie	i
 800467e:	607b      	str	r3, [r7, #4]
}
 8004680:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004682:	4b11      	ldr	r3, [pc, #68]	@ (80046c8 <vPortEnterCritical+0x64>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3301      	adds	r3, #1
 8004688:	4a0f      	ldr	r2, [pc, #60]	@ (80046c8 <vPortEnterCritical+0x64>)
 800468a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800468c:	4b0e      	ldr	r3, [pc, #56]	@ (80046c8 <vPortEnterCritical+0x64>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d112      	bne.n	80046ba <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004694:	4b0d      	ldr	r3, [pc, #52]	@ (80046cc <vPortEnterCritical+0x68>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00d      	beq.n	80046ba <vPortEnterCritical+0x56>
    __asm volatile
 800469e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80046a2:	b672      	cpsid	i
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	b662      	cpsie	i
 80046b2:	603b      	str	r3, [r7, #0]
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	e7fd      	b.n	80046b6 <vPortEnterCritical+0x52>
    }
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	20000010 	.word	0x20000010
 80046cc:	e000ed04 	.word	0xe000ed04

080046d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80046d6:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <vPortExitCritical+0x54>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10d      	bne.n	80046fa <vPortExitCritical+0x2a>
    __asm volatile
 80046de:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80046e2:	b672      	cpsid	i
 80046e4:	f383 8811 	msr	BASEPRI, r3
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	f3bf 8f4f 	dsb	sy
 80046f0:	b662      	cpsie	i
 80046f2:	607b      	str	r3, [r7, #4]
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop
 80046f8:	e7fd      	b.n	80046f6 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 80046fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004724 <vPortExitCritical+0x54>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3b01      	subs	r3, #1
 8004700:	4a08      	ldr	r2, [pc, #32]	@ (8004724 <vPortExitCritical+0x54>)
 8004702:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004704:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <vPortExitCritical+0x54>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d105      	bne.n	8004718 <vPortExitCritical+0x48>
 800470c:	2300      	movs	r3, #0
 800470e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8004716:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	20000010 	.word	0x20000010
	...

08004730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004730:	f3ef 8009 	mrs	r0, PSP
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <pxCurrentTCBConst>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	f01e 0f10 	tst.w	lr, #16
 8004740:	bf08      	it	eq
 8004742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800474a:	6010      	str	r0, [r2, #0]
 800474c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004750:	f04f 0040 	mov.w	r0, #64	@ 0x40
 8004754:	b672      	cpsid	i
 8004756:	f380 8811 	msr	BASEPRI, r0
 800475a:	f3bf 8f4f 	dsb	sy
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	b662      	cpsie	i
 8004764:	f7fe fef2 	bl	800354c <vTaskSwitchContext>
 8004768:	f04f 0000 	mov.w	r0, #0
 800476c:	f380 8811 	msr	BASEPRI, r0
 8004770:	bc09      	pop	{r0, r3}
 8004772:	6819      	ldr	r1, [r3, #0]
 8004774:	6808      	ldr	r0, [r1, #0]
 8004776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800477a:	f01e 0f10 	tst.w	lr, #16
 800477e:	bf08      	it	eq
 8004780:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004784:	f380 8809 	msr	PSP, r0
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop

08004790 <pxCurrentTCBConst>:
 8004790:	200000c8 	.word	0x200000c8
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop

08004798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
    __asm volatile
 800479e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80047a2:	b672      	cpsid	i
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	b662      	cpsie	i
 80047b2:	607b      	str	r3, [r7, #4]
}
 80047b4:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 80047b6:	f002 fb71 	bl	8006e9c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80047ba:	f7fe fda3 	bl	8003304 <xTaskIncrementTick>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d006      	beq.n	80047d2 <SysTick_Handler+0x3a>
        {
            traceISR_EXIT_TO_SCHEDULER();
 80047c4:	f002 fbc8 	bl	8006f58 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80047c8:	4b08      	ldr	r3, [pc, #32]	@ (80047ec <SysTick_Handler+0x54>)
 80047ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	e001      	b.n	80047d6 <SysTick_Handler+0x3e>
        }
        else
        {
            traceISR_EXIT();
 80047d2:	f002 fba5 	bl	8006f20 <SEGGER_SYSVIEW_RecordExitISR>
 80047d6:	2300      	movs	r3, #0
 80047d8:	603b      	str	r3, [r7, #0]
    __asm volatile
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f383 8811 	msr	BASEPRI, r3
}
 80047e0:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80047e2:	bf00      	nop
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	e000ed04 	.word	0xe000ed04

080047f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80047f0:	b480      	push	{r7}
 80047f2:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <vPortSetupTimerInterrupt+0x34>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004828 <vPortSetupTimerInterrupt+0x38>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004800:	4b0a      	ldr	r3, [pc, #40]	@ (800482c <vPortSetupTimerInterrupt+0x3c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a0a      	ldr	r2, [pc, #40]	@ (8004830 <vPortSetupTimerInterrupt+0x40>)
 8004806:	fba2 2303 	umull	r2, r3, r2, r3
 800480a:	099b      	lsrs	r3, r3, #6
 800480c:	4a09      	ldr	r2, [pc, #36]	@ (8004834 <vPortSetupTimerInterrupt+0x44>)
 800480e:	3b01      	subs	r3, #1
 8004810:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004812:	4b04      	ldr	r3, [pc, #16]	@ (8004824 <vPortSetupTimerInterrupt+0x34>)
 8004814:	2207      	movs	r2, #7
 8004816:	601a      	str	r2, [r3, #0]
}
 8004818:	bf00      	nop
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	e000e010 	.word	0xe000e010
 8004828:	e000e018 	.word	0xe000e018
 800482c:	20000000 	.word	0x20000000
 8004830:	10624dd3 	.word	0x10624dd3
 8004834:	e000e014 	.word	0xe000e014

08004838 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004838:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004848 <vPortEnableVFP+0x10>
 800483c:	6801      	ldr	r1, [r0, #0]
 800483e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004842:	6001      	str	r1, [r0, #0]
 8004844:	4770      	bx	lr
 8004846:	0000      	.short	0x0000
 8004848:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800484c:	bf00      	nop
 800484e:	bf00      	nop

08004850 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004856:	f3ef 8305 	mrs	r3, IPSR
 800485a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b0f      	cmp	r3, #15
 8004860:	d917      	bls.n	8004892 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004862:	4a1a      	ldr	r2, [pc, #104]	@ (80048cc <vPortValidateInterruptPriority+0x7c>)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4413      	add	r3, r2
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800486c:	4b18      	ldr	r3, [pc, #96]	@ (80048d0 <vPortValidateInterruptPriority+0x80>)
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	7afa      	ldrb	r2, [r7, #11]
 8004872:	429a      	cmp	r2, r3
 8004874:	d20d      	bcs.n	8004892 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 8004876:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800487a:	b672      	cpsid	i
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	b662      	cpsie	i
 800488a:	607b      	str	r3, [r7, #4]
}
 800488c:	bf00      	nop
 800488e:	bf00      	nop
 8004890:	e7fd      	b.n	800488e <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004892:	4b10      	ldr	r3, [pc, #64]	@ (80048d4 <vPortValidateInterruptPriority+0x84>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800489a:	4b0f      	ldr	r3, [pc, #60]	@ (80048d8 <vPortValidateInterruptPriority+0x88>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d90d      	bls.n	80048be <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 80048a2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80048a6:	b672      	cpsid	i
 80048a8:	f383 8811 	msr	BASEPRI, r3
 80048ac:	f3bf 8f6f 	isb	sy
 80048b0:	f3bf 8f4f 	dsb	sy
 80048b4:	b662      	cpsie	i
 80048b6:	603b      	str	r3, [r7, #0]
}
 80048b8:	bf00      	nop
 80048ba:	bf00      	nop
 80048bc:	e7fd      	b.n	80048ba <vPortValidateInterruptPriority+0x6a>
    }
 80048be:	bf00      	nop
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000e3f0 	.word	0xe000e3f0
 80048d0:	20000208 	.word	0x20000208
 80048d4:	e000ed0c 	.word	0xe000ed0c
 80048d8:	2000020c 	.word	0x2000020c

080048dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08e      	sub	sp, #56	@ 0x38
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80048e4:	2300      	movs	r3, #0
 80048e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d022      	beq.n	8004934 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80048ee:	2308      	movs	r3, #8
 80048f0:	43db      	mvns	r3, r3
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d81b      	bhi.n	8004930 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80048f8:	2208      	movs	r2, #8
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4413      	add	r3, r2
 80048fe:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	2b00      	cmp	r3, #0
 8004908:	d014      	beq.n	8004934 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	f1c3 0308 	rsb	r3, r3, #8
 8004914:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	43db      	mvns	r3, r3
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	429a      	cmp	r2, r3
 800491e:	d804      	bhi.n	800492a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004924:	4413      	add	r3, r2
 8004926:	607b      	str	r3, [r7, #4]
 8004928:	e004      	b.n	8004934 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800492a:	2300      	movs	r3, #0
 800492c:	607b      	str	r3, [r7, #4]
 800492e:	e001      	b.n	8004934 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8004934:	f7fe fb8e 	bl	8003054 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004938:	4b80      	ldr	r3, [pc, #512]	@ (8004b3c <pvPortMalloc+0x260>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8004940:	f000 f98a 	bl	8004c58 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	f2c0 80de 	blt.w	8004b08 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 80da 	beq.w	8004b08 <pvPortMalloc+0x22c>
 8004954:	4b7a      	ldr	r3, [pc, #488]	@ (8004b40 <pvPortMalloc+0x264>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	429a      	cmp	r2, r3
 800495c:	f200 80d4 	bhi.w	8004b08 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004960:	4b78      	ldr	r3, [pc, #480]	@ (8004b44 <pvPortMalloc+0x268>)
 8004962:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8004964:	4b77      	ldr	r3, [pc, #476]	@ (8004b44 <pvPortMalloc+0x268>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800496a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496c:	4a76      	ldr	r2, [pc, #472]	@ (8004b48 <pvPortMalloc+0x26c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d305      	bcc.n	800497e <pvPortMalloc+0xa2>
 8004972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004974:	4a75      	ldr	r2, [pc, #468]	@ (8004b4c <pvPortMalloc+0x270>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d801      	bhi.n	800497e <pvPortMalloc+0xa2>
 800497a:	2301      	movs	r3, #1
 800497c:	e000      	b.n	8004980 <pvPortMalloc+0xa4>
 800497e:	2300      	movs	r3, #0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d12d      	bne.n	80049e0 <pvPortMalloc+0x104>
    __asm volatile
 8004984:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004988:	b672      	cpsid	i
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	b662      	cpsie	i
 8004998:	623b      	str	r3, [r7, #32]
}
 800499a:	bf00      	nop
 800499c:	bf00      	nop
 800499e:	e7fd      	b.n	800499c <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80049a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80049aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ac:	4a66      	ldr	r2, [pc, #408]	@ (8004b48 <pvPortMalloc+0x26c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d305      	bcc.n	80049be <pvPortMalloc+0xe2>
 80049b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049b4:	4a65      	ldr	r2, [pc, #404]	@ (8004b4c <pvPortMalloc+0x270>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d801      	bhi.n	80049be <pvPortMalloc+0xe2>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <pvPortMalloc+0xe4>
 80049be:	2300      	movs	r3, #0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10d      	bne.n	80049e0 <pvPortMalloc+0x104>
    __asm volatile
 80049c4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80049c8:	b672      	cpsid	i
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	b662      	cpsie	i
 80049d8:	61fb      	str	r3, [r7, #28]
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	e7fd      	b.n	80049dc <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80049e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d903      	bls.n	80049f2 <pvPortMalloc+0x116>
 80049ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1d6      	bne.n	80049a0 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80049f2:	4b52      	ldr	r3, [pc, #328]	@ (8004b3c <pvPortMalloc+0x260>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049f8:	429a      	cmp	r2, r3
 80049fa:	f000 8085 	beq.w	8004b08 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80049fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2208      	movs	r2, #8
 8004a04:	4413      	add	r3, r2
 8004a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8004a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0a:	4a4f      	ldr	r2, [pc, #316]	@ (8004b48 <pvPortMalloc+0x26c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d305      	bcc.n	8004a1c <pvPortMalloc+0x140>
 8004a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a12:	4a4e      	ldr	r2, [pc, #312]	@ (8004b4c <pvPortMalloc+0x270>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d801      	bhi.n	8004a1c <pvPortMalloc+0x140>
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e000      	b.n	8004a1e <pvPortMalloc+0x142>
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10d      	bne.n	8004a3e <pvPortMalloc+0x162>
    __asm volatile
 8004a22:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004a26:	b672      	cpsid	i
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	b662      	cpsie	i
 8004a36:	61bb      	str	r3, [r7, #24]
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	e7fd      	b.n	8004a3a <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a44:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8004a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d90d      	bls.n	8004a6c <pvPortMalloc+0x190>
    __asm volatile
 8004a50:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004a54:	b672      	cpsid	i
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	b662      	cpsie	i
 8004a64:	617b      	str	r3, [r7, #20]
}
 8004a66:	bf00      	nop
 8004a68:	bf00      	nop
 8004a6a:	e7fd      	b.n	8004a68 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	1ad2      	subs	r2, r2, r3
 8004a74:	2308      	movs	r3, #8
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d926      	bls.n	8004aca <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4413      	add	r3, r2
 8004a82:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00d      	beq.n	8004aaa <pvPortMalloc+0x1ce>
    __asm volatile
 8004a8e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004a92:	b672      	cpsid	i
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	b662      	cpsie	i
 8004aa2:	613b      	str	r3, [r7, #16]
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
 8004aa8:	e7fd      	b.n	8004aa6 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	1ad2      	subs	r2, r2, r3
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8004abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac8:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004aca:	4b1d      	ldr	r3, [pc, #116]	@ (8004b40 <pvPortMalloc+0x264>)
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8004b40 <pvPortMalloc+0x264>)
 8004ad6:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ad8:	4b19      	ldr	r3, [pc, #100]	@ (8004b40 <pvPortMalloc+0x264>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	4b1c      	ldr	r3, [pc, #112]	@ (8004b50 <pvPortMalloc+0x274>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d203      	bcs.n	8004aec <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004ae4:	4b16      	ldr	r3, [pc, #88]	@ (8004b40 <pvPortMalloc+0x264>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a19      	ldr	r2, [pc, #100]	@ (8004b50 <pvPortMalloc+0x274>)
 8004aea:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004af6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004afe:	4b15      	ldr	r3, [pc, #84]	@ (8004b54 <pvPortMalloc+0x278>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3301      	adds	r3, #1
 8004b04:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <pvPortMalloc+0x278>)
 8004b06:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004b08:	f7fe fab2 	bl	8003070 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00d      	beq.n	8004b32 <pvPortMalloc+0x256>
    __asm volatile
 8004b16:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004b1a:	b672      	cpsid	i
 8004b1c:	f383 8811 	msr	BASEPRI, r3
 8004b20:	f3bf 8f6f 	isb	sy
 8004b24:	f3bf 8f4f 	dsb	sy
 8004b28:	b662      	cpsie	i
 8004b2a:	60fb      	str	r3, [r7, #12]
}
 8004b2c:	bf00      	nop
 8004b2e:	bf00      	nop
 8004b30:	e7fd      	b.n	8004b2e <pvPortMalloc+0x252>
    return pvReturn;
 8004b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3738      	adds	r7, #56	@ 0x38
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	2000ba18 	.word	0x2000ba18
 8004b40:	2000ba1c 	.word	0x2000ba1c
 8004b44:	2000ba10 	.word	0x2000ba10
 8004b48:	20000210 	.word	0x20000210
 8004b4c:	2000ba0f 	.word	0x2000ba0f
 8004b50:	2000ba20 	.word	0x2000ba20
 8004b54:	2000ba24 	.word	0x2000ba24

08004b58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d06a      	beq.n	8004c40 <vPortFree+0xe8>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004b6a:	2308      	movs	r3, #8
 8004b6c:	425b      	negs	r3, r3
 8004b6e:	69fa      	ldr	r2, [r7, #28]
 8004b70:	4413      	add	r3, r2
 8004b72:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	4a33      	ldr	r2, [pc, #204]	@ (8004c48 <vPortFree+0xf0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d305      	bcc.n	8004b8c <vPortFree+0x34>
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	4a32      	ldr	r2, [pc, #200]	@ (8004c4c <vPortFree+0xf4>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d801      	bhi.n	8004b8c <vPortFree+0x34>
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e000      	b.n	8004b8e <vPortFree+0x36>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10d      	bne.n	8004bae <vPortFree+0x56>
    __asm volatile
 8004b92:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004b96:	b672      	cpsid	i
 8004b98:	f383 8811 	msr	BASEPRI, r3
 8004b9c:	f3bf 8f6f 	isb	sy
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	b662      	cpsie	i
 8004ba6:	617b      	str	r3, [r7, #20]
}
 8004ba8:	bf00      	nop
 8004baa:	bf00      	nop
 8004bac:	e7fd      	b.n	8004baa <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	db0d      	blt.n	8004bd2 <vPortFree+0x7a>
    __asm volatile
 8004bb6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004bba:	b672      	cpsid	i
 8004bbc:	f383 8811 	msr	BASEPRI, r3
 8004bc0:	f3bf 8f6f 	isb	sy
 8004bc4:	f3bf 8f4f 	dsb	sy
 8004bc8:	b662      	cpsie	i
 8004bca:	613b      	str	r3, [r7, #16]
}
 8004bcc:	bf00      	nop
 8004bce:	bf00      	nop
 8004bd0:	e7fd      	b.n	8004bce <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00d      	beq.n	8004bf6 <vPortFree+0x9e>
    __asm volatile
 8004bda:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004bde:	b672      	cpsid	i
 8004be0:	f383 8811 	msr	BASEPRI, r3
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	b662      	cpsie	i
 8004bee:	60fb      	str	r3, [r7, #12]
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	e7fd      	b.n	8004bf2 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	0fdb      	lsrs	r3, r3, #31
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d01c      	beq.n	8004c40 <vPortFree+0xe8>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d118      	bne.n	8004c40 <vPortFree+0xe8>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8004c1a:	f7fe fa1b 	bl	8003054 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	4b0b      	ldr	r3, [pc, #44]	@ (8004c50 <vPortFree+0xf8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4413      	add	r3, r2
 8004c28:	4a09      	ldr	r2, [pc, #36]	@ (8004c50 <vPortFree+0xf8>)
 8004c2a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c2c:	69b8      	ldr	r0, [r7, #24]
 8004c2e:	f000 f86d 	bl	8004d0c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004c32:	4b08      	ldr	r3, [pc, #32]	@ (8004c54 <vPortFree+0xfc>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a06      	ldr	r2, [pc, #24]	@ (8004c54 <vPortFree+0xfc>)
 8004c3a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004c3c:	f7fe fa18 	bl	8003070 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004c40:	bf00      	nop
 8004c42:	3720      	adds	r7, #32
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	20000210 	.word	0x20000210
 8004c4c:	2000ba0f 	.word	0x2000ba0f
 8004c50:	2000ba1c 	.word	0x2000ba1c
 8004c54:	2000ba28 	.word	0x2000ba28

08004c58 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c5e:	f44f 4338 	mov.w	r3, #47104	@ 0xb800
 8004c62:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004c64:	4b24      	ldr	r3, [pc, #144]	@ (8004cf8 <prvHeapInit+0xa0>)
 8004c66:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f003 0307 	and.w	r3, r3, #7
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00c      	beq.n	8004c8c <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	3307      	adds	r3, #7
 8004c76:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 0307 	bic.w	r3, r3, #7
 8004c7e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	4a1c      	ldr	r2, [pc, #112]	@ (8004cf8 <prvHeapInit+0xa0>)
 8004c88:	4413      	add	r3, r2
 8004c8a:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004cfc <prvHeapInit+0xa4>)
 8004c90:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004c92:	4b1a      	ldr	r3, [pc, #104]	@ (8004cfc <prvHeapInit+0xa4>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	1a9b      	subs	r3, r3, r2
 8004ca6:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f023 0307 	bic.w	r3, r3, #7
 8004cae:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a13      	ldr	r2, [pc, #76]	@ (8004d00 <prvHeapInit+0xa8>)
 8004cb4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004cb6:	4b12      	ldr	r3, [pc, #72]	@ (8004d00 <prvHeapInit+0xa8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8004cbe:	4b10      	ldr	r3, [pc, #64]	@ (8004d00 <prvHeapInit+0xa8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	1ad2      	subs	r2, r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8004cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d00 <prvHeapInit+0xa8>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	4a08      	ldr	r2, [pc, #32]	@ (8004d04 <prvHeapInit+0xac>)
 8004ce2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4a07      	ldr	r2, [pc, #28]	@ (8004d08 <prvHeapInit+0xb0>)
 8004cea:	6013      	str	r3, [r2, #0]
}
 8004cec:	bf00      	nop
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	20000210 	.word	0x20000210
 8004cfc:	2000ba10 	.word	0x2000ba10
 8004d00:	2000ba18 	.word	0x2000ba18
 8004d04:	2000ba20 	.word	0x2000ba20
 8004d08:	2000ba1c 	.word	0x2000ba1c

08004d0c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8004d14:	4b37      	ldr	r3, [pc, #220]	@ (8004df4 <prvInsertBlockIntoFreeList+0xe8>)
 8004d16:	617b      	str	r3, [r7, #20]
 8004d18:	e002      	b.n	8004d20 <prvInsertBlockIntoFreeList+0x14>
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d8f7      	bhi.n	8004d1a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	4a31      	ldr	r2, [pc, #196]	@ (8004df4 <prvInsertBlockIntoFreeList+0xe8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d01a      	beq.n	8004d68 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	4a30      	ldr	r2, [pc, #192]	@ (8004df8 <prvInsertBlockIntoFreeList+0xec>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d305      	bcc.n	8004d46 <prvInsertBlockIntoFreeList+0x3a>
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	4a2f      	ldr	r2, [pc, #188]	@ (8004dfc <prvInsertBlockIntoFreeList+0xf0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d801      	bhi.n	8004d46 <prvInsertBlockIntoFreeList+0x3a>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <prvInsertBlockIntoFreeList+0x3c>
 8004d46:	2300      	movs	r3, #0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10d      	bne.n	8004d68 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 8004d4c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004d50:	b672      	cpsid	i
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	b662      	cpsie	i
 8004d60:	60fb      	str	r3, [r7, #12]
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	e7fd      	b.n	8004d64 <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	4413      	add	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d108      	bne.n	8004d8c <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	441a      	add	r2, r3
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	441a      	add	r2, r3
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d118      	bne.n	8004dd2 <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b16      	ldr	r3, [pc, #88]	@ (8004e00 <prvInsertBlockIntoFreeList+0xf4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d00d      	beq.n	8004dc8 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	441a      	add	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	601a      	str	r2, [r3, #0]
 8004dc6:	e008      	b.n	8004dda <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8004dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004e00 <prvInsertBlockIntoFreeList+0xf4>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e003      	b.n	8004dda <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d002      	beq.n	8004de8 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004de8:	bf00      	nop
 8004dea:	371c      	adds	r7, #28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	2000ba10 	.word	0x2000ba10
 8004df8:	20000210 	.word	0x20000210
 8004dfc:	2000ba0f 	.word	0x2000ba0f
 8004e00:	2000ba18 	.word	0x2000ba18

08004e04 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004e08:	4803      	ldr	r0, [pc, #12]	@ (8004e18 <_cbSendSystemDesc+0x14>)
 8004e0a:	f001 fff1 	bl	8006df0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004e0e:	4803      	ldr	r0, [pc, #12]	@ (8004e1c <_cbSendSystemDesc+0x18>)
 8004e10:	f001 ffee 	bl	8006df0 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004e14:	bf00      	nop
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	0800779c 	.word	0x0800779c
 8004e1c:	080077d8 	.word	0x080077d8

08004e20 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004e24:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <SEGGER_SYSVIEW_Conf+0x20>)
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <SEGGER_SYSVIEW_Conf+0x20>)
 8004e2a:	6819      	ldr	r1, [r3, #0]
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <SEGGER_SYSVIEW_Conf+0x24>)
 8004e2e:	4a06      	ldr	r2, [pc, #24]	@ (8004e48 <SEGGER_SYSVIEW_Conf+0x28>)
 8004e30:	f001 fc64 	bl	80066fc <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004e34:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8004e38:	f001 fca4 	bl	8006784 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004e3c:	bf00      	nop
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	20000000 	.word	0x20000000
 8004e44:	08004e05 	.word	0x08004e05
 8004e48:	08007874 	.word	0x08007874

08004e4c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004e52:	2300      	movs	r3, #0
 8004e54:	607b      	str	r3, [r7, #4]
 8004e56:	e033      	b.n	8004ec0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004e58:	491e      	ldr	r1, [pc, #120]	@ (8004ed4 <_cbSendTaskList+0x88>)
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	440b      	add	r3, r1
 8004e66:	6818      	ldr	r0, [r3, #0]
 8004e68:	491a      	ldr	r1, [pc, #104]	@ (8004ed4 <_cbSendTaskList+0x88>)
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4413      	add	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	3304      	adds	r3, #4
 8004e78:	6819      	ldr	r1, [r3, #0]
 8004e7a:	4c16      	ldr	r4, [pc, #88]	@ (8004ed4 <_cbSendTaskList+0x88>)
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4423      	add	r3, r4
 8004e88:	3308      	adds	r3, #8
 8004e8a:	681c      	ldr	r4, [r3, #0]
 8004e8c:	4d11      	ldr	r5, [pc, #68]	@ (8004ed4 <_cbSendTaskList+0x88>)
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	442b      	add	r3, r5
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	681d      	ldr	r5, [r3, #0]
 8004e9e:	4e0d      	ldr	r6, [pc, #52]	@ (8004ed4 <_cbSendTaskList+0x88>)
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4433      	add	r3, r6
 8004eac:	3310      	adds	r3, #16
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	462b      	mov	r3, r5
 8004eb4:	4622      	mov	r2, r4
 8004eb6:	f000 f8bd 	bl	8005034 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	607b      	str	r3, [r7, #4]
 8004ec0:	4b05      	ldr	r3, [pc, #20]	@ (8004ed8 <_cbSendTaskList+0x8c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d3c6      	bcc.n	8004e58 <_cbSendTaskList+0xc>
  }
}
 8004eca:	bf00      	nop
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ed4:	2000ba2c 	.word	0x2000ba2c
 8004ed8:	2000bacc 	.word	0x2000bacc

08004edc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ee0:	b082      	sub	sp, #8
 8004ee2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004ee4:	f7fe f9ea 	bl	80032bc <xTaskGetTickCountFromISR>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2200      	movs	r2, #0
 8004eec:	469a      	mov	sl, r3
 8004eee:	4693      	mov	fp, r2
 8004ef0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004ef4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	f04f 0a00 	mov.w	sl, #0
 8004f00:	f04f 0b00 	mov.w	fp, #0
 8004f04:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004f08:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004f0c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004f10:	4652      	mov	r2, sl
 8004f12:	465b      	mov	r3, fp
 8004f14:	1a14      	subs	r4, r2, r0
 8004f16:	eb63 0501 	sbc.w	r5, r3, r1
 8004f1a:	f04f 0200 	mov.w	r2, #0
 8004f1e:	f04f 0300 	mov.w	r3, #0
 8004f22:	00ab      	lsls	r3, r5, #2
 8004f24:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004f28:	00a2      	lsls	r2, r4, #2
 8004f2a:	4614      	mov	r4, r2
 8004f2c:	461d      	mov	r5, r3
 8004f2e:	eb14 0800 	adds.w	r8, r4, r0
 8004f32:	eb45 0901 	adc.w	r9, r5, r1
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f4a:	4690      	mov	r8, r2
 8004f4c:	4699      	mov	r9, r3
 8004f4e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004f52:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004f64 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
 8004f70:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004f72:	2205      	movs	r2, #5
 8004f74:	492b      	ldr	r1, [pc, #172]	@ (8005024 <SYSVIEW_AddTask+0xc0>)
 8004f76:	68b8      	ldr	r0, [r7, #8]
 8004f78:	f002 fb74 	bl	8007664 <memcmp>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d04b      	beq.n	800501a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004f82:	4b29      	ldr	r3, [pc, #164]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b07      	cmp	r3, #7
 8004f88:	d903      	bls.n	8004f92 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004f8a:	4828      	ldr	r0, [pc, #160]	@ (800502c <SYSVIEW_AddTask+0xc8>)
 8004f8c:	f002 fae0 	bl	8007550 <SEGGER_SYSVIEW_Warn>
    return;
 8004f90:	e044      	b.n	800501c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004f92:	4b25      	ldr	r3, [pc, #148]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	4926      	ldr	r1, [pc, #152]	@ (8005030 <SYSVIEW_AddTask+0xcc>)
 8004f98:	4613      	mov	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004fa6:	4b20      	ldr	r3, [pc, #128]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4921      	ldr	r1, [pc, #132]	@ (8005030 <SYSVIEW_AddTask+0xcc>)
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	3304      	adds	r3, #4
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	491b      	ldr	r1, [pc, #108]	@ (8005030 <SYSVIEW_AddTask+0xcc>)
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	3308      	adds	r3, #8
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004fd2:	4b15      	ldr	r3, [pc, #84]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	4916      	ldr	r1, [pc, #88]	@ (8005030 <SYSVIEW_AddTask+0xcc>)
 8004fd8:	4613      	mov	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	4413      	add	r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	330c      	adds	r3, #12
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	4910      	ldr	r1, [pc, #64]	@ (8005030 <SYSVIEW_AddTask+0xcc>)
 8004fee:	4613      	mov	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	3310      	adds	r3, #16
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3301      	adds	r3, #1
 8005004:	4a08      	ldr	r2, [pc, #32]	@ (8005028 <SYSVIEW_AddTask+0xc4>)
 8005006:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f80e 	bl	8005034 <SYSVIEW_SendTaskInfo>
 8005018:	e000      	b.n	800501c <SYSVIEW_AddTask+0xb8>
    return;
 800501a:	bf00      	nop

}
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	080077e8 	.word	0x080077e8
 8005028:	2000bacc 	.word	0x2000bacc
 800502c:	080077f0 	.word	0x080077f0
 8005030:	2000ba2c 	.word	0x2000ba2c

08005034 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005034:	b580      	push	{r7, lr}
 8005036:	b08a      	sub	sp, #40	@ 0x28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8005042:	f107 0310 	add.w	r3, r7, #16
 8005046:	2218      	movs	r2, #24
 8005048:	2100      	movs	r1, #0
 800504a:	4618      	mov	r0, r3
 800504c:	f002 fb1a 	bl	8007684 <memset>
  TaskInfo.TaskID     = TaskID;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8005060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005062:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005064:	f107 0310 	add.w	r3, r7, #16
 8005068:	4618      	mov	r0, r3
 800506a:	f001 fdc9 	bl	8006c00 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800506e:	bf00      	nop
 8005070:	3728      	adds	r7, #40	@ 0x28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <__NVIC_EnableIRQ>:
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005086:	2b00      	cmp	r3, #0
 8005088:	db0b      	blt.n	80050a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	f003 021f 	and.w	r2, r3, #31
 8005090:	4907      	ldr	r1, [pc, #28]	@ (80050b0 <__NVIC_EnableIRQ+0x38>)
 8005092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	2001      	movs	r0, #1
 800509a:	fa00 f202 	lsl.w	r2, r0, r2
 800509e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80050a2:	bf00      	nop
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	e000e100 	.word	0xe000e100

080050b4 <__NVIC_SetPriority>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	4603      	mov	r3, r0
 80050bc:	6039      	str	r1, [r7, #0]
 80050be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	db0a      	blt.n	80050de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	490c      	ldr	r1, [pc, #48]	@ (8005100 <__NVIC_SetPriority+0x4c>)
 80050ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d2:	0112      	lsls	r2, r2, #4
 80050d4:	b2d2      	uxtb	r2, r2
 80050d6:	440b      	add	r3, r1
 80050d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80050dc:	e00a      	b.n	80050f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	b2da      	uxtb	r2, r3
 80050e2:	4908      	ldr	r1, [pc, #32]	@ (8005104 <__NVIC_SetPriority+0x50>)
 80050e4:	79fb      	ldrb	r3, [r7, #7]
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	3b04      	subs	r3, #4
 80050ec:	0112      	lsls	r2, r2, #4
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	440b      	add	r3, r1
 80050f2:	761a      	strb	r2, [r3, #24]
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	e000e100 	.word	0xe000e100
 8005104:	e000ed00 	.word	0xe000ed00

08005108 <_StartSysView>:

} _SVInfo = {0,0,1};



static void _StartSysView(void) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0

  int r;



  r = SEGGER_SYSVIEW_IsStarted();
 800510e:	f002 fa7b 	bl	8007608 <SEGGER_SYSVIEW_IsStarted>
 8005112:	6078      	str	r0, [r7, #4]

  if (r == 0) {
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <_StartSysView+0x16>

    SEGGER_SYSVIEW_Start();
 800511a:	f001 fbf7 	bl	800690c <SEGGER_SYSVIEW_Start>

  }

}
 800511e:	bf00      	nop
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <_cbOnUARTRx>:



static void _cbOnUARTRx(U8 Data) {
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	4603      	mov	r3, r0
 8005130:	71fb      	strb	r3, [r7, #7]

  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8005132:	4b0c      	ldr	r3, [pc, #48]	@ (8005164 <_cbOnUARTRx+0x3c>)
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	2b03      	cmp	r3, #3
 8005138:	d806      	bhi.n	8005148 <_cbOnUARTRx+0x20>

    _SVInfo.NumBytesHelloRcvd++;
 800513a:	4b0a      	ldr	r3, [pc, #40]	@ (8005164 <_cbOnUARTRx+0x3c>)
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	3301      	adds	r3, #1
 8005140:	b2da      	uxtb	r2, r3
 8005142:	4b08      	ldr	r3, [pc, #32]	@ (8005164 <_cbOnUARTRx+0x3c>)
 8005144:	701a      	strb	r2, [r3, #0]

    goto Done;
 8005146:	e009      	b.n	800515c <_cbOnUARTRx+0x34>

  }

  _StartSysView();
 8005148:	f7ff ffde 	bl	8005108 <_StartSysView>

  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 800514c:	4b05      	ldr	r3, [pc, #20]	@ (8005164 <_cbOnUARTRx+0x3c>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	4618      	mov	r0, r3
 8005152:	1dfb      	adds	r3, r7, #7
 8005154:	2201      	movs	r2, #1
 8005156:	4619      	mov	r1, r3
 8005158:	f000 fb8e 	bl	8005878 <SEGGER_RTT_WriteDownBuffer>

Done:

  return;
 800515c:	bf00      	nop

}
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	20000014 	.word	0x20000014

08005168 <_cbOnUARTTx>:



static int _cbOnUARTTx(U8* pChar) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]

  int r;



  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8005170:	4b14      	ldr	r3, [pc, #80]	@ (80051c4 <_cbOnUARTTx+0x5c>)
 8005172:	785b      	ldrb	r3, [r3, #1]
 8005174:	2b03      	cmp	r3, #3
 8005176:	d80f      	bhi.n	8005198 <_cbOnUARTTx+0x30>

    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8005178:	4b12      	ldr	r3, [pc, #72]	@ (80051c4 <_cbOnUARTTx+0x5c>)
 800517a:	785b      	ldrb	r3, [r3, #1]
 800517c:	461a      	mov	r2, r3
 800517e:	4b12      	ldr	r3, [pc, #72]	@ (80051c8 <_cbOnUARTTx+0x60>)
 8005180:	5c9a      	ldrb	r2, [r3, r2]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	701a      	strb	r2, [r3, #0]

    _SVInfo.NumBytesHelloSent++;
 8005186:	4b0f      	ldr	r3, [pc, #60]	@ (80051c4 <_cbOnUARTTx+0x5c>)
 8005188:	785b      	ldrb	r3, [r3, #1]
 800518a:	3301      	adds	r3, #1
 800518c:	b2da      	uxtb	r2, r3
 800518e:	4b0d      	ldr	r3, [pc, #52]	@ (80051c4 <_cbOnUARTTx+0x5c>)
 8005190:	705a      	strb	r2, [r3, #1]

    r = 1;
 8005192:	2301      	movs	r3, #1
 8005194:	60fb      	str	r3, [r7, #12]

    goto Done;
 8005196:	e00f      	b.n	80051b8 <_cbOnUARTTx+0x50>

  }

  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8005198:	4b0a      	ldr	r3, [pc, #40]	@ (80051c4 <_cbOnUARTTx+0x5c>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f000 fa0d 	bl	80055c0 <SEGGER_RTT_ReadUpBufferNoLock>
 80051a6:	4603      	mov	r3, r0
 80051a8:	60fb      	str	r3, [r7, #12]

  if (r < 0) {  // Failed to read from up buffer?
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	da02      	bge.n	80051b6 <_cbOnUARTTx+0x4e>

    r = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60fb      	str	r3, [r7, #12]
 80051b4:	e000      	b.n	80051b8 <_cbOnUARTTx+0x50>

  }

Done:
 80051b6:	bf00      	nop

  return r;
 80051b8:	68fb      	ldr	r3, [r7, #12]

}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000014 	.word	0x20000014
 80051c8:	0800787c 	.word	0x0800787c

080051cc <SEGGER_UART_init>:



void SEGGER_UART_init(U32 baud)

{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]

HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80051d4:	4a04      	ldr	r2, [pc, #16]	@ (80051e8 <SEGGER_UART_init+0x1c>)
 80051d6:	4905      	ldr	r1, [pc, #20]	@ (80051ec <SEGGER_UART_init+0x20>)
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f855 	bl	8005288 <HIF_UART_Init>

}
 80051de:	bf00      	nop
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	08005129 	.word	0x08005129
 80051ec:	08005169 	.word	0x08005169

080051f0 <USART3_IRQHandler>:

*/

void USART3_IRQHandler(void);

void USART3_IRQHandler(void) {
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0

  int r;



  UsartStatus = USART_SR;                              // Examine status register
 80051f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005270 <USART3_IRQHandler+0x80>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 0320 	and.w	r3, r3, #32
 8005202:	2b00      	cmp	r3, #0
 8005204:	d011      	beq.n	800522a <USART3_IRQHandler+0x3a>

    v = USART_RDR;                                      // Read data
 8005206:	4b1b      	ldr	r3, [pc, #108]	@ (8005274 <USART3_IRQHandler+0x84>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	b2db      	uxtb	r3, r3
 800520c:	71fb      	strb	r3, [r7, #7]

    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f003 030b 	and.w	r3, r3, #11
 8005214:	2b00      	cmp	r3, #0
 8005216:	d108      	bne.n	800522a <USART3_IRQHandler+0x3a>

      (void)v;                                         // Avoid warning in BTL

      if (_cbOnRx) {
 8005218:	4b17      	ldr	r3, [pc, #92]	@ (8005278 <USART3_IRQHandler+0x88>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d004      	beq.n	800522a <USART3_IRQHandler+0x3a>

        _cbOnRx(v);
 8005220:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <USART3_IRQHandler+0x88>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	79fa      	ldrb	r2, [r7, #7]
 8005226:	4610      	mov	r0, r2
 8005228:	4798      	blx	r3

    }

  }

  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005230:	2b00      	cmp	r3, #0
 8005232:	d01a      	beq.n	800526a <USART3_IRQHandler+0x7a>

    // Therefore, we need to check if the function pointer is valid.

    //

    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8005234:	4b11      	ldr	r3, [pc, #68]	@ (800527c <USART3_IRQHandler+0x8c>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d015      	beq.n	8005268 <USART3_IRQHandler+0x78>

      return;

    }

    r = _cbOnTx(&v);
 800523c:	4b0f      	ldr	r3, [pc, #60]	@ (800527c <USART3_IRQHandler+0x8c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	1dfa      	adds	r2, r7, #7
 8005242:	4610      	mov	r0, r2
 8005244:	4798      	blx	r3
 8005246:	60b8      	str	r0, [r7, #8]

    if (r == 0) {                          // No more characters to send ?
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <USART3_IRQHandler+0x6c>

      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800524e:	4b0c      	ldr	r3, [pc, #48]	@ (8005280 <USART3_IRQHandler+0x90>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a0b      	ldr	r2, [pc, #44]	@ (8005280 <USART3_IRQHandler+0x90>)
 8005254:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	e006      	b.n	800526a <USART3_IRQHandler+0x7a>

    } else {

      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 800525c:	4b04      	ldr	r3, [pc, #16]	@ (8005270 <USART3_IRQHandler+0x80>)
 800525e:	681b      	ldr	r3, [r3, #0]

      USART_TDR = v;  // Start transmission by writing to data register
 8005260:	79fa      	ldrb	r2, [r7, #7]
 8005262:	4b08      	ldr	r3, [pc, #32]	@ (8005284 <USART3_IRQHandler+0x94>)
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	e000      	b.n	800526a <USART3_IRQHandler+0x7a>
      return;
 8005268:	bf00      	nop

    }

  }

}
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	4000481c 	.word	0x4000481c
 8005274:	40004824 	.word	0x40004824
 8005278:	2000bad0 	.word	0x2000bad0
 800527c:	2000bad4 	.word	0x2000bad4
 8005280:	40004800 	.word	0x40004800
 8005284:	40004828 	.word	0x40004828

08005288 <HIF_UART_Init>:

*       HIF_UART_Init()

*/

void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]

  //

  // Habilitar reloj de USART3 y puerto D

  RCC_APB1ENR |= (1 << 18);       // Habilitar reloj USART3 (APB1)
 8005294:	4b2e      	ldr	r3, [pc, #184]	@ (8005350 <HIF_UART_Init+0xc8>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a2d      	ldr	r2, [pc, #180]	@ (8005350 <HIF_UART_Init+0xc8>)
 800529a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800529e:	6013      	str	r3, [r2, #0]

  RCC_AHB1ENR |= (1 << 3);        // Habilitar reloj GPIO D
 80052a0:	4b2c      	ldr	r3, [pc, #176]	@ (8005354 <HIF_UART_Init+0xcc>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a2b      	ldr	r2, [pc, #172]	@ (8005354 <HIF_UART_Init+0xcc>)
 80052a6:	f043 0308 	orr.w	r3, r3, #8
 80052aa:	6013      	str	r3, [r2, #0]



  // Configurar los pines PD8 y PD9 para funcin alternativa AF7 (USART3)

  v  = GPIO_AFRH;
 80052ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005358 <HIF_UART_Init+0xd0>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	613b      	str	r3, [r7, #16]

  v &= ~((15UL << ((GPIO_UART_TX_BIT - 8) * 4)) | (15UL << ((GPIO_UART_RX_BIT - 8) * 4)));
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80052b8:	613b      	str	r3, [r7, #16]

  v |=  ((7UL << ((GPIO_UART_TX_BIT - 8) * 4)) | (7UL << ((GPIO_UART_RX_BIT - 8) * 4)));
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052c0:	613b      	str	r3, [r7, #16]

  GPIO_AFRH = v;
 80052c2:	4a25      	ldr	r2, [pc, #148]	@ (8005358 <HIF_UART_Init+0xd0>)
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	6013      	str	r3, [r2, #0]

  // Configure USART RX/TX pins for alternate function usage

  //

  v  = GPIO_MODER;
 80052c8:	4b24      	ldr	r3, [pc, #144]	@ (800535c <HIF_UART_Init+0xd4>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	613b      	str	r3, [r7, #16]

  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80052d4:	613b      	str	r3, [r7, #16]

  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 80052dc:	613b      	str	r3, [r7, #16]

  GPIO_MODER = v;
 80052de:	4a1f      	ldr	r2, [pc, #124]	@ (800535c <HIF_UART_Init+0xd4>)
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	6013      	str	r3, [r2, #0]

  // Set baudrate

  //

  Div = Baudrate * 8;                       // We use 8x oversampling.
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	617b      	str	r3, [r7, #20]

  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80052ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005360 <HIF_UART_Init+0xd8>)
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f2:	3301      	adds	r3, #1
 80052f4:	617b      	str	r3, [r7, #20]

  Div = Div / 2;
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	617b      	str	r3, [r7, #20]

  if (Div > 0xFFF) {
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005302:	d302      	bcc.n	800530a <HIF_UART_Init+0x82>

    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8005304:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005308:	617b      	str	r3, [r7, #20]

  }

  if (Div >= 1) {
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d004      	beq.n	800531a <HIF_UART_Init+0x92>

    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	011b      	lsls	r3, r3, #4
 8005314:	4a13      	ldr	r2, [pc, #76]	@ (8005364 <HIF_UART_Init+0xdc>)
 8005316:	b29b      	uxth	r3, r3
 8005318:	6013      	str	r3, [r2, #0]

  // Initialize USART

  //

  USART_CR1 = 0
 800531a:	4b13      	ldr	r3, [pc, #76]	@ (8005368 <HIF_UART_Init+0xe0>)
 800531c:	f248 022d 	movw	r2, #32813	@ 0x802d
 8005320:	601a      	str	r2, [r3, #0]

            | (1 <<  2)                         // RE     = 1; Receiver enabled

            ;

  USART_CR2 = 0
 8005322:	4b12      	ldr	r3, [pc, #72]	@ (800536c <HIF_UART_Init+0xe4>)
 8005324:	2200      	movs	r2, #0
 8005326:	601a      	str	r2, [r3, #0]

            | (0 << 12)                         // STOP = 00b; 1 stop bit

            ;

  USART_CR3 = 0
 8005328:	4b11      	ldr	r3, [pc, #68]	@ (8005370 <HIF_UART_Init+0xe8>)
 800532a:	2280      	movs	r2, #128	@ 0x80
 800532c:	601a      	str	r2, [r3, #0]

  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC

  //

  _cbOnRx = cbOnRx;
 800532e:	4a11      	ldr	r2, [pc, #68]	@ (8005374 <HIF_UART_Init+0xec>)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6013      	str	r3, [r2, #0]

  _cbOnTx = cbOnTx;
 8005334:	4a10      	ldr	r2, [pc, #64]	@ (8005378 <HIF_UART_Init+0xf0>)
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	6013      	str	r3, [r2, #0]

  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800533a:	2106      	movs	r1, #6
 800533c:	2027      	movs	r0, #39	@ 0x27
 800533e:	f7ff feb9 	bl	80050b4 <__NVIC_SetPriority>

  NVIC_EnableIRQ(USART_IRQn);
 8005342:	2027      	movs	r0, #39	@ 0x27
 8005344:	f7ff fe98 	bl	8005078 <__NVIC_EnableIRQ>

}
 8005348:	bf00      	nop
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	40023840 	.word	0x40023840
 8005354:	40023830 	.word	0x40023830
 8005358:	40020c24 	.word	0x40020c24
 800535c:	40020c00 	.word	0x40020c00
 8005360:	0501bd00 	.word	0x0501bd00
 8005364:	4000480c 	.word	0x4000480c
 8005368:	40004800 	.word	0x40004800
 800536c:	40004804 	.word	0x40004804
 8005370:	40004808 	.word	0x40004808
 8005374:	2000bad0 	.word	0x2000bad0
 8005378:	2000bad4 	.word	0x2000bad4

0800537c <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005382:	4b26      	ldr	r3, [pc, #152]	@ (800541c <_DoInit+0xa0>)
 8005384:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8005386:	22a8      	movs	r2, #168	@ 0xa8
 8005388:	2100      	movs	r1, #0
 800538a:	6838      	ldr	r0, [r7, #0]
 800538c:	f002 f97a 	bl	8007684 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2203      	movs	r2, #3
 8005394:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2203      	movs	r2, #3
 800539a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	4a20      	ldr	r2, [pc, #128]	@ (8005420 <_DoInit+0xa4>)
 80053a0:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005424 <_DoInit+0xa8>)
 80053a6:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053ae:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2200      	movs	r2, #0
 80053b4:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2200      	movs	r2, #0
 80053ba:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	2200      	movs	r2, #0
 80053c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	4a16      	ldr	r2, [pc, #88]	@ (8005420 <_DoInit+0xa4>)
 80053c6:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	4a17      	ldr	r2, [pc, #92]	@ (8005428 <_DoInit+0xac>)
 80053cc:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	2210      	movs	r2, #16
 80053d2:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	2200      	movs	r2, #0
 80053d8:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2200      	movs	r2, #0
 80053de:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	2200      	movs	r2, #0
 80053e4:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80053e6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80053ea:	2300      	movs	r3, #0
 80053ec:	607b      	str	r3, [r7, #4]
 80053ee:	e00c      	b.n	800540a <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f1c3 030f 	rsb	r3, r3, #15
 80053f6:	4a0d      	ldr	r2, [pc, #52]	@ (800542c <_DoInit+0xb0>)
 80053f8:	5cd1      	ldrb	r1, [r2, r3]
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4413      	add	r3, r2
 8005400:	460a      	mov	r2, r1
 8005402:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3301      	adds	r3, #1
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b0f      	cmp	r3, #15
 800540e:	d9ef      	bls.n	80053f0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005410:	f3bf 8f5f 	dmb	sy
}
 8005414:	bf00      	nop
 8005416:	3708      	adds	r7, #8
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	2000bad8 	.word	0x2000bad8
 8005420:	08007840 	.word	0x08007840
 8005424:	2000bb80 	.word	0x2000bb80
 8005428:	2000bf80 	.word	0x2000bf80
 800542c:	08007880 	.word	0x08007880

08005430 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8005430:	b580      	push	{r7, lr}
 8005432:	b08a      	sub	sp, #40	@ 0x28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800543c:	2300      	movs	r3, #0
 800543e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	429a      	cmp	r2, r3
 8005452:	d905      	bls.n	8005460 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
 800545e:	e007      	b.n	8005470 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	69b9      	ldr	r1, [r7, #24]
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	1acb      	subs	r3, r1, r3
 800546a:	4413      	add	r3, r2
 800546c:	3b01      	subs	r3, #1
 800546e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800547a:	4293      	cmp	r3, r2
 800547c:	bf28      	it	cs
 800547e:	4613      	movcs	r3, r2
 8005480:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8005482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4293      	cmp	r3, r2
 8005488:	bf28      	it	cs
 800548a:	4613      	movcs	r3, r2
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	4413      	add	r3, r2
 8005496:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549a:	68b9      	ldr	r1, [r7, #8]
 800549c:	6978      	ldr	r0, [r7, #20]
 800549e:	f002 f91d 	bl	80076dc <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80054a2:	6a3a      	ldr	r2, [r7, #32]
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	4413      	add	r3, r2
 80054a8:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ae:	4413      	add	r3, r2
 80054b0:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80054ba:	69fa      	ldr	r2, [r7, #28]
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	4413      	add	r3, r2
 80054c0:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	69fa      	ldr	r2, [r7, #28]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d101      	bne.n	80054d0 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80054cc:	2300      	movs	r3, #0
 80054ce:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80054d0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	69fa      	ldr	r2, [r7, #28]
 80054d8:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1b2      	bne.n	8005446 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80054e0:	6a3b      	ldr	r3, [r7, #32]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3728      	adds	r7, #40	@ 0x28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b088      	sub	sp, #32
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	60b9      	str	r1, [r7, #8]
 80054f4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8005506:	69ba      	ldr	r2, [r7, #24]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	429a      	cmp	r2, r3
 800550c:	d911      	bls.n	8005532 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	4413      	add	r3, r2
 8005516:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	68b9      	ldr	r1, [r7, #8]
 800551c:	6938      	ldr	r0, [r7, #16]
 800551e:	f002 f8dd 	bl	80076dc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005522:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8005526:	69fa      	ldr	r2, [r7, #28]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	441a      	add	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005530:	e01f      	b.n	8005572 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	4413      	add	r3, r2
 800553e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	68b9      	ldr	r1, [r7, #8]
 8005544:	6938      	ldr	r0, [r7, #16]
 8005546:	f002 f8c9 	bl	80076dc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	4413      	add	r3, r2
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4619      	mov	r1, r3
 8005562:	6938      	ldr	r0, [r7, #16]
 8005564:	f002 f8ba 	bl	80076dc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005568:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	60da      	str	r2, [r3, #12]
}
 8005572:	bf00      	nop
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800557a:	b480      	push	{r7}
 800557c:	b087      	sub	sp, #28
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	429a      	cmp	r2, r3
 8005594:	d808      	bhi.n	80055a8 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689a      	ldr	r2, [r3, #8]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	1ad2      	subs	r2, r2, r3
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	4413      	add	r3, r2
 80055a2:	3b01      	subs	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	e004      	b.n	80055b2 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	3b01      	subs	r3, #1
 80055b0:	617b      	str	r3, [r7, #20]
  }
  return r;
 80055b2:	697b      	ldr	r3, [r7, #20]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b08c      	sub	sp, #48	@ 0x30
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80055cc:	4b3e      	ldr	r3, [pc, #248]	@ (80056c8 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80055ce:	623b      	str	r3, [r7, #32]
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b53      	cmp	r3, #83	@ 0x53
 80055d8:	d001      	beq.n	80055de <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80055da:	f7ff fecf 	bl	800537c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1c5a      	adds	r2, r3, #1
 80055e2:	4613      	mov	r3, r2
 80055e4:	005b      	lsls	r3, r3, #1
 80055e6:	4413      	add	r3, r2
 80055e8:	00db      	lsls	r3, r3, #3
 80055ea:	4a37      	ldr	r2, [pc, #220]	@ (80056c8 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80055ec:	4413      	add	r3, r2
 80055ee:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005600:	2300      	movs	r3, #0
 8005602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005604:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	429a      	cmp	r2, r3
 800560a:	d92b      	bls.n	8005664 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4293      	cmp	r3, r2
 800561c:	bf28      	it	cs
 800561e:	4613      	movcs	r3, r2
 8005620:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005628:	4413      	add	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	6939      	ldr	r1, [r7, #16]
 8005630:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005632:	f002 f853 	bl	80076dc <memcpy>
    NumBytesRead += NumBytesRem;
 8005636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	4413      	add	r3, r2
 800563c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800563e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	4413      	add	r3, r2
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800564e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	4413      	add	r3, r2
 8005654:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800565c:	429a      	cmp	r2, r3
 800565e:	d101      	bne.n	8005664 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8005660:	2300      	movs	r3, #0
 8005662:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4293      	cmp	r3, r2
 8005672:	bf28      	it	cs
 8005674:	4613      	movcs	r3, r2
 8005676:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d019      	beq.n	80056b2 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	4413      	add	r3, r2
 8005686:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	6939      	ldr	r1, [r7, #16]
 800568c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800568e:	f002 f825 	bl	80076dc <memcpy>
    NumBytesRead += NumBytesRem;
 8005692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	4413      	add	r3, r2
 8005698:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800569a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	4413      	add	r3, r2
 80056a0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80056aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	4413      	add	r3, r2
 80056b0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80056b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056bc:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3730      	adds	r7, #48	@ 0x30
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	2000bad8 	.word	0x2000bad8

080056cc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b08c      	sub	sp, #48	@ 0x30
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80056d8:	4b3e      	ldr	r3, [pc, #248]	@ (80057d4 <SEGGER_RTT_ReadNoLock+0x108>)
 80056da:	623b      	str	r3, [r7, #32]
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b53      	cmp	r3, #83	@ 0x53
 80056e4:	d001      	beq.n	80056ea <SEGGER_RTT_ReadNoLock+0x1e>
 80056e6:	f7ff fe49 	bl	800537c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4613      	mov	r3, r2
 80056ee:	005b      	lsls	r3, r3, #1
 80056f0:	4413      	add	r3, r2
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	3360      	adds	r3, #96	@ 0x60
 80056f6:	4a37      	ldr	r2, [pc, #220]	@ (80057d4 <SEGGER_RTT_ReadNoLock+0x108>)
 80056f8:	4413      	add	r3, r2
 80056fa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800570c:	2300      	movs	r3, #0
 800570e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	429a      	cmp	r2, r3
 8005716:	d92b      	bls.n	8005770 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	689a      	ldr	r2, [r3, #8]
 800571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4293      	cmp	r3, r2
 8005728:	bf28      	it	cs
 800572a:	4613      	movcs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005734:	4413      	add	r3, r2
 8005736:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	6939      	ldr	r1, [r7, #16]
 800573c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800573e:	f001 ffcd 	bl	80076dc <memcpy>
    NumBytesRead += NumBytesRem;
 8005742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	4413      	add	r3, r2
 8005748:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800574a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	4413      	add	r3, r2
 8005750:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800575a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	4413      	add	r3, r2
 8005760:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005768:	429a      	cmp	r2, r3
 800576a:	d101      	bne.n	8005770 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800576c:	2300      	movs	r3, #0
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4293      	cmp	r3, r2
 800577e:	bf28      	it	cs
 8005780:	4613      	movcs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d019      	beq.n	80057be <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005790:	4413      	add	r3, r2
 8005792:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	6939      	ldr	r1, [r7, #16]
 8005798:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800579a:	f001 ff9f 	bl	80076dc <memcpy>
    NumBytesRead += NumBytesRem;
 800579e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	4413      	add	r3, r2
 80057a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80057a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	4413      	add	r3, r2
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80057b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	4413      	add	r3, r2
 80057bc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80057be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057c8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3730      	adds	r7, #48	@ 0x30
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	2000bad8 	.word	0x2000bad8

080057d8 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4613      	mov	r3, r2
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	4413      	add	r3, r2
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	3360      	adds	r3, #96	@ 0x60
 80057f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005874 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80057f6:	4413      	add	r3, r2
 80057f8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d029      	beq.n	8005856 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005802:	2b02      	cmp	r3, #2
 8005804:	d82e      	bhi.n	8005864 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005806:	2b00      	cmp	r3, #0
 8005808:	d002      	beq.n	8005810 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 800580a:	2b01      	cmp	r3, #1
 800580c:	d013      	beq.n	8005836 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 800580e:	e029      	b.n	8005864 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005810:	6978      	ldr	r0, [r7, #20]
 8005812:	f7ff feb2 	bl	800557a <_GetAvailWriteSpace>
 8005816:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	429a      	cmp	r2, r3
 800581e:	d202      	bcs.n	8005826 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005820:	2300      	movs	r3, #0
 8005822:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005824:	e021      	b.n	800586a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	69b9      	ldr	r1, [r7, #24]
 800582e:	6978      	ldr	r0, [r7, #20]
 8005830:	f7ff fe5b 	bl	80054ea <_WriteNoCheck>
    break;
 8005834:	e019      	b.n	800586a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005836:	6978      	ldr	r0, [r7, #20]
 8005838:	f7ff fe9f 	bl	800557a <_GetAvailWriteSpace>
 800583c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	4293      	cmp	r3, r2
 8005844:	bf28      	it	cs
 8005846:	4613      	movcs	r3, r2
 8005848:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800584a:	69fa      	ldr	r2, [r7, #28]
 800584c:	69b9      	ldr	r1, [r7, #24]
 800584e:	6978      	ldr	r0, [r7, #20]
 8005850:	f7ff fe4b 	bl	80054ea <_WriteNoCheck>
    break;
 8005854:	e009      	b.n	800586a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	69b9      	ldr	r1, [r7, #24]
 800585a:	6978      	ldr	r0, [r7, #20]
 800585c:	f7ff fde8 	bl	8005430 <_WriteBlocking>
 8005860:	61f8      	str	r0, [r7, #28]
    break;
 8005862:	e002      	b.n	800586a <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005864:	2300      	movs	r3, #0
 8005866:	61fb      	str	r3, [r7, #28]
    break;
 8005868:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800586a:	69fb      	ldr	r3, [r7, #28]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3720      	adds	r7, #32
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	2000bad8 	.word	0x2000bad8

08005878 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer,
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005884:	4b0e      	ldr	r3, [pc, #56]	@ (80058c0 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005886:	61fb      	str	r3, [r7, #28]
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b53      	cmp	r3, #83	@ 0x53
 8005890:	d001      	beq.n	8005896 <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005892:	f7ff fd73 	bl	800537c <_DoInit>
  SEGGER_RTT_LOCK();
 8005896:	f3ef 8311 	mrs	r3, BASEPRI
 800589a:	f04f 0120 	mov.w	r1, #32
 800589e:	f381 8811 	msr	BASEPRI, r1
 80058a2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	68b9      	ldr	r1, [r7, #8]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f7ff ff95 	bl	80057d8 <SEGGER_RTT_WriteDownBufferNoLock>
 80058ae:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80058b6:	697b      	ldr	r3, [r7, #20]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3720      	adds	r7, #32
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	2000bad8 	.word	0x2000bad8

080058c4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80058d2:	4b3d      	ldr	r3, [pc, #244]	@ (80059c8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80058d4:	61bb      	str	r3, [r7, #24]
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b53      	cmp	r3, #83	@ 0x53
 80058de:	d001      	beq.n	80058e4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80058e0:	f7ff fd4c 	bl	800537c <_DoInit>
  SEGGER_RTT_LOCK();
 80058e4:	f3ef 8311 	mrs	r3, BASEPRI
 80058e8:	f04f 0120 	mov.w	r1, #32
 80058ec:	f381 8811 	msr	BASEPRI, r1
 80058f0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80058f2:	4b35      	ldr	r3, [pc, #212]	@ (80059c8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80058f4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80058fa:	6939      	ldr	r1, [r7, #16]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	4613      	mov	r3, r2
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	4413      	add	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	440b      	add	r3, r1
 800590a:	3304      	adds	r3, #4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d008      	beq.n	8005924 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	3301      	adds	r3, #1
 8005916:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	69fa      	ldr	r2, [r7, #28]
 800591e:	429a      	cmp	r2, r3
 8005920:	dbeb      	blt.n	80058fa <SEGGER_RTT_AllocUpBuffer+0x36>
 8005922:	e000      	b.n	8005926 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005924:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	429a      	cmp	r2, r3
 800592e:	da3f      	bge.n	80059b0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005930:	6939      	ldr	r1, [r7, #16]
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	4613      	mov	r3, r2
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	4413      	add	r3, r2
 800593c:	00db      	lsls	r3, r3, #3
 800593e:	440b      	add	r3, r1
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005944:	6939      	ldr	r1, [r7, #16]
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	1c5a      	adds	r2, r3, #1
 800594a:	4613      	mov	r3, r2
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	4413      	add	r3, r2
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	440b      	add	r3, r1
 8005954:	3304      	adds	r3, #4
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800595a:	6939      	ldr	r1, [r7, #16]
 800595c:	69fa      	ldr	r2, [r7, #28]
 800595e:	4613      	mov	r3, r2
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	4413      	add	r3, r2
 8005964:	00db      	lsls	r3, r3, #3
 8005966:	440b      	add	r3, r1
 8005968:	3320      	adds	r3, #32
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800596e:	6939      	ldr	r1, [r7, #16]
 8005970:	69fa      	ldr	r2, [r7, #28]
 8005972:	4613      	mov	r3, r2
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	4413      	add	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	440b      	add	r3, r1
 800597c:	3328      	adds	r3, #40	@ 0x28
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005982:	6939      	ldr	r1, [r7, #16]
 8005984:	69fa      	ldr	r2, [r7, #28]
 8005986:	4613      	mov	r3, r2
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	4413      	add	r3, r2
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	440b      	add	r3, r1
 8005990:	3324      	adds	r3, #36	@ 0x24
 8005992:	2200      	movs	r2, #0
 8005994:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005996:	6939      	ldr	r1, [r7, #16]
 8005998:	69fa      	ldr	r2, [r7, #28]
 800599a:	4613      	mov	r3, r2
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	4413      	add	r3, r2
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	440b      	add	r3, r1
 80059a4:	332c      	adds	r3, #44	@ 0x2c
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80059aa:	f3bf 8f5f 	dmb	sy
 80059ae:	e002      	b.n	80059b6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80059b0:	f04f 33ff 	mov.w	r3, #4294967295
 80059b4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80059bc:	69fb      	ldr	r3, [r7, #28]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3720      	adds	r7, #32
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	2000bad8 	.word	0x2000bad8

080059cc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08a      	sub	sp, #40	@ 0x28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]
 80059d8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80059da:	4b21      	ldr	r3, [pc, #132]	@ (8005a60 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80059dc:	623b      	str	r3, [r7, #32]
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b53      	cmp	r3, #83	@ 0x53
 80059e6:	d001      	beq.n	80059ec <SEGGER_RTT_ConfigDownBuffer+0x20>
 80059e8:	f7ff fcc8 	bl	800537c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80059ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005a60 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80059ee:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d82c      	bhi.n	8005a50 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80059f6:	f3ef 8311 	mrs	r3, BASEPRI
 80059fa:	f04f 0120 	mov.w	r1, #32
 80059fe:	f381 8811 	msr	BASEPRI, r1
 8005a02:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4613      	mov	r3, r2
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	4413      	add	r3, r2
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	3360      	adds	r3, #96	@ 0x60
 8005a10:	69fa      	ldr	r2, [r7, #28]
 8005a12:	4413      	add	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00e      	beq.n	8005a3a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2200      	movs	r2, #0
 8005a32:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	2200      	movs	r2, #0
 8005a38:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a3e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005a40:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a4e:	e002      	b.n	8005a56 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005a50:	f04f 33ff 	mov.w	r3, #4294967295
 8005a54:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3728      	adds	r7, #40	@ 0x28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	2000bad8 	.word	0x2000bad8

08005a64 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005a64:	b480      	push	{r7}
 8005a66:	b087      	sub	sp, #28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	60fa      	str	r2, [r7, #12]
 8005a7a:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b80      	cmp	r3, #128	@ 0x80
 8005a80:	d90a      	bls.n	8005a98 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8005a82:	2380      	movs	r3, #128	@ 0x80
 8005a84:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8005a86:	e007      	b.n	8005a98 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	1c53      	adds	r3, r2, #1
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	1c59      	adds	r1, r3, #1
 8005a92:	60f9      	str	r1, [r7, #12]
 8005a94:	7812      	ldrb	r2, [r2, #0]
 8005a96:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	1e5a      	subs	r2, r3, #1
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <_EncodeStr+0x46>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1ee      	bne.n	8005a88 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	371c      	adds	r7, #28
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3307      	adds	r3, #7
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ae2:	4b34      	ldr	r3, [pc, #208]	@ (8005bb4 <_HandleIncomingPacket+0xd8>)
 8005ae4:	7e1b      	ldrb	r3, [r3, #24]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	1cfb      	adds	r3, r7, #3
 8005aea:	2201      	movs	r2, #1
 8005aec:	4619      	mov	r1, r3
 8005aee:	f7ff fded 	bl	80056cc <SEGGER_RTT_ReadNoLock>
 8005af2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d057      	beq.n	8005baa <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8005afa:	78fb      	ldrb	r3, [r7, #3]
 8005afc:	2b80      	cmp	r3, #128	@ 0x80
 8005afe:	d031      	beq.n	8005b64 <_HandleIncomingPacket+0x88>
 8005b00:	2b80      	cmp	r3, #128	@ 0x80
 8005b02:	dc40      	bgt.n	8005b86 <_HandleIncomingPacket+0xaa>
 8005b04:	2b07      	cmp	r3, #7
 8005b06:	dc15      	bgt.n	8005b34 <_HandleIncomingPacket+0x58>
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	dd3c      	ble.n	8005b86 <_HandleIncomingPacket+0xaa>
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	2b06      	cmp	r3, #6
 8005b10:	d839      	bhi.n	8005b86 <_HandleIncomingPacket+0xaa>
 8005b12:	a201      	add	r2, pc, #4	@ (adr r2, 8005b18 <_HandleIncomingPacket+0x3c>)
 8005b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b18:	08005b3b 	.word	0x08005b3b
 8005b1c:	08005b41 	.word	0x08005b41
 8005b20:	08005b47 	.word	0x08005b47
 8005b24:	08005b4d 	.word	0x08005b4d
 8005b28:	08005b53 	.word	0x08005b53
 8005b2c:	08005b59 	.word	0x08005b59
 8005b30:	08005b5f 	.word	0x08005b5f
 8005b34:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b36:	d033      	beq.n	8005ba0 <_HandleIncomingPacket+0xc4>
 8005b38:	e025      	b.n	8005b86 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005b3a:	f000 fee7 	bl	800690c <SEGGER_SYSVIEW_Start>
      break;
 8005b3e:	e034      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005b40:	f000 ff9e 	bl	8006a80 <SEGGER_SYSVIEW_Stop>
      break;
 8005b44:	e031      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005b46:	f001 f977 	bl	8006e38 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005b4a:	e02e      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005b4c:	f001 f93c 	bl	8006dc8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005b50:	e02b      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005b52:	f000 ffbb 	bl	8006acc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005b56:	e028      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005b58:	f001 fca8 	bl	80074ac <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005b5c:	e025      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005b5e:	f001 fc87 	bl	8007470 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005b62:	e022      	b.n	8005baa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005b64:	4b13      	ldr	r3, [pc, #76]	@ (8005bb4 <_HandleIncomingPacket+0xd8>)
 8005b66:	7e1b      	ldrb	r3, [r3, #24]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	1cfb      	adds	r3, r7, #3
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	4619      	mov	r1, r3
 8005b70:	f7ff fdac 	bl	80056cc <SEGGER_RTT_ReadNoLock>
 8005b74:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d013      	beq.n	8005ba4 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005b7c:	78fb      	ldrb	r3, [r7, #3]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f001 fbec 	bl	800735c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005b84:	e00e      	b.n	8005ba4 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005b86:	78fb      	ldrb	r3, [r7, #3]
 8005b88:	b25b      	sxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	da0c      	bge.n	8005ba8 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005b8e:	4b09      	ldr	r3, [pc, #36]	@ (8005bb4 <_HandleIncomingPacket+0xd8>)
 8005b90:	7e1b      	ldrb	r3, [r3, #24]
 8005b92:	4618      	mov	r0, r3
 8005b94:	1cfb      	adds	r3, r7, #3
 8005b96:	2201      	movs	r2, #1
 8005b98:	4619      	mov	r1, r3
 8005b9a:	f7ff fd97 	bl	80056cc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005b9e:	e003      	b.n	8005ba8 <_HandleIncomingPacket+0xcc>
      break;
 8005ba0:	bf00      	nop
 8005ba2:	e002      	b.n	8005baa <_HandleIncomingPacket+0xce>
      break;
 8005ba4:	bf00      	nop
 8005ba6:	e000      	b.n	8005baa <_HandleIncomingPacket+0xce>
      break;
 8005ba8:	bf00      	nop
    }
  }
}
 8005baa:	bf00      	nop
 8005bac:	3708      	adds	r7, #8
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	2000c398 	.word	0x2000c398

08005bb8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08c      	sub	sp, #48	@ 0x30
 8005bbc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005bc2:	1d3b      	adds	r3, r7, #4
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bcc:	4b31      	ldr	r3, [pc, #196]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bd2:	e00b      	b.n	8005bec <_TrySendOverflowPacket+0x34>
 8005bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bda:	1c59      	adds	r1, r3, #1
 8005bdc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005bde:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	09db      	lsrs	r3, r3, #7
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bf0:	d8f0      	bhi.n	8005bd4 <_TrySendOverflowPacket+0x1c>
 8005bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	701a      	strb	r2, [r3, #0]
 8005bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c00:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005c02:	4b25      	ldr	r3, [pc, #148]	@ (8005c98 <_TrySendOverflowPacket+0xe0>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005c08:	4b22      	ldr	r3, [pc, #136]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	623b      	str	r3, [r7, #32]
 8005c1a:	e00b      	b.n	8005c34 <_TrySendOverflowPacket+0x7c>
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	1c59      	adds	r1, r3, #1
 8005c24:	6279      	str	r1, [r7, #36]	@ 0x24
 8005c26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	701a      	strb	r2, [r3, #0]
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	09db      	lsrs	r3, r3, #7
 8005c32:	623b      	str	r3, [r7, #32]
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c38:	d8f0      	bhi.n	8005c1c <_TrySendOverflowPacket+0x64>
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c40:	6a3a      	ldr	r2, [r7, #32]
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	701a      	strb	r2, [r3, #0]
 8005c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c48:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8005c4a:	4b12      	ldr	r3, [pc, #72]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c4c:	785b      	ldrb	r3, [r3, #1]
 8005c4e:	4618      	mov	r0, r3
 8005c50:	1d3b      	adds	r3, r7, #4
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	461a      	mov	r2, r3
 8005c58:	1d3b      	adds	r3, r7, #4
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	f7fa faf0 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005c60:	4603      	mov	r3, r0
 8005c62:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d009      	beq.n	8005c7e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005c70:	4b08      	ldr	r3, [pc, #32]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c7a:	701a      	strb	r2, [r3, #0]
 8005c7c:	e004      	b.n	8005c88 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005c7e:	4b05      	ldr	r3, [pc, #20]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	3301      	adds	r3, #1
 8005c84:	4a03      	ldr	r2, [pc, #12]	@ (8005c94 <_TrySendOverflowPacket+0xdc>)
 8005c86:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005c88:	693b      	ldr	r3, [r7, #16]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3730      	adds	r7, #48	@ 0x30
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	2000c398 	.word	0x2000c398
 8005c98:	e0001004 	.word	0xe0001004

08005c9c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b08a      	sub	sp, #40	@ 0x28
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005ca8:	4b98      	ldr	r3, [pc, #608]	@ (8005f0c <_SendPacket+0x270>)
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d010      	beq.n	8005cd2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005cb0:	4b96      	ldr	r3, [pc, #600]	@ (8005f0c <_SendPacket+0x270>)
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 812d 	beq.w	8005f14 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005cba:	4b94      	ldr	r3, [pc, #592]	@ (8005f0c <_SendPacket+0x270>)
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d109      	bne.n	8005cd6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005cc2:	f7ff ff79 	bl	8005bb8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005cc6:	4b91      	ldr	r3, [pc, #580]	@ (8005f0c <_SendPacket+0x270>)
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	f040 8124 	bne.w	8005f18 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8005cd0:	e001      	b.n	8005cd6 <_SendPacket+0x3a>
    goto Send;
 8005cd2:	bf00      	nop
 8005cd4:	e000      	b.n	8005cd8 <_SendPacket+0x3c>
Send:
 8005cd6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b1f      	cmp	r3, #31
 8005cdc:	d809      	bhi.n	8005cf2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005cde:	4b8b      	ldr	r3, [pc, #556]	@ (8005f0c <_SendPacket+0x270>)
 8005ce0:	69da      	ldr	r2, [r3, #28]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f040 8115 	bne.w	8005f1c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b17      	cmp	r3, #23
 8005cf6:	d807      	bhi.n	8005d08 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	60fb      	str	r3, [r7, #12]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	701a      	strb	r2, [r3, #0]
 8005d06:	e0c4      	b.n	8005e92 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d14:	d912      	bls.n	8005d3c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	09da      	lsrs	r2, r3, #7
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	60fb      	str	r3, [r7, #12]
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	3a01      	subs	r2, #1
 8005d2e:	60fa      	str	r2, [r7, #12]
 8005d30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	701a      	strb	r2, [r3, #0]
 8005d3a:	e006      	b.n	8005d4a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b7e      	cmp	r3, #126	@ 0x7e
 8005d4e:	d807      	bhi.n	8005d60 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	701a      	strb	r2, [r3, #0]
 8005d5e:	e098      	b.n	8005e92 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d66:	d212      	bcs.n	8005d8e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	09da      	lsrs	r2, r3, #7
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	60fb      	str	r3, [r7, #12]
 8005d72:	b2d2      	uxtb	r2, r2
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	3a01      	subs	r2, #1
 8005d80:	60fa      	str	r2, [r7, #12]
 8005d82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d86:	b2da      	uxtb	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	701a      	strb	r2, [r3, #0]
 8005d8c:	e081      	b.n	8005e92 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d94:	d21d      	bcs.n	8005dd2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	0b9a      	lsrs	r2, r3, #14
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	09db      	lsrs	r3, r3, #7
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	3a01      	subs	r2, #1
 8005db0:	60fa      	str	r2, [r7, #12]
 8005db2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	3a01      	subs	r2, #1
 8005dc4:	60fa      	str	r2, [r7, #12]
 8005dc6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	701a      	strb	r2, [r3, #0]
 8005dd0:	e05f      	b.n	8005e92 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dd8:	d228      	bcs.n	8005e2c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	0d5a      	lsrs	r2, r3, #21
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	3b01      	subs	r3, #1
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	b2d2      	uxtb	r2, r2
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	0b9b      	lsrs	r3, r3, #14
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	3a01      	subs	r2, #1
 8005df4:	60fa      	str	r2, [r7, #12]
 8005df6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005dfa:	b2da      	uxtb	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	09db      	lsrs	r3, r3, #7
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	3a01      	subs	r2, #1
 8005e0a:	60fa      	str	r2, [r7, #12]
 8005e0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e10:	b2da      	uxtb	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	3a01      	subs	r2, #1
 8005e1e:	60fa      	str	r2, [r7, #12]
 8005e20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e24:	b2da      	uxtb	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	701a      	strb	r2, [r3, #0]
 8005e2a:	e032      	b.n	8005e92 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	0f1a      	lsrs	r2, r3, #28
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	0d5b      	lsrs	r3, r3, #21
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	3a01      	subs	r2, #1
 8005e46:	60fa      	str	r2, [r7, #12]
 8005e48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	0b9b      	lsrs	r3, r3, #14
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	3a01      	subs	r2, #1
 8005e5c:	60fa      	str	r2, [r7, #12]
 8005e5e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	09db      	lsrs	r3, r3, #7
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	3a01      	subs	r2, #1
 8005e72:	60fa      	str	r2, [r7, #12]
 8005e74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	3a01      	subs	r2, #1
 8005e86:	60fa      	str	r2, [r7, #12]
 8005e88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005e92:	4b1f      	ldr	r3, [pc, #124]	@ (8005f10 <_SendPacket+0x274>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005e98:	4b1c      	ldr	r3, [pc, #112]	@ (8005f0c <_SendPacket+0x270>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	623b      	str	r3, [r7, #32]
 8005eaa:	e00b      	b.n	8005ec4 <_SendPacket+0x228>
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb2:	1c59      	adds	r1, r3, #1
 8005eb4:	6279      	str	r1, [r7, #36]	@ 0x24
 8005eb6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	09db      	lsrs	r3, r3, #7
 8005ec2:	623b      	str	r3, [r7, #32]
 8005ec4:	6a3b      	ldr	r3, [r7, #32]
 8005ec6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ec8:	d8f0      	bhi.n	8005eac <_SendPacket+0x210>
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ed0:	6a3a      	ldr	r2, [r7, #32]
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	701a      	strb	r2, [r3, #0]
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8005eda:	4b0c      	ldr	r3, [pc, #48]	@ (8005f0c <_SendPacket+0x270>)
 8005edc:	785b      	ldrb	r3, [r3, #1]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	68f9      	ldr	r1, [r7, #12]
 8005eea:	f7fa f9a9 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005eee:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005ef6:	4a05      	ldr	r2, [pc, #20]	@ (8005f0c <_SendPacket+0x270>)
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	60d3      	str	r3, [r2, #12]
 8005efc:	e00f      	b.n	8005f1e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005efe:	4b03      	ldr	r3, [pc, #12]	@ (8005f0c <_SendPacket+0x270>)
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	3301      	adds	r3, #1
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	4b01      	ldr	r3, [pc, #4]	@ (8005f0c <_SendPacket+0x270>)
 8005f08:	701a      	strb	r2, [r3, #0]
 8005f0a:	e008      	b.n	8005f1e <_SendPacket+0x282>
 8005f0c:	2000c398 	.word	0x2000c398
 8005f10:	e0001004 	.word	0xe0001004
    goto SendDone;
 8005f14:	bf00      	nop
 8005f16:	e002      	b.n	8005f1e <_SendPacket+0x282>
      goto SendDone;
 8005f18:	bf00      	nop
 8005f1a:	e000      	b.n	8005f1e <_SendPacket+0x282>
      goto SendDone;
 8005f1c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005f1e:	4b14      	ldr	r3, [pc, #80]	@ (8005f70 <_SendPacket+0x2d4>)
 8005f20:	7e1b      	ldrb	r3, [r3, #24]
 8005f22:	4619      	mov	r1, r3
 8005f24:	4a13      	ldr	r2, [pc, #76]	@ (8005f74 <_SendPacket+0x2d8>)
 8005f26:	460b      	mov	r3, r1
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	440b      	add	r3, r1
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	4413      	add	r3, r2
 8005f30:	336c      	adds	r3, #108	@ 0x6c
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	4b0e      	ldr	r3, [pc, #56]	@ (8005f70 <_SendPacket+0x2d4>)
 8005f36:	7e1b      	ldrb	r3, [r3, #24]
 8005f38:	4618      	mov	r0, r3
 8005f3a:	490e      	ldr	r1, [pc, #56]	@ (8005f74 <_SendPacket+0x2d8>)
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	4403      	add	r3, r0
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	440b      	add	r3, r1
 8005f46:	3370      	adds	r3, #112	@ 0x70
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d00b      	beq.n	8005f66 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005f4e:	4b08      	ldr	r3, [pc, #32]	@ (8005f70 <_SendPacket+0x2d4>)
 8005f50:	789b      	ldrb	r3, [r3, #2]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d107      	bne.n	8005f66 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005f56:	4b06      	ldr	r3, [pc, #24]	@ (8005f70 <_SendPacket+0x2d4>)
 8005f58:	2201      	movs	r2, #1
 8005f5a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005f5c:	f7ff fdbe 	bl	8005adc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005f60:	4b03      	ldr	r3, [pc, #12]	@ (8005f70 <_SendPacket+0x2d4>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005f66:	bf00      	nop
 8005f68:	3728      	adds	r7, #40	@ 0x28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	2000c398 	.word	0x2000c398
 8005f74:	2000bad8 	.word	0x2000bad8

08005f78 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08a      	sub	sp, #40	@ 0x28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	460b      	mov	r3, r1
 8005f82:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	2b80      	cmp	r3, #128	@ 0x80
 8005f90:	d80a      	bhi.n	8005fa8 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	1c59      	adds	r1, r3, #1
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6051      	str	r1, [r2, #4]
 8005f9c:	78fa      	ldrb	r2, [r7, #3]
 8005f9e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	2b80      	cmp	r3, #128	@ 0x80
 8005fae:	d15a      	bne.n	8006066 <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	b2d2      	uxtb	r2, r2
 8005fba:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	623b      	str	r3, [r7, #32]
 8005fd0:	e00b      	b.n	8005fea <_StoreChar+0x72>
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd8:	1c59      	adds	r1, r3, #1
 8005fda:	6279      	str	r1, [r7, #36]	@ 0x24
 8005fdc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	701a      	strb	r2, [r3, #0]
 8005fe4:	6a3b      	ldr	r3, [r7, #32]
 8005fe6:	09db      	lsrs	r3, r3, #7
 8005fe8:	623b      	str	r3, [r7, #32]
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	2b7f      	cmp	r3, #127	@ 0x7f
 8005fee:	d8f0      	bhi.n	8005fd2 <_StoreChar+0x5a>
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff2:	1c5a      	adds	r2, r3, #1
 8005ff4:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ff6:	6a3a      	ldr	r2, [r7, #32]
 8005ff8:	b2d2      	uxtb	r2, r2
 8005ffa:	701a      	strb	r2, [r3, #0]
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	61fb      	str	r3, [r7, #28]
 8006004:	2300      	movs	r3, #0
 8006006:	61bb      	str	r3, [r7, #24]
 8006008:	e00b      	b.n	8006022 <_StoreChar+0xaa>
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	b2da      	uxtb	r2, r3
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	1c59      	adds	r1, r3, #1
 8006012:	61f9      	str	r1, [r7, #28]
 8006014:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	701a      	strb	r2, [r3, #0]
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	09db      	lsrs	r3, r3, #7
 8006020:	61bb      	str	r3, [r7, #24]
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	2b7f      	cmp	r3, #127	@ 0x7f
 8006026:	d8f0      	bhi.n	800600a <_StoreChar+0x92>
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	1c5a      	adds	r2, r3, #1
 800602c:	61fa      	str	r2, [r7, #28]
 800602e:	69ba      	ldr	r2, [r7, #24]
 8006030:	b2d2      	uxtb	r2, r2
 8006032:	701a      	strb	r2, [r3, #0]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	221a      	movs	r2, #26
 800603e:	6939      	ldr	r1, [r7, #16]
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff fe2b 	bl	8005c9c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff fd3a 	bl	8005ac4 <_PreparePacket>
 8006050:	4602      	mov	r2, r0
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	611a      	str	r2, [r3, #16]
  }
}
 8006066:	bf00      	nop
 8006068:	3728      	adds	r7, #40	@ 0x28
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
	...

08006070 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8006070:	b580      	push	{r7, lr}
 8006072:	b08a      	sub	sp, #40	@ 0x28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8006082:	2301      	movs	r3, #1
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8006086:	2301      	movs	r3, #1
 8006088:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800608a:	e007      	b.n	800609c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800608c:	6a3a      	ldr	r2, [r7, #32]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	fbb2 f3f3 	udiv	r3, r2, r3
 8006094:	623b      	str	r3, [r7, #32]
    Width++;
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	3301      	adds	r3, #1
 800609a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800609c:	6a3a      	ldr	r2, [r7, #32]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d2f3      	bcs.n	800608c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d901      	bls.n	80060b0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80060b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d000      	beq.n	80060bc <_PrintUnsigned+0x4c>
 80060ba:	e01f      	b.n	80060fc <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 80060bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01c      	beq.n	80060fc <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80060c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d005      	beq.n	80060d8 <_PrintUnsigned+0x68>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d102      	bne.n	80060d8 <_PrintUnsigned+0x68>
        c = '0';
 80060d2:	2330      	movs	r3, #48	@ 0x30
 80060d4:	76fb      	strb	r3, [r7, #27]
 80060d6:	e001      	b.n	80060dc <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 80060d8:	2320      	movs	r3, #32
 80060da:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80060dc:	e007      	b.n	80060ee <_PrintUnsigned+0x7e>
        FieldWidth--;
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	3b01      	subs	r3, #1
 80060e2:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80060e4:	7efb      	ldrb	r3, [r7, #27]
 80060e6:	4619      	mov	r1, r3
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f7ff ff45 	bl	8005f78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80060ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d003      	beq.n	80060fc <_PrintUnsigned+0x8c>
 80060f4:	69fa      	ldr	r2, [r7, #28]
 80060f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d3f0      	bcc.n	80060de <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d903      	bls.n	800610a <_PrintUnsigned+0x9a>
      NumDigits--;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	3b01      	subs	r3, #1
 8006106:	603b      	str	r3, [r7, #0]
 8006108:	e009      	b.n	800611e <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006112:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	429a      	cmp	r2, r3
 800611a:	d200      	bcs.n	800611e <_PrintUnsigned+0xae>
        break;
 800611c:	e005      	b.n	800612a <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800611e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	fb02 f303 	mul.w	r3, r2, r3
 8006126:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8006128:	e7e8      	b.n	80060fc <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800612a:	68ba      	ldr	r2, [r7, #8]
 800612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006132:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006138:	fb02 f303 	mul.w	r3, r2, r3
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8006142:	4a15      	ldr	r2, [pc, #84]	@ (8006198 <_PrintUnsigned+0x128>)
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	4413      	add	r3, r2
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	4619      	mov	r1, r3
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f7ff ff13 	bl	8005f78 <_StoreChar>
    Digit /= Base;
 8006152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	fbb2 f3f3 	udiv	r3, r2, r3
 800615a:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8006162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b00      	cmp	r3, #0
 800616a:	d011      	beq.n	8006190 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 800616c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00e      	beq.n	8006190 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006172:	e006      	b.n	8006182 <_PrintUnsigned+0x112>
        FieldWidth--;
 8006174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006176:	3b01      	subs	r3, #1
 8006178:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800617a:	2120      	movs	r1, #32
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f7ff fefb 	bl	8005f78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006184:	2b00      	cmp	r3, #0
 8006186:	d003      	beq.n	8006190 <_PrintUnsigned+0x120>
 8006188:	69fa      	ldr	r2, [r7, #28]
 800618a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800618c:	429a      	cmp	r2, r3
 800618e:	d3f1      	bcc.n	8006174 <_PrintUnsigned+0x104>
      }
    }
  }
}
 8006190:	bf00      	nop
 8006192:	3728      	adds	r7, #40	@ 0x28
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	080078a0 	.word	0x080078a0

0800619c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
 80061a8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bfb8      	it	lt
 80061b0:	425b      	neglt	r3, r3
 80061b2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80061b4:	2301      	movs	r3, #1
 80061b6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80061b8:	e007      	b.n	80061ca <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	fb92 f3f3 	sdiv	r3, r2, r3
 80061c2:	613b      	str	r3, [r7, #16]
    Width++;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	3301      	adds	r3, #1
 80061c8:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	daf3      	bge.n	80061ba <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d901      	bls.n	80061de <_PrintInt+0x42>
    Width = NumDigits;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80061de:	6a3b      	ldr	r3, [r7, #32]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <_PrintInt+0x5e>
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	db04      	blt.n	80061f4 <_PrintInt+0x58>
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <_PrintInt+0x5e>
    FieldWidth--;
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	2b00      	cmp	r3, #0
 8006202:	d002      	beq.n	800620a <_PrintInt+0x6e>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <_PrintInt+0x9c>
 800620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	2b00      	cmp	r3, #0
 8006212:	d111      	bne.n	8006238 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00e      	beq.n	8006238 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800621a:	e006      	b.n	800622a <_PrintInt+0x8e>
        FieldWidth--;
 800621c:	6a3b      	ldr	r3, [r7, #32]
 800621e:	3b01      	subs	r3, #1
 8006220:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8006222:	2120      	movs	r1, #32
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f7ff fea7 	bl	8005f78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <_PrintInt+0x9c>
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	6a3b      	ldr	r3, [r7, #32]
 8006234:	429a      	cmp	r2, r3
 8006236:	d3f1      	bcc.n	800621c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	da07      	bge.n	800624e <_PrintInt+0xb2>
    v = -v;
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	425b      	negs	r3, r3
 8006242:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8006244:	212d      	movs	r1, #45	@ 0x2d
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f7ff fe96 	bl	8005f78 <_StoreChar>
 800624c:	e008      	b.n	8006260 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	d003      	beq.n	8006260 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8006258:	212b      	movs	r1, #43	@ 0x2b
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f7ff fe8c 	bl	8005f78 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8006260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006262:	f003 0302 	and.w	r3, r3, #2
 8006266:	2b00      	cmp	r3, #0
 8006268:	d019      	beq.n	800629e <_PrintInt+0x102>
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d114      	bne.n	800629e <_PrintInt+0x102>
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d111      	bne.n	800629e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00e      	beq.n	800629e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006280:	e006      	b.n	8006290 <_PrintInt+0xf4>
        FieldWidth--;
 8006282:	6a3b      	ldr	r3, [r7, #32]
 8006284:	3b01      	subs	r3, #1
 8006286:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8006288:	2130      	movs	r1, #48	@ 0x30
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f7ff fe74 	bl	8005f78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006290:	6a3b      	ldr	r3, [r7, #32]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <_PrintInt+0x102>
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	429a      	cmp	r2, r3
 800629c:	d3f1      	bcc.n	8006282 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800629e:	68b9      	ldr	r1, [r7, #8]
 80062a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a2:	9301      	str	r3, [sp, #4]
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f7ff fedf 	bl	8006070 <_PrintUnsigned>
}
 80062b2:	bf00      	nop
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80062bc:	b580      	push	{r7, lr}
 80062be:	b098      	sub	sp, #96	@ 0x60
 80062c0:	af02      	add	r7, sp, #8
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80062c8:	f3ef 8311 	mrs	r3, BASEPRI
 80062cc:	f04f 0120 	mov.w	r1, #32
 80062d0:	f381 8811 	msr	BASEPRI, r1
 80062d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062d6:	48b7      	ldr	r0, [pc, #732]	@ (80065b4 <_VPrintTarget+0x2f8>)
 80062d8:	f7ff fbf4 	bl	8005ac4 <_PreparePacket>
 80062dc:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80062de:	4bb5      	ldr	r3, [pc, #724]	@ (80065b4 <_VPrintTarget+0x2f8>)
 80062e0:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 80062e2:	2300      	movs	r3, #0
 80062e4:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 80062e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e8:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	3301      	adds	r3, #1
 80062ee:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	3301      	adds	r3, #1
 8006300:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8006302:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 81a8 	beq.w	800665c <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800630c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006310:	2b25      	cmp	r3, #37	@ 0x25
 8006312:	f040 8195 	bne.w	8006640 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8006316:	2300      	movs	r3, #0
 8006318:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800631a:	2301      	movs	r3, #1
 800631c:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8006326:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800632a:	3b23      	subs	r3, #35	@ 0x23
 800632c:	2b0d      	cmp	r3, #13
 800632e:	d83f      	bhi.n	80063b0 <_VPrintTarget+0xf4>
 8006330:	a201      	add	r2, pc, #4	@ (adr r2, 8006338 <_VPrintTarget+0x7c>)
 8006332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006336:	bf00      	nop
 8006338:	080063a1 	.word	0x080063a1
 800633c:	080063b1 	.word	0x080063b1
 8006340:	080063b1 	.word	0x080063b1
 8006344:	080063b1 	.word	0x080063b1
 8006348:	080063b1 	.word	0x080063b1
 800634c:	080063b1 	.word	0x080063b1
 8006350:	080063b1 	.word	0x080063b1
 8006354:	080063b1 	.word	0x080063b1
 8006358:	08006391 	.word	0x08006391
 800635c:	080063b1 	.word	0x080063b1
 8006360:	08006371 	.word	0x08006371
 8006364:	080063b1 	.word	0x080063b1
 8006368:	080063b1 	.word	0x080063b1
 800636c:	08006381 	.word	0x08006381
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8006370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006372:	f043 0301 	orr.w	r3, r3, #1
 8006376:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	3301      	adds	r3, #1
 800637c:	60fb      	str	r3, [r7, #12]
 800637e:	e01a      	b.n	80063b6 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8006380:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006382:	f043 0302 	orr.w	r3, r3, #2
 8006386:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	3301      	adds	r3, #1
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	e012      	b.n	80063b6 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8006390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006392:	f043 0304 	orr.w	r3, r3, #4
 8006396:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	3301      	adds	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]
 800639e:	e00a      	b.n	80063b6 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80063a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063a2:	f043 0308 	orr.w	r3, r3, #8
 80063a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3301      	adds	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]
 80063ae:	e002      	b.n	80063b6 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 80063b0:	2300      	movs	r3, #0
 80063b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80063b4:	bf00      	nop
        }
      } while (v);
 80063b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1b0      	bne.n	800631e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80063bc:	2300      	movs	r3, #0
 80063be:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 80063c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80063cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80063ce:	d912      	bls.n	80063f6 <_VPrintTarget+0x13a>
 80063d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80063d4:	2b39      	cmp	r3, #57	@ 0x39
 80063d6:	d80e      	bhi.n	80063f6 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	3301      	adds	r3, #1
 80063dc:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80063de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063e0:	4613      	mov	r3, r2
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	005b      	lsls	r3, r3, #1
 80063e8:	461a      	mov	r2, r3
 80063ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80063ee:	4413      	add	r3, r2
 80063f0:	3b30      	subs	r3, #48	@ 0x30
 80063f2:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 80063f4:	e7e4      	b.n	80063c0 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 80063f6:	2300      	movs	r3, #0
 80063f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8006402:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006406:	2b2e      	cmp	r3, #46	@ 0x2e
 8006408:	d11d      	bne.n	8006446 <_VPrintTarget+0x18a>
        sFormat++;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3301      	adds	r3, #1
 800640e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8006418:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800641c:	2b2f      	cmp	r3, #47	@ 0x2f
 800641e:	d912      	bls.n	8006446 <_VPrintTarget+0x18a>
 8006420:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006424:	2b39      	cmp	r3, #57	@ 0x39
 8006426:	d80e      	bhi.n	8006446 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3301      	adds	r3, #1
 800642c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800642e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006430:	4613      	mov	r3, r2
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	461a      	mov	r2, r3
 800643a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800643e:	4413      	add	r3, r2
 8006440:	3b30      	subs	r3, #48	@ 0x30
 8006442:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8006444:	e7e4      	b.n	8006410 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800644e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006452:	2b6c      	cmp	r3, #108	@ 0x6c
 8006454:	d003      	beq.n	800645e <_VPrintTarget+0x1a2>
 8006456:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800645a:	2b68      	cmp	r3, #104	@ 0x68
 800645c:	d107      	bne.n	800646e <_VPrintTarget+0x1b2>
          c = *sFormat;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	3301      	adds	r3, #1
 800646a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800646c:	e7ef      	b.n	800644e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800646e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006472:	2b25      	cmp	r3, #37	@ 0x25
 8006474:	f000 80d8 	beq.w	8006628 <_VPrintTarget+0x36c>
 8006478:	2b25      	cmp	r3, #37	@ 0x25
 800647a:	f2c0 80dc 	blt.w	8006636 <_VPrintTarget+0x37a>
 800647e:	2b78      	cmp	r3, #120	@ 0x78
 8006480:	f300 80d9 	bgt.w	8006636 <_VPrintTarget+0x37a>
 8006484:	2b58      	cmp	r3, #88	@ 0x58
 8006486:	f2c0 80d6 	blt.w	8006636 <_VPrintTarget+0x37a>
 800648a:	3b58      	subs	r3, #88	@ 0x58
 800648c:	2b20      	cmp	r3, #32
 800648e:	f200 80d2 	bhi.w	8006636 <_VPrintTarget+0x37a>
 8006492:	a201      	add	r2, pc, #4	@ (adr r2, 8006498 <_VPrintTarget+0x1dc>)
 8006494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006498:	0800658f 	.word	0x0800658f
 800649c:	08006637 	.word	0x08006637
 80064a0:	08006637 	.word	0x08006637
 80064a4:	08006637 	.word	0x08006637
 80064a8:	08006637 	.word	0x08006637
 80064ac:	08006637 	.word	0x08006637
 80064b0:	08006637 	.word	0x08006637
 80064b4:	08006637 	.word	0x08006637
 80064b8:	08006637 	.word	0x08006637
 80064bc:	08006637 	.word	0x08006637
 80064c0:	08006637 	.word	0x08006637
 80064c4:	0800651d 	.word	0x0800651d
 80064c8:	08006543 	.word	0x08006543
 80064cc:	08006637 	.word	0x08006637
 80064d0:	08006637 	.word	0x08006637
 80064d4:	08006637 	.word	0x08006637
 80064d8:	08006637 	.word	0x08006637
 80064dc:	08006637 	.word	0x08006637
 80064e0:	08006637 	.word	0x08006637
 80064e4:	08006637 	.word	0x08006637
 80064e8:	08006637 	.word	0x08006637
 80064ec:	08006637 	.word	0x08006637
 80064f0:	08006637 	.word	0x08006637
 80064f4:	08006637 	.word	0x08006637
 80064f8:	08006603 	.word	0x08006603
 80064fc:	08006637 	.word	0x08006637
 8006500:	08006637 	.word	0x08006637
 8006504:	080065b9 	.word	0x080065b9
 8006508:	08006637 	.word	0x08006637
 800650c:	08006569 	.word	0x08006569
 8006510:	08006637 	.word	0x08006637
 8006514:	08006637 	.word	0x08006637
 8006518:	0800658f 	.word	0x0800658f
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	1d19      	adds	r1, r3, #4
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	6011      	str	r1, [r2, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800652a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800652c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 8006530:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006534:	f107 0310 	add.w	r3, r7, #16
 8006538:	4611      	mov	r1, r2
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff fd1c 	bl	8005f78 <_StoreChar>
        break;
 8006540:	e07a      	b.n	8006638 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	1d19      	adds	r1, r3, #4
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6011      	str	r1, [r2, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8006550:	f107 0010 	add.w	r0, r7, #16
 8006554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006556:	9301      	str	r3, [sp, #4]
 8006558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800655e:	220a      	movs	r2, #10
 8006560:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006562:	f7ff fe1b 	bl	800619c <_PrintInt>
        break;
 8006566:	e067      	b.n	8006638 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	1d19      	adds	r1, r3, #4
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6011      	str	r1, [r2, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8006576:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006578:	f107 0010 	add.w	r0, r7, #16
 800657c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800657e:	9301      	str	r3, [sp, #4]
 8006580:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006586:	220a      	movs	r2, #10
 8006588:	f7ff fd72 	bl	8006070 <_PrintUnsigned>
        break;
 800658c:	e054      	b.n	8006638 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	1d19      	adds	r1, r3, #4
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	6011      	str	r1, [r2, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800659c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800659e:	f107 0010 	add.w	r0, r7, #16
 80065a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065a4:	9301      	str	r3, [sp, #4]
 80065a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ac:	2210      	movs	r2, #16
 80065ae:	f7ff fd5f 	bl	8006070 <_PrintUnsigned>
        break;
 80065b2:	e041      	b.n	8006638 <_VPrintTarget+0x37c>
 80065b4:	2000c3c8 	.word	0x2000c3c8
      case 's':
        s = va_arg(*pParamList, const char*);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	1d19      	adds	r1, r3, #4
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	6011      	str	r1, [r2, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 80065c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <_VPrintTarget+0x314>
          s = "(null)";
 80065cc:	4b4a      	ldr	r3, [pc, #296]	@ (80066f8 <_VPrintTarget+0x43c>)
 80065ce:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 80065d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 80065d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065da:	3301      	adds	r3, #1
 80065dc:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 80065de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 80065e6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80065ea:	f107 0310 	add.w	r3, r7, #16
 80065ee:	4611      	mov	r1, r2
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff fcc1 	bl	8005f78 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80065fa:	d9e9      	bls.n	80065d0 <_VPrintTarget+0x314>
        break;
 80065fc:	e01c      	b.n	8006638 <_VPrintTarget+0x37c>
            break;
 80065fe:	bf00      	nop
        break;
 8006600:	e01a      	b.n	8006638 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	1d19      	adds	r1, r3, #4
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	6011      	str	r1, [r2, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8006610:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006612:	f107 0010 	add.w	r0, r7, #16
 8006616:	2300      	movs	r3, #0
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	2308      	movs	r3, #8
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	2308      	movs	r3, #8
 8006620:	2210      	movs	r2, #16
 8006622:	f7ff fd25 	bl	8006070 <_PrintUnsigned>
        break;
 8006626:	e007      	b.n	8006638 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8006628:	f107 0310 	add.w	r3, r7, #16
 800662c:	2125      	movs	r1, #37	@ 0x25
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff fca2 	bl	8005f78 <_StoreChar>
        break;
 8006634:	e000      	b.n	8006638 <_VPrintTarget+0x37c>
      default:
        break;
 8006636:	bf00      	nop
      }
      sFormat++;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3301      	adds	r3, #1
 800663c:	60fb      	str	r3, [r7, #12]
 800663e:	e007      	b.n	8006650 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 8006640:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006644:	f107 0310 	add.w	r3, r7, #16
 8006648:	4611      	mov	r1, r2
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff fc94 	bl	8005f78 <_StoreChar>
    }
  } while (*sFormat);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	f47f ae4d 	bne.w	80062f4 <_VPrintTarget+0x38>
 800665a:	e000      	b.n	800665e <_VPrintTarget+0x3a2>
      break;
 800665c:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d041      	beq.n	80066e8 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 8006664:	6a3a      	ldr	r2, [r7, #32]
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006674:	e00b      	b.n	800668e <_VPrintTarget+0x3d2>
 8006676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006678:	b2da      	uxtb	r2, r3
 800667a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800667c:	1c59      	adds	r1, r3, #1
 800667e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006680:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006684:	b2d2      	uxtb	r2, r2
 8006686:	701a      	strb	r2, [r3, #0]
 8006688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668a:	09db      	lsrs	r3, r3, #7
 800668c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006690:	2b7f      	cmp	r3, #127	@ 0x7f
 8006692:	d8f0      	bhi.n	8006676 <_VPrintTarget+0x3ba>
 8006694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800669a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a2:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a8:	2300      	movs	r3, #0
 80066aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ac:	e00b      	b.n	80066c6 <_VPrintTarget+0x40a>
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b4:	1c59      	adds	r1, r3, #1
 80066b6:	6379      	str	r1, [r7, #52]	@ 0x34
 80066b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066bc:	b2d2      	uxtb	r2, r2
 80066be:	701a      	strb	r2, [r3, #0]
 80066c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c2:	09db      	lsrs	r3, r3, #7
 80066c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80066c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80066ca:	d8f0      	bhi.n	80066ae <_VPrintTarget+0x3f2>
 80066cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	637a      	str	r2, [r7, #52]	@ 0x34
 80066d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066d4:	b2d2      	uxtb	r2, r2
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066da:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	6979      	ldr	r1, [r7, #20]
 80066e0:	221a      	movs	r2, #26
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7ff fada 	bl	8005c9c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 80066e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ea:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80066ee:	bf00      	nop
 80066f0:	3758      	adds	r7, #88	@ 0x58
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	0800784c 	.word	0x0800784c

080066fc <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af02      	add	r7, sp, #8
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
 8006708:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800670a:	2300      	movs	r3, #0
 800670c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006710:	4917      	ldr	r1, [pc, #92]	@ (8006770 <SEGGER_SYSVIEW_Init+0x74>)
 8006712:	4818      	ldr	r0, [pc, #96]	@ (8006774 <SEGGER_SYSVIEW_Init+0x78>)
 8006714:	f7ff f8d6 	bl	80058c4 <SEGGER_RTT_AllocUpBuffer>
 8006718:	4603      	mov	r3, r0
 800671a:	b2da      	uxtb	r2, r3
 800671c:	4b16      	ldr	r3, [pc, #88]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 800671e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006720:	4b15      	ldr	r3, [pc, #84]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006722:	785a      	ldrb	r2, [r3, #1]
 8006724:	4b14      	ldr	r3, [pc, #80]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006726:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006728:	4b13      	ldr	r3, [pc, #76]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 800672a:	7e1b      	ldrb	r3, [r3, #24]
 800672c:	4618      	mov	r0, r3
 800672e:	2300      	movs	r3, #0
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	2308      	movs	r3, #8
 8006734:	4a11      	ldr	r2, [pc, #68]	@ (800677c <SEGGER_SYSVIEW_Init+0x80>)
 8006736:	490f      	ldr	r1, [pc, #60]	@ (8006774 <SEGGER_SYSVIEW_Init+0x78>)
 8006738:	f7ff f948 	bl	80059cc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800673c:	4b0e      	ldr	r3, [pc, #56]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 800673e:	2200      	movs	r2, #0
 8006740:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006742:	4b0f      	ldr	r3, [pc, #60]	@ (8006780 <SEGGER_SYSVIEW_Init+0x84>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a0c      	ldr	r2, [pc, #48]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006748:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800674a:	4a0b      	ldr	r2, [pc, #44]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006750:	4a09      	ldr	r2, [pc, #36]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006756:	4a08      	ldr	r2, [pc, #32]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800675c:	4a06      	ldr	r2, [pc, #24]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006762:	4b05      	ldr	r3, [pc, #20]	@ (8006778 <SEGGER_SYSVIEW_Init+0x7c>)
 8006764:	2200      	movs	r2, #0
 8006766:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	2000bf90 	.word	0x2000bf90
 8006774:	08007854 	.word	0x08007854
 8006778:	2000c398 	.word	0x2000c398
 800677c:	2000c390 	.word	0x2000c390
 8006780:	e0001004 	.word	0xe0001004

08006784 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800678c:	4a04      	ldr	r2, [pc, #16]	@ (80067a0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6113      	str	r3, [r2, #16]
}
 8006792:	bf00      	nop
 8006794:	370c      	adds	r7, #12
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	2000c398 	.word	0x2000c398

080067a4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80067ac:	f3ef 8311 	mrs	r3, BASEPRI
 80067b0:	f04f 0120 	mov.w	r1, #32
 80067b4:	f381 8811 	msr	BASEPRI, r1
 80067b8:	60fb      	str	r3, [r7, #12]
 80067ba:	4808      	ldr	r0, [pc, #32]	@ (80067dc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80067bc:	f7ff f982 	bl	8005ac4 <_PreparePacket>
 80067c0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	68b9      	ldr	r1, [r7, #8]
 80067c6:	68b8      	ldr	r0, [r7, #8]
 80067c8:	f7ff fa68 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f383 8811 	msr	BASEPRI, r3
}
 80067d2:	bf00      	nop
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	2000c3c8 	.word	0x2000c3c8

080067e0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b088      	sub	sp, #32
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80067ea:	f3ef 8311 	mrs	r3, BASEPRI
 80067ee:	f04f 0120 	mov.w	r1, #32
 80067f2:	f381 8811 	msr	BASEPRI, r1
 80067f6:	617b      	str	r3, [r7, #20]
 80067f8:	4816      	ldr	r0, [pc, #88]	@ (8006854 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80067fa:	f7ff f963 	bl	8005ac4 <_PreparePacket>
 80067fe:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	61fb      	str	r3, [r7, #28]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	61bb      	str	r3, [r7, #24]
 800680c:	e00b      	b.n	8006826 <SEGGER_SYSVIEW_RecordU32+0x46>
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	b2da      	uxtb	r2, r3
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	1c59      	adds	r1, r3, #1
 8006816:	61f9      	str	r1, [r7, #28]
 8006818:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	09db      	lsrs	r3, r3, #7
 8006824:	61bb      	str	r3, [r7, #24]
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	2b7f      	cmp	r3, #127	@ 0x7f
 800682a:	d8f0      	bhi.n	800680e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	61fa      	str	r2, [r7, #28]
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	b2d2      	uxtb	r2, r2
 8006836:	701a      	strb	r2, [r3, #0]
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	68f9      	ldr	r1, [r7, #12]
 8006840:	6938      	ldr	r0, [r7, #16]
 8006842:	f7ff fa2b 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f383 8811 	msr	BASEPRI, r3
}
 800684c:	bf00      	nop
 800684e:	3720      	adds	r7, #32
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	2000c3c8 	.word	0x2000c3c8

08006858 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006858:	b580      	push	{r7, lr}
 800685a:	b08c      	sub	sp, #48	@ 0x30
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006864:	f3ef 8311 	mrs	r3, BASEPRI
 8006868:	f04f 0120 	mov.w	r1, #32
 800686c:	f381 8811 	msr	BASEPRI, r1
 8006870:	61fb      	str	r3, [r7, #28]
 8006872:	4825      	ldr	r0, [pc, #148]	@ (8006908 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006874:	f7ff f926 	bl	8005ac4 <_PreparePacket>
 8006878:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006886:	e00b      	b.n	80068a0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688a:	b2da      	uxtb	r2, r3
 800688c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688e:	1c59      	adds	r1, r3, #1
 8006890:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006892:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689c:	09db      	lsrs	r3, r3, #7
 800689e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80068a4:	d8f0      	bhi.n	8006888 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80068a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	701a      	strb	r2, [r3, #0]
 80068b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	623b      	str	r3, [r7, #32]
 80068be:	e00b      	b.n	80068d8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	b2da      	uxtb	r2, r3
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	1c59      	adds	r1, r3, #1
 80068c8:	6279      	str	r1, [r7, #36]	@ 0x24
 80068ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	09db      	lsrs	r3, r3, #7
 80068d6:	623b      	str	r3, [r7, #32]
 80068d8:	6a3b      	ldr	r3, [r7, #32]
 80068da:	2b7f      	cmp	r3, #127	@ 0x7f
 80068dc:	d8f0      	bhi.n	80068c0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	1c5a      	adds	r2, r3, #1
 80068e2:	627a      	str	r2, [r7, #36]	@ 0x24
 80068e4:	6a3a      	ldr	r2, [r7, #32]
 80068e6:	b2d2      	uxtb	r2, r2
 80068e8:	701a      	strb	r2, [r3, #0]
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	6979      	ldr	r1, [r7, #20]
 80068f2:	69b8      	ldr	r0, [r7, #24]
 80068f4:	f7ff f9d2 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	f383 8811 	msr	BASEPRI, r3
}
 80068fe:	bf00      	nop
 8006900:	3730      	adds	r7, #48	@ 0x30
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	2000c3c8 	.word	0x2000c3c8

0800690c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800690c:	b580      	push	{r7, lr}
 800690e:	b08c      	sub	sp, #48	@ 0x30
 8006910:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006912:	4b58      	ldr	r3, [pc, #352]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 8006914:	2201      	movs	r2, #1
 8006916:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006918:	f3ef 8311 	mrs	r3, BASEPRI
 800691c:	f04f 0120 	mov.w	r1, #32
 8006920:	f381 8811 	msr	BASEPRI, r1
 8006924:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006926:	4b53      	ldr	r3, [pc, #332]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 8006928:	785b      	ldrb	r3, [r3, #1]
 800692a:	220a      	movs	r2, #10
 800692c:	4952      	ldr	r1, [pc, #328]	@ (8006a78 <SEGGER_SYSVIEW_Start+0x16c>)
 800692e:	4618      	mov	r0, r3
 8006930:	f7f9 fc86 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800693a:	200a      	movs	r0, #10
 800693c:	f7ff ff32 	bl	80067a4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006940:	f3ef 8311 	mrs	r3, BASEPRI
 8006944:	f04f 0120 	mov.w	r1, #32
 8006948:	f381 8811 	msr	BASEPRI, r1
 800694c:	60bb      	str	r3, [r7, #8]
 800694e:	484b      	ldr	r0, [pc, #300]	@ (8006a7c <SEGGER_SYSVIEW_Start+0x170>)
 8006950:	f7ff f8b8 	bl	8005ac4 <_PreparePacket>
 8006954:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800695e:	4b45      	ldr	r3, [pc, #276]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006964:	e00b      	b.n	800697e <SEGGER_SYSVIEW_Start+0x72>
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	b2da      	uxtb	r2, r3
 800696a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006970:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006974:	b2d2      	uxtb	r2, r2
 8006976:	701a      	strb	r2, [r3, #0]
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	09db      	lsrs	r3, r3, #7
 800697c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	2b7f      	cmp	r3, #127	@ 0x7f
 8006982:	d8f0      	bhi.n	8006966 <SEGGER_SYSVIEW_Start+0x5a>
 8006984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006986:	1c5a      	adds	r2, r3, #1
 8006988:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800698a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800698c:	b2d2      	uxtb	r2, r2
 800698e:	701a      	strb	r2, [r3, #0]
 8006990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006992:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	627b      	str	r3, [r7, #36]	@ 0x24
 8006998:	4b36      	ldr	r3, [pc, #216]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	623b      	str	r3, [r7, #32]
 800699e:	e00b      	b.n	80069b8 <SEGGER_SYSVIEW_Start+0xac>
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	1c59      	adds	r1, r3, #1
 80069a8:	6279      	str	r1, [r7, #36]	@ 0x24
 80069aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	701a      	strb	r2, [r3, #0]
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	09db      	lsrs	r3, r3, #7
 80069b6:	623b      	str	r3, [r7, #32]
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80069bc:	d8f0      	bhi.n	80069a0 <SEGGER_SYSVIEW_Start+0x94>
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80069c4:	6a3a      	ldr	r2, [r7, #32]
 80069c6:	b2d2      	uxtb	r2, r2
 80069c8:	701a      	strb	r2, [r3, #0]
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	61fb      	str	r3, [r7, #28]
 80069d2:	4b28      	ldr	r3, [pc, #160]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	61bb      	str	r3, [r7, #24]
 80069d8:	e00b      	b.n	80069f2 <SEGGER_SYSVIEW_Start+0xe6>
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	1c59      	adds	r1, r3, #1
 80069e2:	61f9      	str	r1, [r7, #28]
 80069e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069e8:	b2d2      	uxtb	r2, r2
 80069ea:	701a      	strb	r2, [r3, #0]
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	09db      	lsrs	r3, r3, #7
 80069f0:	61bb      	str	r3, [r7, #24]
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80069f6:	d8f0      	bhi.n	80069da <SEGGER_SYSVIEW_Start+0xce>
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	61fa      	str	r2, [r7, #28]
 80069fe:	69ba      	ldr	r2, [r7, #24]
 8006a00:	b2d2      	uxtb	r2, r2
 8006a02:	701a      	strb	r2, [r3, #0]
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	613b      	str	r3, [r7, #16]
 8006a10:	e00b      	b.n	8006a2a <SEGGER_SYSVIEW_Start+0x11e>
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	1c59      	adds	r1, r3, #1
 8006a1a:	6179      	str	r1, [r7, #20]
 8006a1c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	701a      	strb	r2, [r3, #0]
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	09db      	lsrs	r3, r3, #7
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a2e:	d8f0      	bhi.n	8006a12 <SEGGER_SYSVIEW_Start+0x106>
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	617a      	str	r2, [r7, #20]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	b2d2      	uxtb	r2, r2
 8006a3a:	701a      	strb	r2, [r3, #0]
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006a40:	2218      	movs	r2, #24
 8006a42:	6839      	ldr	r1, [r7, #0]
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7ff f929 	bl	8005c9c <_SendPacket>
      RECORD_END();
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006a50:	4b08      	ldr	r3, [pc, #32]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 8006a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006a58:	4b06      	ldr	r3, [pc, #24]	@ (8006a74 <SEGGER_SYSVIEW_Start+0x168>)
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a5c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8006a5e:	f000 f9eb 	bl	8006e38 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006a62:	f000 f9b1 	bl	8006dc8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006a66:	f000 fd21 	bl	80074ac <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8006a6a:	bf00      	nop
 8006a6c:	3730      	adds	r7, #48	@ 0x30
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	2000c398 	.word	0x2000c398
 8006a78:	08007894 	.word	0x08007894
 8006a7c:	2000c3c8 	.word	0x2000c3c8

08006a80 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006a86:	f3ef 8311 	mrs	r3, BASEPRI
 8006a8a:	f04f 0120 	mov.w	r1, #32
 8006a8e:	f381 8811 	msr	BASEPRI, r1
 8006a92:	607b      	str	r3, [r7, #4]
 8006a94:	480b      	ldr	r0, [pc, #44]	@ (8006ac4 <SEGGER_SYSVIEW_Stop+0x44>)
 8006a96:	f7ff f815 	bl	8005ac4 <_PreparePacket>
 8006a9a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac8 <SEGGER_SYSVIEW_Stop+0x48>)
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d007      	beq.n	8006ab4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006aa4:	220b      	movs	r2, #11
 8006aa6:	6839      	ldr	r1, [r7, #0]
 8006aa8:	6838      	ldr	r0, [r7, #0]
 8006aaa:	f7ff f8f7 	bl	8005c9c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006aae:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <SEGGER_SYSVIEW_Stop+0x48>)
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f383 8811 	msr	BASEPRI, r3
}
 8006aba:	bf00      	nop
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	2000c3c8 	.word	0x2000c3c8
 8006ac8:	2000c398 	.word	0x2000c398

08006acc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	@ 0x30
 8006ad0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006ad2:	f3ef 8311 	mrs	r3, BASEPRI
 8006ad6:	f04f 0120 	mov.w	r1, #32
 8006ada:	f381 8811 	msr	BASEPRI, r1
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	4845      	ldr	r0, [pc, #276]	@ (8006bf8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006ae2:	f7fe ffef 	bl	8005ac4 <_PreparePacket>
 8006ae6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006af0:	4b42      	ldr	r3, [pc, #264]	@ (8006bfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006af6:	e00b      	b.n	8006b10 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	b2da      	uxtb	r2, r3
 8006afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afe:	1c59      	adds	r1, r3, #1
 8006b00:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006b02:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]
 8006b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0c:	09db      	lsrs	r3, r3, #7
 8006b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b12:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b14:	d8f0      	bhi.n	8006af8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b18:	1c5a      	adds	r2, r3, #1
 8006b1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b1e:	b2d2      	uxtb	r2, r2
 8006b20:	701a      	strb	r2, [r3, #0]
 8006b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b24:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b2a:	4b34      	ldr	r3, [pc, #208]	@ (8006bfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	623b      	str	r3, [r7, #32]
 8006b30:	e00b      	b.n	8006b4a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006b32:	6a3b      	ldr	r3, [r7, #32]
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b38:	1c59      	adds	r1, r3, #1
 8006b3a:	6279      	str	r1, [r7, #36]	@ 0x24
 8006b3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b40:	b2d2      	uxtb	r2, r2
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	6a3b      	ldr	r3, [r7, #32]
 8006b46:	09db      	lsrs	r3, r3, #7
 8006b48:	623b      	str	r3, [r7, #32]
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b4e:	d8f0      	bhi.n	8006b32 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b56:	6a3a      	ldr	r2, [r7, #32]
 8006b58:	b2d2      	uxtb	r2, r2
 8006b5a:	701a      	strb	r2, [r3, #0]
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	61fb      	str	r3, [r7, #28]
 8006b64:	4b25      	ldr	r3, [pc, #148]	@ (8006bfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	61bb      	str	r3, [r7, #24]
 8006b6a:	e00b      	b.n	8006b84 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	1c59      	adds	r1, r3, #1
 8006b74:	61f9      	str	r1, [r7, #28]
 8006b76:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b7a:	b2d2      	uxtb	r2, r2
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	09db      	lsrs	r3, r3, #7
 8006b82:	61bb      	str	r3, [r7, #24]
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b88:	d8f0      	bhi.n	8006b6c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	1c5a      	adds	r2, r3, #1
 8006b8e:	61fa      	str	r2, [r7, #28]
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	b2d2      	uxtb	r2, r2
 8006b94:	701a      	strb	r2, [r3, #0]
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	617b      	str	r3, [r7, #20]
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	613b      	str	r3, [r7, #16]
 8006ba2:	e00b      	b.n	8006bbc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	1c59      	adds	r1, r3, #1
 8006bac:	6179      	str	r1, [r7, #20]
 8006bae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006bb2:	b2d2      	uxtb	r2, r2
 8006bb4:	701a      	strb	r2, [r3, #0]
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	09db      	lsrs	r3, r3, #7
 8006bba:	613b      	str	r3, [r7, #16]
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bc0:	d8f0      	bhi.n	8006ba4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	617a      	str	r2, [r7, #20]
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006bd2:	2218      	movs	r2, #24
 8006bd4:	6879      	ldr	r1, [r7, #4]
 8006bd6:	68b8      	ldr	r0, [r7, #8]
 8006bd8:	f7ff f860 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006be2:	4b06      	ldr	r3, [pc, #24]	@ (8006bfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006bea:	4b04      	ldr	r3, [pc, #16]	@ (8006bfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bee:	4798      	blx	r3
  }
}
 8006bf0:	bf00      	nop
 8006bf2:	3730      	adds	r7, #48	@ 0x30
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	2000c3c8 	.word	0x2000c3c8
 8006bfc:	2000c398 	.word	0x2000c398

08006c00 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b092      	sub	sp, #72	@ 0x48
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006c08:	f3ef 8311 	mrs	r3, BASEPRI
 8006c0c:	f04f 0120 	mov.w	r1, #32
 8006c10:	f381 8811 	msr	BASEPRI, r1
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	486a      	ldr	r0, [pc, #424]	@ (8006dc0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006c18:	f7fe ff54 	bl	8005ac4 <_PreparePacket>
 8006c1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4b66      	ldr	r3, [pc, #408]	@ (8006dc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c32:	e00b      	b.n	8006c4c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006c34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c3a:	1c59      	adds	r1, r3, #1
 8006c3c:	6479      	str	r1, [r7, #68]	@ 0x44
 8006c3e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c42:	b2d2      	uxtb	r2, r2
 8006c44:	701a      	strb	r2, [r3, #0]
 8006c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c48:	09db      	lsrs	r3, r3, #7
 8006c4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c4e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c50:	d8f0      	bhi.n	8006c34 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c5a:	b2d2      	uxtb	r2, r2
 8006c5c:	701a      	strb	r2, [r3, #0]
 8006c5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c60:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c6c:	e00b      	b.n	8006c86 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c70:	b2da      	uxtb	r2, r3
 8006c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c74:	1c59      	adds	r1, r3, #1
 8006c76:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006c78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c7c:	b2d2      	uxtb	r2, r2
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	09db      	lsrs	r3, r3, #7
 8006c84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c88:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c8a:	d8f0      	bhi.n	8006c6e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c94:	b2d2      	uxtb	r2, r2
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c9a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f7fe fedd 	bl	8005a64 <_EncodeStr>
 8006caa:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006cac:	2209      	movs	r2, #9
 8006cae:	68f9      	ldr	r1, [r7, #12]
 8006cb0:	6938      	ldr	r0, [r7, #16]
 8006cb2:	f7fe fff3 	bl	8005c9c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	4b40      	ldr	r3, [pc, #256]	@ (8006dc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cca:	e00b      	b.n	8006ce4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	b2da      	uxtb	r2, r3
 8006cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd2:	1c59      	adds	r1, r3, #1
 8006cd4:	6379      	str	r1, [r7, #52]	@ 0x34
 8006cd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	701a      	strb	r2, [r3, #0]
 8006cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce0:	09db      	lsrs	r3, r3, #7
 8006ce2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ce8:	d8f0      	bhi.n	8006ccc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cec:	1c5a      	adds	r2, r3, #1
 8006cee:	637a      	str	r2, [r7, #52]	@ 0x34
 8006cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cf2:	b2d2      	uxtb	r2, r2
 8006cf4:	701a      	strb	r2, [r3, #0]
 8006cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cf8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d04:	e00b      	b.n	8006d1e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0c:	1c59      	adds	r1, r3, #1
 8006d0e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006d10:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d14:	b2d2      	uxtb	r2, r2
 8006d16:	701a      	strb	r2, [r3, #0]
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	09db      	lsrs	r3, r3, #7
 8006d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d20:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d22:	d8f0      	bhi.n	8006d06 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d26:	1c5a      	adds	r2, r3, #1
 8006d28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d2c:	b2d2      	uxtb	r2, r2
 8006d2e:	701a      	strb	r2, [r3, #0]
 8006d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d32:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	623b      	str	r3, [r7, #32]
 8006d3e:	e00b      	b.n	8006d58 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	b2da      	uxtb	r2, r3
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	1c59      	adds	r1, r3, #1
 8006d48:	6279      	str	r1, [r7, #36]	@ 0x24
 8006d4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d4e:	b2d2      	uxtb	r2, r2
 8006d50:	701a      	strb	r2, [r3, #0]
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	09db      	lsrs	r3, r3, #7
 8006d56:	623b      	str	r3, [r7, #32]
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d5c:	d8f0      	bhi.n	8006d40 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d60:	1c5a      	adds	r2, r3, #1
 8006d62:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d64:	6a3a      	ldr	r2, [r7, #32]
 8006d66:	b2d2      	uxtb	r2, r2
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	61fb      	str	r3, [r7, #28]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	61bb      	str	r3, [r7, #24]
 8006d78:	e00b      	b.n	8006d92 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	1c59      	adds	r1, r3, #1
 8006d82:	61f9      	str	r1, [r7, #28]
 8006d84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d88:	b2d2      	uxtb	r2, r2
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	09db      	lsrs	r3, r3, #7
 8006d90:	61bb      	str	r3, [r7, #24]
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d96:	d8f0      	bhi.n	8006d7a <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	61fa      	str	r2, [r7, #28]
 8006d9e:	69ba      	ldr	r2, [r7, #24]
 8006da0:	b2d2      	uxtb	r2, r2
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006da8:	2215      	movs	r2, #21
 8006daa:	68f9      	ldr	r1, [r7, #12]
 8006dac:	6938      	ldr	r0, [r7, #16]
 8006dae:	f7fe ff75 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f383 8811 	msr	BASEPRI, r3
}
 8006db8:	bf00      	nop
 8006dba:	3748      	adds	r7, #72	@ 0x48
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	2000c3c8 	.word	0x2000c3c8
 8006dc4:	2000c398 	.word	0x2000c398

08006dc8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006dcc:	4b07      	ldr	r3, [pc, #28]	@ (8006dec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d008      	beq.n	8006de6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006dd4:	4b05      	ldr	r3, [pc, #20]	@ (8006dec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006dde:	4b03      	ldr	r3, [pc, #12]	@ (8006dec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	4798      	blx	r3
  }
}
 8006de6:	bf00      	nop
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	2000c398 	.word	0x2000c398

08006df0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006df8:	f3ef 8311 	mrs	r3, BASEPRI
 8006dfc:	f04f 0120 	mov.w	r1, #32
 8006e00:	f381 8811 	msr	BASEPRI, r1
 8006e04:	617b      	str	r3, [r7, #20]
 8006e06:	480b      	ldr	r0, [pc, #44]	@ (8006e34 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006e08:	f7fe fe5c 	bl	8005ac4 <_PreparePacket>
 8006e0c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006e0e:	2280      	movs	r2, #128	@ 0x80
 8006e10:	6879      	ldr	r1, [r7, #4]
 8006e12:	6938      	ldr	r0, [r7, #16]
 8006e14:	f7fe fe26 	bl	8005a64 <_EncodeStr>
 8006e18:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006e1a:	220e      	movs	r2, #14
 8006e1c:	68f9      	ldr	r1, [r7, #12]
 8006e1e:	6938      	ldr	r0, [r7, #16]
 8006e20:	f7fe ff3c 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f383 8811 	msr	BASEPRI, r3
}
 8006e2a:	bf00      	nop
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	2000c3c8 	.word	0x2000c3c8

08006e38 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006e38:	b590      	push	{r4, r7, lr}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006e3e:	4b15      	ldr	r3, [pc, #84]	@ (8006e94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d01a      	beq.n	8006e7c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006e46:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d015      	beq.n	8006e7c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006e50:	4b10      	ldr	r3, [pc, #64]	@ (8006e94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4798      	blx	r3
 8006e58:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006e5c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006e5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	000a      	movs	r2, r1
 8006e6c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006e6e:	4613      	mov	r3, r2
 8006e70:	461a      	mov	r2, r3
 8006e72:	4621      	mov	r1, r4
 8006e74:	200d      	movs	r0, #13
 8006e76:	f7ff fcef 	bl	8006858 <SEGGER_SYSVIEW_RecordU32x2>
 8006e7a:	e006      	b.n	8006e8a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006e7c:	4b06      	ldr	r3, [pc, #24]	@ (8006e98 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4619      	mov	r1, r3
 8006e82:	200c      	movs	r0, #12
 8006e84:	f7ff fcac 	bl	80067e0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006e88:	bf00      	nop
 8006e8a:	bf00      	nop
 8006e8c:	370c      	adds	r7, #12
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd90      	pop	{r4, r7, pc}
 8006e92:	bf00      	nop
 8006e94:	2000c398 	.word	0x2000c398
 8006e98:	e0001004 	.word	0xe0001004

08006e9c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006ea2:	f3ef 8311 	mrs	r3, BASEPRI
 8006ea6:	f04f 0120 	mov.w	r1, #32
 8006eaa:	f381 8811 	msr	BASEPRI, r1
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	4819      	ldr	r0, [pc, #100]	@ (8006f18 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006eb2:	f7fe fe07 	bl	8005ac4 <_PreparePacket>
 8006eb6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006ebc:	4b17      	ldr	r3, [pc, #92]	@ (8006f1c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ec4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	e00b      	b.n	8006ee8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	1c59      	adds	r1, r3, #1
 8006ed8:	6179      	str	r1, [r7, #20]
 8006eda:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ede:	b2d2      	uxtb	r2, r2
 8006ee0:	701a      	strb	r2, [r3, #0]
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	09db      	lsrs	r3, r3, #7
 8006ee6:	613b      	str	r3, [r7, #16]
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	2b7f      	cmp	r3, #127	@ 0x7f
 8006eec:	d8f0      	bhi.n	8006ed0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	617a      	str	r2, [r7, #20]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	b2d2      	uxtb	r2, r2
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006efe:	2202      	movs	r2, #2
 8006f00:	6879      	ldr	r1, [r7, #4]
 8006f02:	68b8      	ldr	r0, [r7, #8]
 8006f04:	f7fe feca 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f383 8811 	msr	BASEPRI, r3
}
 8006f0e:	bf00      	nop
 8006f10:	3718      	adds	r7, #24
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	2000c3c8 	.word	0x2000c3c8
 8006f1c:	e000ed04 	.word	0xe000ed04

08006f20 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006f26:	f3ef 8311 	mrs	r3, BASEPRI
 8006f2a:	f04f 0120 	mov.w	r1, #32
 8006f2e:	f381 8811 	msr	BASEPRI, r1
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	4807      	ldr	r0, [pc, #28]	@ (8006f54 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006f36:	f7fe fdc5 	bl	8005ac4 <_PreparePacket>
 8006f3a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006f3c:	2203      	movs	r2, #3
 8006f3e:	6839      	ldr	r1, [r7, #0]
 8006f40:	6838      	ldr	r0, [r7, #0]
 8006f42:	f7fe feab 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f383 8811 	msr	BASEPRI, r3
}
 8006f4c:	bf00      	nop
 8006f4e:	3708      	adds	r7, #8
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	2000c3c8 	.word	0x2000c3c8

08006f58 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006f5e:	f3ef 8311 	mrs	r3, BASEPRI
 8006f62:	f04f 0120 	mov.w	r1, #32
 8006f66:	f381 8811 	msr	BASEPRI, r1
 8006f6a:	607b      	str	r3, [r7, #4]
 8006f6c:	4807      	ldr	r0, [pc, #28]	@ (8006f8c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006f6e:	f7fe fda9 	bl	8005ac4 <_PreparePacket>
 8006f72:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006f74:	2212      	movs	r2, #18
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6838      	ldr	r0, [r7, #0]
 8006f7a:	f7fe fe8f 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f383 8811 	msr	BASEPRI, r3
}
 8006f84:	bf00      	nop
 8006f86:	3708      	adds	r7, #8
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	2000c3c8 	.word	0x2000c3c8

08006f90 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b088      	sub	sp, #32
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f98:	f3ef 8311 	mrs	r3, BASEPRI
 8006f9c:	f04f 0120 	mov.w	r1, #32
 8006fa0:	f381 8811 	msr	BASEPRI, r1
 8006fa4:	617b      	str	r3, [r7, #20]
 8006fa6:	4817      	ldr	r0, [pc, #92]	@ (8007004 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8006fa8:	f7fe fd8c 	bl	8005ac4 <_PreparePacket>
 8006fac:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	61fb      	str	r3, [r7, #28]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	61bb      	str	r3, [r7, #24]
 8006fba:	e00b      	b.n	8006fd4 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	b2da      	uxtb	r2, r3
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	1c59      	adds	r1, r3, #1
 8006fc4:	61f9      	str	r1, [r7, #28]
 8006fc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fca:	b2d2      	uxtb	r2, r2
 8006fcc:	701a      	strb	r2, [r3, #0]
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	09db      	lsrs	r3, r3, #7
 8006fd2:	61bb      	str	r3, [r7, #24]
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fd8:	d8f0      	bhi.n	8006fbc <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	61fa      	str	r2, [r7, #28]
 8006fe0:	69ba      	ldr	r2, [r7, #24]
 8006fe2:	b2d2      	uxtb	r2, r2
 8006fe4:	701a      	strb	r2, [r3, #0]
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006fea:	221c      	movs	r2, #28
 8006fec:	68f9      	ldr	r1, [r7, #12]
 8006fee:	6938      	ldr	r0, [r7, #16]
 8006ff0:	f7fe fe54 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	f383 8811 	msr	BASEPRI, r3
}
 8006ffa:	bf00      	nop
 8006ffc:	3720      	adds	r7, #32
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	2000c3c8 	.word	0x2000c3c8

08007008 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b08a      	sub	sp, #40	@ 0x28
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007012:	f3ef 8311 	mrs	r3, BASEPRI
 8007016:	f04f 0120 	mov.w	r1, #32
 800701a:	f381 8811 	msr	BASEPRI, r1
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	4824      	ldr	r0, [pc, #144]	@ (80070b4 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8007022:	f7fe fd4f 	bl	8005ac4 <_PreparePacket>
 8007026:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	623b      	str	r3, [r7, #32]
 8007034:	e00b      	b.n	800704e <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	b2da      	uxtb	r2, r3
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	1c59      	adds	r1, r3, #1
 800703e:	6279      	str	r1, [r7, #36]	@ 0x24
 8007040:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]
 8007048:	6a3b      	ldr	r3, [r7, #32]
 800704a:	09db      	lsrs	r3, r3, #7
 800704c:	623b      	str	r3, [r7, #32]
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	2b7f      	cmp	r3, #127	@ 0x7f
 8007052:	d8f0      	bhi.n	8007036 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	627a      	str	r2, [r7, #36]	@ 0x24
 800705a:	6a3a      	ldr	r2, [r7, #32]
 800705c:	b2d2      	uxtb	r2, r2
 800705e:	701a      	strb	r2, [r3, #0]
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	61fb      	str	r3, [r7, #28]
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	61bb      	str	r3, [r7, #24]
 800706c:	e00b      	b.n	8007086 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	b2da      	uxtb	r2, r3
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	1c59      	adds	r1, r3, #1
 8007076:	61f9      	str	r1, [r7, #28]
 8007078:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800707c:	b2d2      	uxtb	r2, r2
 800707e:	701a      	strb	r2, [r3, #0]
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	09db      	lsrs	r3, r3, #7
 8007084:	61bb      	str	r3, [r7, #24]
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	2b7f      	cmp	r3, #127	@ 0x7f
 800708a:	d8f0      	bhi.n	800706e <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	61fa      	str	r2, [r7, #28]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	b2d2      	uxtb	r2, r2
 8007096:	701a      	strb	r2, [r3, #0]
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800709c:	221c      	movs	r2, #28
 800709e:	68f9      	ldr	r1, [r7, #12]
 80070a0:	6938      	ldr	r0, [r7, #16]
 80070a2:	f7fe fdfb 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	f383 8811 	msr	BASEPRI, r3
}
 80070ac:	bf00      	nop
 80070ae:	3728      	adds	r7, #40	@ 0x28
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	2000c3c8 	.word	0x2000c3c8

080070b8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80070be:	f3ef 8311 	mrs	r3, BASEPRI
 80070c2:	f04f 0120 	mov.w	r1, #32
 80070c6:	f381 8811 	msr	BASEPRI, r1
 80070ca:	607b      	str	r3, [r7, #4]
 80070cc:	4807      	ldr	r0, [pc, #28]	@ (80070ec <SEGGER_SYSVIEW_OnIdle+0x34>)
 80070ce:	f7fe fcf9 	bl	8005ac4 <_PreparePacket>
 80070d2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80070d4:	2211      	movs	r2, #17
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	6838      	ldr	r0, [r7, #0]
 80070da:	f7fe fddf 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f383 8811 	msr	BASEPRI, r3
}
 80070e4:	bf00      	nop
 80070e6:	3708      	adds	r7, #8
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	2000c3c8 	.word	0x2000c3c8

080070f0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b088      	sub	sp, #32
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80070f8:	f3ef 8311 	mrs	r3, BASEPRI
 80070fc:	f04f 0120 	mov.w	r1, #32
 8007100:	f381 8811 	msr	BASEPRI, r1
 8007104:	617b      	str	r3, [r7, #20]
 8007106:	4819      	ldr	r0, [pc, #100]	@ (800716c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8007108:	f7fe fcdc 	bl	8005ac4 <_PreparePacket>
 800710c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007112:	4b17      	ldr	r3, [pc, #92]	@ (8007170 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	61fb      	str	r3, [r7, #28]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	61bb      	str	r3, [r7, #24]
 8007124:	e00b      	b.n	800713e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	b2da      	uxtb	r2, r3
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	1c59      	adds	r1, r3, #1
 800712e:	61f9      	str	r1, [r7, #28]
 8007130:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007134:	b2d2      	uxtb	r2, r2
 8007136:	701a      	strb	r2, [r3, #0]
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	09db      	lsrs	r3, r3, #7
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	2b7f      	cmp	r3, #127	@ 0x7f
 8007142:	d8f0      	bhi.n	8007126 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	1c5a      	adds	r2, r3, #1
 8007148:	61fa      	str	r2, [r7, #28]
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	b2d2      	uxtb	r2, r2
 800714e:	701a      	strb	r2, [r3, #0]
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8007154:	2208      	movs	r2, #8
 8007156:	68f9      	ldr	r1, [r7, #12]
 8007158:	6938      	ldr	r0, [r7, #16]
 800715a:	f7fe fd9f 	bl	8005c9c <_SendPacket>
  RECORD_END();
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f383 8811 	msr	BASEPRI, r3
}
 8007164:	bf00      	nop
 8007166:	3720      	adds	r7, #32
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	2000c3c8 	.word	0x2000c3c8
 8007170:	2000c398 	.word	0x2000c398

08007174 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8007174:	b580      	push	{r7, lr}
 8007176:	b088      	sub	sp, #32
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800717c:	f3ef 8311 	mrs	r3, BASEPRI
 8007180:	f04f 0120 	mov.w	r1, #32
 8007184:	f381 8811 	msr	BASEPRI, r1
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	4819      	ldr	r0, [pc, #100]	@ (80071f0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800718c:	f7fe fc9a 	bl	8005ac4 <_PreparePacket>
 8007190:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007196:	4b17      	ldr	r3, [pc, #92]	@ (80071f4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	61fb      	str	r3, [r7, #28]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	61bb      	str	r3, [r7, #24]
 80071a8:	e00b      	b.n	80071c2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	b2da      	uxtb	r2, r3
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	1c59      	adds	r1, r3, #1
 80071b2:	61f9      	str	r1, [r7, #28]
 80071b4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071b8:	b2d2      	uxtb	r2, r2
 80071ba:	701a      	strb	r2, [r3, #0]
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	09db      	lsrs	r3, r3, #7
 80071c0:	61bb      	str	r3, [r7, #24]
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80071c6:	d8f0      	bhi.n	80071aa <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	1c5a      	adds	r2, r3, #1
 80071cc:	61fa      	str	r2, [r7, #28]
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	b2d2      	uxtb	r2, r2
 80071d2:	701a      	strb	r2, [r3, #0]
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80071d8:	2204      	movs	r2, #4
 80071da:	68f9      	ldr	r1, [r7, #12]
 80071dc:	6938      	ldr	r0, [r7, #16]
 80071de:	f7fe fd5d 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f383 8811 	msr	BASEPRI, r3
}
 80071e8:	bf00      	nop
 80071ea:	3720      	adds	r7, #32
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	2000c3c8 	.word	0x2000c3c8
 80071f4:	2000c398 	.word	0x2000c398

080071f8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007200:	f3ef 8311 	mrs	r3, BASEPRI
 8007204:	f04f 0120 	mov.w	r1, #32
 8007208:	f381 8811 	msr	BASEPRI, r1
 800720c:	617b      	str	r3, [r7, #20]
 800720e:	4819      	ldr	r0, [pc, #100]	@ (8007274 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007210:	f7fe fc58 	bl	8005ac4 <_PreparePacket>
 8007214:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800721a:	4b17      	ldr	r3, [pc, #92]	@ (8007278 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	61fb      	str	r3, [r7, #28]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	61bb      	str	r3, [r7, #24]
 800722c:	e00b      	b.n	8007246 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	b2da      	uxtb	r2, r3
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	1c59      	adds	r1, r3, #1
 8007236:	61f9      	str	r1, [r7, #28]
 8007238:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800723c:	b2d2      	uxtb	r2, r2
 800723e:	701a      	strb	r2, [r3, #0]
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	09db      	lsrs	r3, r3, #7
 8007244:	61bb      	str	r3, [r7, #24]
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	2b7f      	cmp	r3, #127	@ 0x7f
 800724a:	d8f0      	bhi.n	800722e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	1c5a      	adds	r2, r3, #1
 8007250:	61fa      	str	r2, [r7, #28]
 8007252:	69ba      	ldr	r2, [r7, #24]
 8007254:	b2d2      	uxtb	r2, r2
 8007256:	701a      	strb	r2, [r3, #0]
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800725c:	2206      	movs	r2, #6
 800725e:	68f9      	ldr	r1, [r7, #12]
 8007260:	6938      	ldr	r0, [r7, #16]
 8007262:	f7fe fd1b 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f383 8811 	msr	BASEPRI, r3
}
 800726c:	bf00      	nop
 800726e:	3720      	adds	r7, #32
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	2000c3c8 	.word	0x2000c3c8
 8007278:	2000c398 	.word	0x2000c398

0800727c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b08a      	sub	sp, #40	@ 0x28
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007286:	f3ef 8311 	mrs	r3, BASEPRI
 800728a:	f04f 0120 	mov.w	r1, #32
 800728e:	f381 8811 	msr	BASEPRI, r1
 8007292:	617b      	str	r3, [r7, #20]
 8007294:	4827      	ldr	r0, [pc, #156]	@ (8007334 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8007296:	f7fe fc15 	bl	8005ac4 <_PreparePacket>
 800729a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80072a0:	4b25      	ldr	r3, [pc, #148]	@ (8007338 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	623b      	str	r3, [r7, #32]
 80072b2:	e00b      	b.n	80072cc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	b2da      	uxtb	r2, r3
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	1c59      	adds	r1, r3, #1
 80072bc:	6279      	str	r1, [r7, #36]	@ 0x24
 80072be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072c2:	b2d2      	uxtb	r2, r2
 80072c4:	701a      	strb	r2, [r3, #0]
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	09db      	lsrs	r3, r3, #7
 80072ca:	623b      	str	r3, [r7, #32]
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80072d0:	d8f0      	bhi.n	80072b4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d4:	1c5a      	adds	r2, r3, #1
 80072d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80072d8:	6a3a      	ldr	r2, [r7, #32]
 80072da:	b2d2      	uxtb	r2, r2
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	61fb      	str	r3, [r7, #28]
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	61bb      	str	r3, [r7, #24]
 80072ea:	e00b      	b.n	8007304 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	b2da      	uxtb	r2, r3
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	1c59      	adds	r1, r3, #1
 80072f4:	61f9      	str	r1, [r7, #28]
 80072f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	701a      	strb	r2, [r3, #0]
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	09db      	lsrs	r3, r3, #7
 8007302:	61bb      	str	r3, [r7, #24]
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	2b7f      	cmp	r3, #127	@ 0x7f
 8007308:	d8f0      	bhi.n	80072ec <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	1c5a      	adds	r2, r3, #1
 800730e:	61fa      	str	r2, [r7, #28]
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	b2d2      	uxtb	r2, r2
 8007314:	701a      	strb	r2, [r3, #0]
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800731a:	2207      	movs	r2, #7
 800731c:	68f9      	ldr	r1, [r7, #12]
 800731e:	6938      	ldr	r0, [r7, #16]
 8007320:	f7fe fcbc 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f383 8811 	msr	BASEPRI, r3
}
 800732a:	bf00      	nop
 800732c:	3728      	adds	r7, #40	@ 0x28
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	2000c3c8 	.word	0x2000c3c8
 8007338:	2000c398 	.word	0x2000c398

0800733c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8007344:	4b04      	ldr	r3, [pc, #16]	@ (8007358 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	1ad3      	subs	r3, r2, r3
}
 800734c:	4618      	mov	r0, r3
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr
 8007358:	2000c398 	.word	0x2000c398

0800735c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800735c:	b580      	push	{r7, lr}
 800735e:	b08c      	sub	sp, #48	@ 0x30
 8007360:	af00      	add	r7, sp, #0
 8007362:	4603      	mov	r3, r0
 8007364:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8007366:	4b40      	ldr	r3, [pc, #256]	@ (8007468 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d077      	beq.n	800745e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800736e:	4b3e      	ldr	r3, [pc, #248]	@ (8007468 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007374:	2300      	movs	r3, #0
 8007376:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007378:	e008      	b.n	800738c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800737a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d007      	beq.n	8007396 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007388:	3301      	adds	r3, #1
 800738a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800738c:	79fb      	ldrb	r3, [r7, #7]
 800738e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007390:	429a      	cmp	r2, r3
 8007392:	d3f2      	bcc.n	800737a <SEGGER_SYSVIEW_SendModule+0x1e>
 8007394:	e000      	b.n	8007398 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007396:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739a:	2b00      	cmp	r3, #0
 800739c:	d055      	beq.n	800744a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800739e:	f3ef 8311 	mrs	r3, BASEPRI
 80073a2:	f04f 0120 	mov.w	r1, #32
 80073a6:	f381 8811 	msr	BASEPRI, r1
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	482f      	ldr	r0, [pc, #188]	@ (800746c <SEGGER_SYSVIEW_SendModule+0x110>)
 80073ae:	f7fe fb89 	bl	8005ac4 <_PreparePacket>
 80073b2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80073bc:	79fb      	ldrb	r3, [r7, #7]
 80073be:	623b      	str	r3, [r7, #32]
 80073c0:	e00b      	b.n	80073da <SEGGER_SYSVIEW_SendModule+0x7e>
 80073c2:	6a3b      	ldr	r3, [r7, #32]
 80073c4:	b2da      	uxtb	r2, r3
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c8:	1c59      	adds	r1, r3, #1
 80073ca:	6279      	str	r1, [r7, #36]	@ 0x24
 80073cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80073d0:	b2d2      	uxtb	r2, r2
 80073d2:	701a      	strb	r2, [r3, #0]
 80073d4:	6a3b      	ldr	r3, [r7, #32]
 80073d6:	09db      	lsrs	r3, r3, #7
 80073d8:	623b      	str	r3, [r7, #32]
 80073da:	6a3b      	ldr	r3, [r7, #32]
 80073dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80073de:	d8f0      	bhi.n	80073c2 <SEGGER_SYSVIEW_SendModule+0x66>
 80073e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80073e6:	6a3a      	ldr	r2, [r7, #32]
 80073e8:	b2d2      	uxtb	r2, r2
 80073ea:	701a      	strb	r2, [r3, #0]
 80073ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ee:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	61fb      	str	r3, [r7, #28]
 80073f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	61bb      	str	r3, [r7, #24]
 80073fa:	e00b      	b.n	8007414 <SEGGER_SYSVIEW_SendModule+0xb8>
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	b2da      	uxtb	r2, r3
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	1c59      	adds	r1, r3, #1
 8007404:	61f9      	str	r1, [r7, #28]
 8007406:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800740a:	b2d2      	uxtb	r2, r2
 800740c:	701a      	strb	r2, [r3, #0]
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	09db      	lsrs	r3, r3, #7
 8007412:	61bb      	str	r3, [r7, #24]
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	2b7f      	cmp	r3, #127	@ 0x7f
 8007418:	d8f0      	bhi.n	80073fc <SEGGER_SYSVIEW_SendModule+0xa0>
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	1c5a      	adds	r2, r3, #1
 800741e:	61fa      	str	r2, [r7, #28]
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	b2d2      	uxtb	r2, r2
 8007424:	701a      	strb	r2, [r3, #0]
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800742a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2280      	movs	r2, #128	@ 0x80
 8007430:	4619      	mov	r1, r3
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f7fe fb16 	bl	8005a64 <_EncodeStr>
 8007438:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800743a:	2216      	movs	r2, #22
 800743c:	68f9      	ldr	r1, [r7, #12]
 800743e:	6938      	ldr	r0, [r7, #16]
 8007440:	f7fe fc2c 	bl	8005c9c <_SendPacket>
      RECORD_END();
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800744a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744c:	2b00      	cmp	r3, #0
 800744e:	d006      	beq.n	800745e <SEGGER_SYSVIEW_SendModule+0x102>
 8007450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d002      	beq.n	800745e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8007458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	4798      	blx	r3
    }
  }
}
 800745e:	bf00      	nop
 8007460:	3730      	adds	r7, #48	@ 0x30
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	2000c3c0 	.word	0x2000c3c0
 800746c:	2000c3c8 	.word	0x2000c3c8

08007470 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8007476:	4b0c      	ldr	r3, [pc, #48]	@ (80074a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00f      	beq.n	800749e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800747e:	4b0a      	ldr	r3, [pc, #40]	@ (80074a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f2      	bne.n	8007484 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800749e:	bf00      	nop
 80074a0:	3708      	adds	r7, #8
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	2000c3c0 	.word	0x2000c3c0

080074ac <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80074b2:	f3ef 8311 	mrs	r3, BASEPRI
 80074b6:	f04f 0120 	mov.w	r1, #32
 80074ba:	f381 8811 	msr	BASEPRI, r1
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	4817      	ldr	r0, [pc, #92]	@ (8007520 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80074c2:	f7fe faff 	bl	8005ac4 <_PreparePacket>
 80074c6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	617b      	str	r3, [r7, #20]
 80074d0:	4b14      	ldr	r3, [pc, #80]	@ (8007524 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	613b      	str	r3, [r7, #16]
 80074d6:	e00b      	b.n	80074f0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	1c59      	adds	r1, r3, #1
 80074e0:	6179      	str	r1, [r7, #20]
 80074e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80074e6:	b2d2      	uxtb	r2, r2
 80074e8:	701a      	strb	r2, [r3, #0]
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	09db      	lsrs	r3, r3, #7
 80074ee:	613b      	str	r3, [r7, #16]
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80074f4:	d8f0      	bhi.n	80074d8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	617a      	str	r2, [r7, #20]
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	b2d2      	uxtb	r2, r2
 8007500:	701a      	strb	r2, [r3, #0]
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007506:	221b      	movs	r2, #27
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	68b8      	ldr	r0, [r7, #8]
 800750c:	f7fe fbc6 	bl	8005c9c <_SendPacket>
  RECORD_END();
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f383 8811 	msr	BASEPRI, r3
}
 8007516:	bf00      	nop
 8007518:	3718      	adds	r7, #24
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	2000c3c8 	.word	0x2000c3c8
 8007524:	2000c3c4 	.word	0x2000c3c4

08007528 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8007528:	b40f      	push	{r0, r1, r2, r3}
 800752a:	b580      	push	{r7, lr}
 800752c:	b082      	sub	sp, #8
 800752e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8007530:	f107 0314 	add.w	r3, r7, #20
 8007534:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8007536:	1d3b      	adds	r3, r7, #4
 8007538:	461a      	mov	r2, r3
 800753a:	2100      	movs	r1, #0
 800753c:	6938      	ldr	r0, [r7, #16]
 800753e:	f7fe febd 	bl	80062bc <_VPrintTarget>
  va_end(ParamList);
}
 8007542:	bf00      	nop
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800754c:	b004      	add	sp, #16
 800754e:	4770      	bx	lr

08007550 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007550:	b580      	push	{r7, lr}
 8007552:	b08a      	sub	sp, #40	@ 0x28
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007558:	f3ef 8311 	mrs	r3, BASEPRI
 800755c:	f04f 0120 	mov.w	r1, #32
 8007560:	f381 8811 	msr	BASEPRI, r1
 8007564:	617b      	str	r3, [r7, #20]
 8007566:	4827      	ldr	r0, [pc, #156]	@ (8007604 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007568:	f7fe faac 	bl	8005ac4 <_PreparePacket>
 800756c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800756e:	2280      	movs	r2, #128	@ 0x80
 8007570:	6879      	ldr	r1, [r7, #4]
 8007572:	6938      	ldr	r0, [r7, #16]
 8007574:	f7fe fa76 	bl	8005a64 <_EncodeStr>
 8007578:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	627b      	str	r3, [r7, #36]	@ 0x24
 800757e:	2301      	movs	r3, #1
 8007580:	623b      	str	r3, [r7, #32]
 8007582:	e00b      	b.n	800759c <SEGGER_SYSVIEW_Warn+0x4c>
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	b2da      	uxtb	r2, r3
 8007588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758a:	1c59      	adds	r1, r3, #1
 800758c:	6279      	str	r1, [r7, #36]	@ 0x24
 800758e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007592:	b2d2      	uxtb	r2, r2
 8007594:	701a      	strb	r2, [r3, #0]
 8007596:	6a3b      	ldr	r3, [r7, #32]
 8007598:	09db      	lsrs	r3, r3, #7
 800759a:	623b      	str	r3, [r7, #32]
 800759c:	6a3b      	ldr	r3, [r7, #32]
 800759e:	2b7f      	cmp	r3, #127	@ 0x7f
 80075a0:	d8f0      	bhi.n	8007584 <SEGGER_SYSVIEW_Warn+0x34>
 80075a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a4:	1c5a      	adds	r2, r3, #1
 80075a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80075a8:	6a3a      	ldr	r2, [r7, #32]
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	701a      	strb	r2, [r3, #0]
 80075ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	61fb      	str	r3, [r7, #28]
 80075b6:	2300      	movs	r3, #0
 80075b8:	61bb      	str	r3, [r7, #24]
 80075ba:	e00b      	b.n	80075d4 <SEGGER_SYSVIEW_Warn+0x84>
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	b2da      	uxtb	r2, r3
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	1c59      	adds	r1, r3, #1
 80075c4:	61f9      	str	r1, [r7, #28]
 80075c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80075ca:	b2d2      	uxtb	r2, r2
 80075cc:	701a      	strb	r2, [r3, #0]
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	09db      	lsrs	r3, r3, #7
 80075d2:	61bb      	str	r3, [r7, #24]
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80075d8:	d8f0      	bhi.n	80075bc <SEGGER_SYSVIEW_Warn+0x6c>
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	1c5a      	adds	r2, r3, #1
 80075de:	61fa      	str	r2, [r7, #28]
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	b2d2      	uxtb	r2, r2
 80075e4:	701a      	strb	r2, [r3, #0]
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80075ea:	221a      	movs	r2, #26
 80075ec:	68f9      	ldr	r1, [r7, #12]
 80075ee:	6938      	ldr	r0, [r7, #16]
 80075f0:	f7fe fb54 	bl	8005c9c <_SendPacket>
  RECORD_END();
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f383 8811 	msr	BASEPRI, r3
}
 80075fa:	bf00      	nop
 80075fc:	3728      	adds	r7, #40	@ 0x28
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	2000c3c8 	.word	0x2000c3c8

08007608 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800760c:	4b13      	ldr	r3, [pc, #76]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 800760e:	7e1b      	ldrb	r3, [r3, #24]
 8007610:	4619      	mov	r1, r3
 8007612:	4a13      	ldr	r2, [pc, #76]	@ (8007660 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8007614:	460b      	mov	r3, r1
 8007616:	005b      	lsls	r3, r3, #1
 8007618:	440b      	add	r3, r1
 800761a:	00db      	lsls	r3, r3, #3
 800761c:	4413      	add	r3, r2
 800761e:	336c      	adds	r3, #108	@ 0x6c
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	4b0e      	ldr	r3, [pc, #56]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007624:	7e1b      	ldrb	r3, [r3, #24]
 8007626:	4618      	mov	r0, r3
 8007628:	490d      	ldr	r1, [pc, #52]	@ (8007660 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800762a:	4603      	mov	r3, r0
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	4403      	add	r3, r0
 8007630:	00db      	lsls	r3, r3, #3
 8007632:	440b      	add	r3, r1
 8007634:	3370      	adds	r3, #112	@ 0x70
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	429a      	cmp	r2, r3
 800763a:	d00b      	beq.n	8007654 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800763c:	4b07      	ldr	r3, [pc, #28]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 800763e:	789b      	ldrb	r3, [r3, #2]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d107      	bne.n	8007654 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007644:	4b05      	ldr	r3, [pc, #20]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007646:	2201      	movs	r2, #1
 8007648:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800764a:	f7fe fa47 	bl	8005adc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800764e:	4b03      	ldr	r3, [pc, #12]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007650:	2200      	movs	r2, #0
 8007652:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8007654:	4b01      	ldr	r3, [pc, #4]	@ (800765c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007656:	781b      	ldrb	r3, [r3, #0]
}
 8007658:	4618      	mov	r0, r3
 800765a:	bd80      	pop	{r7, pc}
 800765c:	2000c398 	.word	0x2000c398
 8007660:	2000bad8 	.word	0x2000bad8

08007664 <memcmp>:
 8007664:	b510      	push	{r4, lr}
 8007666:	3901      	subs	r1, #1
 8007668:	4402      	add	r2, r0
 800766a:	4290      	cmp	r0, r2
 800766c:	d101      	bne.n	8007672 <memcmp+0xe>
 800766e:	2000      	movs	r0, #0
 8007670:	e005      	b.n	800767e <memcmp+0x1a>
 8007672:	7803      	ldrb	r3, [r0, #0]
 8007674:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007678:	42a3      	cmp	r3, r4
 800767a:	d001      	beq.n	8007680 <memcmp+0x1c>
 800767c:	1b18      	subs	r0, r3, r4
 800767e:	bd10      	pop	{r4, pc}
 8007680:	3001      	adds	r0, #1
 8007682:	e7f2      	b.n	800766a <memcmp+0x6>

08007684 <memset>:
 8007684:	4402      	add	r2, r0
 8007686:	4603      	mov	r3, r0
 8007688:	4293      	cmp	r3, r2
 800768a:	d100      	bne.n	800768e <memset+0xa>
 800768c:	4770      	bx	lr
 800768e:	f803 1b01 	strb.w	r1, [r3], #1
 8007692:	e7f9      	b.n	8007688 <memset+0x4>

08007694 <__libc_init_array>:
 8007694:	b570      	push	{r4, r5, r6, lr}
 8007696:	4d0d      	ldr	r5, [pc, #52]	@ (80076cc <__libc_init_array+0x38>)
 8007698:	4c0d      	ldr	r4, [pc, #52]	@ (80076d0 <__libc_init_array+0x3c>)
 800769a:	1b64      	subs	r4, r4, r5
 800769c:	10a4      	asrs	r4, r4, #2
 800769e:	2600      	movs	r6, #0
 80076a0:	42a6      	cmp	r6, r4
 80076a2:	d109      	bne.n	80076b8 <__libc_init_array+0x24>
 80076a4:	4d0b      	ldr	r5, [pc, #44]	@ (80076d4 <__libc_init_array+0x40>)
 80076a6:	4c0c      	ldr	r4, [pc, #48]	@ (80076d8 <__libc_init_array+0x44>)
 80076a8:	f000 f826 	bl	80076f8 <_init>
 80076ac:	1b64      	subs	r4, r4, r5
 80076ae:	10a4      	asrs	r4, r4, #2
 80076b0:	2600      	movs	r6, #0
 80076b2:	42a6      	cmp	r6, r4
 80076b4:	d105      	bne.n	80076c2 <__libc_init_array+0x2e>
 80076b6:	bd70      	pop	{r4, r5, r6, pc}
 80076b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80076bc:	4798      	blx	r3
 80076be:	3601      	adds	r6, #1
 80076c0:	e7ee      	b.n	80076a0 <__libc_init_array+0xc>
 80076c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c6:	4798      	blx	r3
 80076c8:	3601      	adds	r6, #1
 80076ca:	e7f2      	b.n	80076b2 <__libc_init_array+0x1e>
 80076cc:	080078b8 	.word	0x080078b8
 80076d0:	080078b8 	.word	0x080078b8
 80076d4:	080078b8 	.word	0x080078b8
 80076d8:	080078bc 	.word	0x080078bc

080076dc <memcpy>:
 80076dc:	440a      	add	r2, r1
 80076de:	4291      	cmp	r1, r2
 80076e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80076e4:	d100      	bne.n	80076e8 <memcpy+0xc>
 80076e6:	4770      	bx	lr
 80076e8:	b510      	push	{r4, lr}
 80076ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076f2:	4291      	cmp	r1, r2
 80076f4:	d1f9      	bne.n	80076ea <memcpy+0xe>
 80076f6:	bd10      	pop	{r4, pc}

080076f8 <_init>:
 80076f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fa:	bf00      	nop
 80076fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fe:	bc08      	pop	{r3}
 8007700:	469e      	mov	lr, r3
 8007702:	4770      	bx	lr

08007704 <_fini>:
 8007704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007706:	bf00      	nop
 8007708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770a:	bc08      	pop	{r3}
 800770c:	469e      	mov	lr, r3
 800770e:	4770      	bx	lr
