

================================================================
== Vitis HLS Report for 'batchnorm_5'
================================================================
* Date:           Thu Aug 29 18:14:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.589 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_17_9_s_fu_134  |sqrt_fixed_17_9_s  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |       50|       50|        36|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1524|   2155|    -|
|Memory           |        0|    -|      35|     10|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     157|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1716|   2284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+------------------------+---------+----+------+------+-----+
    |           Instance           |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_24ns_10ns_24_28_1_U38    |sdiv_24ns_10ns_24_28_1  |        0|   0|  1459|  1097|    0|
    |grp_sqrt_fixed_17_9_s_fu_134  |sqrt_fixed_17_9_s       |        0|   0|    65|  1058|    0|
    +------------------------------+------------------------+---------+----+------+------+-----+
    |Total                         |                        |        0|   0|  1524|  2155|    0|
    +------------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_24s_10ns_16s_24_4_1_U39  |mac_muladd_24s_10ns_16s_24_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +--------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bn_beta_5_V_U             |batchnorm_5_bn_beta_5_V_ROM_AUTO_1R             |        0|   8|   2|    0|    16|    8|     1|          128|
    |bn_gamma_5_V_U            |batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R            |        0|  10|   3|    0|    16|   10|     1|          160|
    |bn_moving_mean_5_V_U      |batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R      |        0|   9|   3|    0|    16|    9|     1|          144|
    |bn_moving_variance_5_V_U  |batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R  |        0|   8|   2|    0|    16|    8|     1|          128|
    +--------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                                                |        0|  35|  10|    0|    64|   35|     4|          560|
    +--------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_154_p2         |         +|   0|  0|  12|           5|           1|
    |ret_V_3_fu_178_p2          |         -|   0|  0|  23|          16|          16|
    |ap_condition_462           |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_148_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  51|          29|          27|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    5|         10|
    |i_fu_52                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |i_cast_reg_247                                    |   5|   0|   64|         59|
    |i_fu_52                                           |   5|   0|    5|          0|
    |sext_ln1303_2_reg_276                             |   9|   0|    9|          0|
    |i_cast_reg_247                                    |  64|  32|   64|         59|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 157|  32|  216|        118|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_continue        |   in|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   batchnorm_5|  return value|
|input_r_address0   |  out|    4|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   15|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    4|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

