set_max_delay 4.0 -rise -rise_from pin1 -through [get_ports clk1] -rise_through [get_pins flop_Q] -fall_through [get_ports clk*] -to [get_clocks {core_clk}] -rise_to clk2 -ignore_clock_latency -probe -reset_path
