Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:26:16 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          313         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.895    -1014.290                    443                  554        0.126        0.000                      0                  554        0.067        0.000                       0                   402  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.111}        2.222           450.045         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.895    -1014.290                    443                  554        0.126        0.000                      0                  554        0.067        0.000                       0                   402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          443  Failing Endpoints,  Worst Slack       -4.895ns,  Total Violation    -1014.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.142ns (30.523%)  route 4.876ns (69.477%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 7.238 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.832    11.231    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.355 r  DUT/RightShifterComponent/level5_d1[4]_i_1/O
                         net (fo=3, routed)           0.517    11.873    DUT/RightShifterComponent/level3__0[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.124    11.997 r  DUT/RightShifterComponent/level5_d1[28]_i_1/O
                         net (fo=2, routed)           0.334    12.330    DUT/RightShifterComponent/level4__0[12]
    SLICE_X7Y81          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.593     7.238    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/C
                         clock pessimism              0.276     7.514    
                         clock uncertainty           -0.035     7.478    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)       -0.043     7.435    DUT/RightShifterComponent/level5_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.878ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.142ns (30.470%)  route 4.888ns (69.530%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 7.240 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.832    11.231    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.355 r  DUT/RightShifterComponent/level5_d1[4]_i_1/O
                         net (fo=3, routed)           0.517    11.873    DUT/RightShifterComponent/level3__0[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I2_O)        0.124    11.997 r  DUT/RightShifterComponent/level5_d1[28]_i_1/O
                         net (fo=2, routed)           0.346    12.343    DUT/RightShifterComponent/level4__0[12]
    SLICE_X6Y82          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.595     7.240    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[28]/C
                         clock pessimism              0.276     7.516    
                         clock uncertainty           -0.035     7.480    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.016     7.464    DUT/RightShifterComponent/level5_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 -4.878    

Slack (VIOLATED) :        -4.861ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.142ns (30.420%)  route 4.899ns (69.580%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.239 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          1.063    10.377    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.302    10.679 r  DUT/RightShifterComponent/level5_d1[7]_i_4/O
                         net (fo=3, routed)           0.825    11.504    DUT/RightShifterComponent/level1[3]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124    11.628 r  DUT/RightShifterComponent/level5_d1[5]_i_1/O
                         net (fo=3, routed)           0.602    12.230    DUT/RightShifterComponent/level3__0[5]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124    12.354 r  DUT/RightShifterComponent/level5_d1[21]_i_1/O
                         net (fo=1, routed)           0.000    12.354    DUT/RightShifterComponent/level5[21]
    SLICE_X1Y79          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.594     7.239    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[21]/C
                         clock pessimism              0.259     7.498    
                         clock uncertainty           -0.035     7.462    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.031     7.493    DUT/RightShifterComponent/level5_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                 -4.861    

Slack (VIOLATED) :        -4.852ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 2.142ns (30.847%)  route 4.802ns (69.153%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 7.239 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          1.063    10.377    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.302    10.679 r  DUT/RightShifterComponent/level5_d1[7]_i_4/O
                         net (fo=3, routed)           0.825    11.504    DUT/RightShifterComponent/level1[3]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124    11.628 r  DUT/RightShifterComponent/level5_d1[5]_i_1/O
                         net (fo=3, routed)           0.312    11.940    DUT/RightShifterComponent/level3__0[5]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124    12.064 r  DUT/RightShifterComponent/level5_d1[29]_i_1/O
                         net (fo=2, routed)           0.193    12.257    DUT/RightShifterComponent/level4__0[13]
    SLICE_X0Y80          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.594     7.239    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[13]/C
                         clock pessimism              0.259     7.498    
                         clock uncertainty           -0.035     7.462    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.058     7.404    DUT/RightShifterComponent/level5_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                 -4.852    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.142ns (30.761%)  route 4.821ns (69.239%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 7.234 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.632    11.032    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124    11.156 r  DUT/RightShifterComponent/level5_d1[19]_i_2/O
                         net (fo=3, routed)           0.665    11.821    DUT/RightShifterComponent/level2[7]
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124    11.945 r  DUT/RightShifterComponent/level5_d1[27]_i_1/O
                         net (fo=2, routed)           0.331    12.276    DUT/RightShifterComponent/level4__0[11]
    SLICE_X5Y77          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.589     7.234    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[27]/C
                         clock pessimism              0.276     7.510    
                         clock uncertainty           -0.035     7.474    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.043     7.431    DUT/RightShifterComponent/level5_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.142ns (30.343%)  route 4.917ns (69.657%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 7.238 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.850    10.164    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I2_O)        0.302    10.466 r  DUT/RightShifterComponent/level5_d1[34]_i_3/O
                         net (fo=3, routed)           0.826    11.292    DUT/RightShifterComponent/level1[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124    11.416 r  DUT/RightShifterComponent/level5_d1[24]_i_2/O
                         net (fo=2, routed)           0.832    12.248    DUT/RightShifterComponent/level3__0[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.124    12.372 r  DUT/RightShifterComponent/level5_d1[16]_i_1/O
                         net (fo=1, routed)           0.000    12.372    DUT/RightShifterComponent/level5[16]
    SLICE_X2Y78          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.593     7.238    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[16]/C
                         clock pessimism              0.259     7.497    
                         clock uncertainty           -0.035     7.461    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.077     7.538    DUT/RightShifterComponent/level5_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.823ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 2.142ns (30.846%)  route 4.802ns (69.154%))
  Logic Levels:           9  (CARRY4=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.762    11.161    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.124    11.285 r  DUT/RightShifterComponent/level5_d1[22]_i_4/O
                         net (fo=6, routed)           0.511    11.796    DUT/RightShifterComponent/level2[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.124    11.920 r  DUT/RightShifterComponent/level5_d1[26]_i_1/O
                         net (fo=2, routed)           0.337    12.257    DUT/RightShifterComponent/level4__0[10]
    SLICE_X4Y79          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.592     7.237    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/C
                         clock pessimism              0.276     7.513    
                         clock uncertainty           -0.035     7.477    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.043     7.434    DUT/RightShifterComponent/level5_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                 -4.823    

Slack (VIOLATED) :        -4.779ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.018ns (29.317%)  route 4.865ns (70.683%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 7.238 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          1.063    10.377    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I2_O)        0.302    10.679 r  DUT/RightShifterComponent/level5_d1[7]_i_4/O
                         net (fo=3, routed)           0.825    11.504    DUT/RightShifterComponent/level1[3]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124    11.628 r  DUT/RightShifterComponent/level5_d1[5]_i_1/O
                         net (fo=3, routed)           0.568    12.196    DUT/RightShifterComponent/level3__0[5]
    SLICE_X4Y81          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.593     7.238    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[5]/C
                         clock pessimism              0.276     7.514    
                         clock uncertainty           -0.035     7.478    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)       -0.061     7.417    DUT/RightShifterComponent/level5_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 -4.779    

Slack (VIOLATED) :        -4.774ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 2.142ns (30.814%)  route 4.809ns (69.186%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 7.238 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.633    11.033    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124    11.157 r  DUT/RightShifterComponent/level5_d1[22]_i_3/O
                         net (fo=3, routed)           0.984    12.140    DUT/RightShifterComponent/level2[6]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.124    12.264 r  DUT/RightShifterComponent/level5_d1[22]_i_1/O
                         net (fo=1, routed)           0.000    12.264    DUT/RightShifterComponent/level5[22]
    SLICE_X1Y78          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.593     7.238    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[22]/C
                         clock pessimism              0.259     7.497    
                         clock uncertainty           -0.035     7.461    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029     7.490    DUT/RightShifterComponent/level5_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                 -4.774    

Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 2.142ns (31.236%)  route 4.715ns (68.764%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.456     5.769 f  C_internal_reg[10]/Q
                         net (fo=26, routed)          0.871     6.640    DUT/RightShifterComponent/level5_d1_reg[37]_0[10]
    SLICE_X6Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.764 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=21, routed)          0.602     7.365    DUT/BisNormal66_out
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.124     7.489 r  DUT/i___0_carry_i_8/O
                         net (fo=4, routed)           0.480     7.970    DUT/i___0_carry_i_8_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  DUT/i__carry_i_1__2_comp/O
                         net (fo=6, routed)           0.456     8.550    DUT/i__carry_i_1__2_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.674 r  DUT/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     8.674    DUT/i__carry_i_5__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.075 r  DUT/minusOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.075    DUT/minusOp_inferred__5/i__carry_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=21, routed)          0.784    10.097    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.302    10.399 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=22, routed)          0.762    11.161    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.124    11.285 r  DUT/RightShifterComponent/level5_d1[22]_i_4/O
                         net (fo=6, routed)           0.437    11.722    DUT/RightShifterComponent/level2[2]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124    11.846 r  DUT/RightShifterComponent/level5_d1[30]_i_1/O
                         net (fo=2, routed)           0.324    12.170    DUT/RightShifterComponent/level4__0[14]
    SLICE_X4Y80          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.592     7.237    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/C
                         clock pessimism              0.276     7.513    
                         clock uncertainty           -0.035     7.477    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.061     7.416    DUT/RightShifterComponent/level5_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                 -4.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DUT/RsgnTentative_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/RsgnTentative_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  DUT/RsgnTentative_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DUT/RsgnTentative_d1_reg/Q
                         net (fo=1, routed)           0.056     1.710    DUT/RsgnTentative_d1
    SLICE_X1Y77          FDRE                                         r  DUT/RsgnTentative_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.864     2.029    DUT/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  DUT/RsgnTentative_d2_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.071     1.584    DUT/RsgnTentative_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DUT/Bsgn_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/Bsgn_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  DUT/Bsgn_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DUT/Bsgn_d2_reg/Q
                         net (fo=1, routed)           0.116     1.770    DUT/Bsgn_d2
    SLICE_X1Y77          FDRE                                         r  DUT/Bsgn_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.864     2.029    DUT/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  DUT/Bsgn_d3_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.075     1.601    DUT/Bsgn_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.569     1.488    DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[5]/Q
                         net (fo=2, routed)           0.124     1.754    DUT/NormalizationShifter/level0_d2_reg[25]_0[0]
    SLICE_X9Y68          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.837     2.002    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[0]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.075     1.576    DUT/NormalizationShifter/level0_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.563     1.482    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  DUT/NormalizationShifter/level0_d1_reg[35]/Q
                         net (fo=1, routed)           0.110     1.733    DUT/NormalizationShifter/level0_d1[35]
    SLICE_X8Y75          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.830     1.995    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[35]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.059     1.553    DUT/NormalizationShifter/level0_d2_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.562     1.481    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DUT/NormalizationShifter/level0_d1_reg[26]/Q
                         net (fo=1, routed)           0.116     1.739    DUT/NormalizationShifter/level0_d1[26]
    SLICE_X8Y72          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.833     1.998    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[26]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.060     1.557    DUT/NormalizationShifter/level0_d2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DUT/Asgn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/Asgn_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.592     1.511    DUT/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  DUT/Asgn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DUT/Asgn_d1_reg/Q
                         net (fo=2, routed)           0.130     1.783    DUT/Asgn_d1
    SLICE_X0Y77          FDRE                                         r  DUT/Asgn_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.864     2.029    DUT/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  DUT/Asgn_d2_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070     1.596    DUT/Asgn_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.569     1.488    DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/level5_d1_reg[6]/Q
                         net (fo=2, routed)           0.128     1.757    DUT/NormalizationShifter/level0_d2_reg[25]_0[1]
    SLICE_X8Y67          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.838     2.003    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[1]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.060     1.561    DUT/NormalizationShifter/level0_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 prev_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  prev_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  prev_start_reg/Q
                         net (fo=1, routed)           0.062     1.708    prev_start
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.099     1.807 r  start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.807    start_pulse_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  start_pulse_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.091     1.609    start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DUT/shiftValueCaseSubnormal_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/ps_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.595     1.514    DUT/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  DUT/shiftValueCaseSubnormal_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  DUT/shiftValueCaseSubnormal_d3_reg[2]/Q
                         net (fo=1, routed)           0.105     1.784    DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/shiftValueCaseSubnormal_d3[2]
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/ps_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    DUT/NormalizationShifter/ps_d1_reg[5]_0[1]
    SLICE_X3Y69          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.867     2.032    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.091     1.620    DUT/NormalizationShifter/ps_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DUT/expDiffSmall_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            DUT/NormalizationShifter/ps_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.272%)  route 0.151ns (44.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.597     1.516    DUT/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  DUT/expDiffSmall_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DUT/expDiffSmall_d3_reg/Q
                         net (fo=17, routed)          0.151     1.808    DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/expDiffSmall_d3
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  DUT/IEEEFPFMA_5_10_Freq450_uid2LeadingZeroCounter/ps_d1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    DUT/NormalizationShifter/ps_d1_reg[5]_0[0]
    SLICE_X3Y68          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.868     2.033    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.091     1.644    DUT/NormalizationShifter/ps_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.222       0.067      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X0Y26     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X11Y65    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X7Y77     A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X7Y78     A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X4Y76     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y76     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y76     A_reg[13]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X1Y70     A_reg[13]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X1Y76     A_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X2Y69     DUT/AisZero_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X2Y69     DUT/AisZero_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X6Y69     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X2Y69     DUT/AisZero_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.111       0.131      SLICE_X2Y69     DUT/AisZero_d2_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 4.009ns (58.029%)  route 2.899ns (41.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.704     5.307    clk_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.899     8.662    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.215 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.215    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 3.976ns (57.886%)  route 2.893ns (42.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.893     8.657    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.177 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.177    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 3.991ns (59.478%)  route 2.719ns (40.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.704     5.307    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.719     8.482    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.017 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.017    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 4.070ns (61.926%)  route 2.503ns (38.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.706     5.309    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.503     8.329    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.882 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.882    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 4.072ns (61.999%)  route 2.496ns (38.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.706     5.309    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.827 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.496     8.323    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.877 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.877    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 4.204ns (66.189%)  route 2.147ns (33.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.704     5.307    clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.478     5.785 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.147     7.932    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.726    11.658 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.658    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 4.025ns (63.829%)  route 2.281ns (36.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.281     8.047    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.616 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.616    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 4.026ns (64.188%)  route 2.246ns (35.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.704     5.307    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.246     8.009    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.579 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.579    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 4.206ns (67.122%)  route 2.060ns (32.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.706     5.309    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.478     5.787 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.060     7.847    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         3.728    11.575 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.575    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 4.008ns (65.519%)  route 2.109ns (34.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.704     5.307    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.109     7.872    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.424 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.424    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.396ns (76.060%)  route 0.439ns (23.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.439     2.114    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.346 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.346    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.397ns (75.814%)  route 0.446ns (24.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.446     2.098    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.354 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.354    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.393ns (75.299%)  route 0.457ns (24.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.457     2.107    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.360 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.360    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.389ns (74.432%)  route 0.477ns (25.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.477     2.129    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.377 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.377    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.452ns (77.117%)  route 0.431ns (22.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.148     1.660 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.431     2.091    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         1.304     3.395 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.395    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.363ns (72.235%)  route 0.524ns (27.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.524     2.180    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.402 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.402    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.393ns (72.664%)  route 0.524ns (27.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.175    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.427 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.427    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.397ns (72.596%)  route 0.527ns (27.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.527     2.178    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.433 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.433    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.456ns (74.387%)  route 0.501ns (25.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.148     1.658 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.501     2.160    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.468 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.468    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.412ns (71.261%)  route 0.569ns (28.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.569     2.220    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.491 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.491    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.480ns (29.926%)  route 3.465ns (70.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.465     4.944    rst_IBUF
    SLICE_X12Y67         FDCE                                         f  B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X12Y67         FDCE                                         r  B_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.480ns (29.926%)  route 3.465ns (70.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.465     4.944    rst_IBUF
    SLICE_X12Y67         FDCE                                         f  B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X12Y67         FDCE                                         r  B_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.480ns (29.926%)  route 3.465ns (70.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.465     4.944    rst_IBUF
    SLICE_X12Y67         FDCE                                         f  B_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X12Y67         FDCE                                         r  B_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.480ns (30.305%)  route 3.403ns (69.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.403     4.882    rst_IBUF
    SLICE_X7Y78          FDCE                                         f  A_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.591     5.014    clk_IBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  A_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.480ns (30.305%)  route 3.403ns (69.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.403     4.882    rst_IBUF
    SLICE_X6Y78          FDCE                                         f  C_internal_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.591     5.014    clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  C_internal_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 1.480ns (30.788%)  route 3.326ns (69.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.326     4.806    rst_IBUF
    SLICE_X12Y66         FDCE                                         f  A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X12Y66         FDCE                                         r  A_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.480ns (31.602%)  route 3.202ns (68.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.202     4.682    rst_IBUF
    SLICE_X7Y77          FDCE                                         f  A_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.589     5.012    clk_IBUF_BUFG
    SLICE_X7Y77          FDCE                                         r  A_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.480ns (31.602%)  route 3.202ns (68.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.202     4.682    rst_IBUF
    SLICE_X6Y77          FDCE                                         f  C_internal_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.589     5.012    clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  C_internal_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 1.480ns (31.768%)  route 3.178ns (68.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.178     4.657    rst_IBUF
    SLICE_X12Y65         FDCE                                         f  A_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X12Y65         FDCE                                         r  A_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.530ns  (logic 1.480ns (32.661%)  route 3.051ns (67.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.051     4.530    rst_IBUF
    SLICE_X6Y76          FDCE                                         f  C_internal_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.588     5.011    clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  C_internal_reg[10]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.247ns (27.428%)  route 0.655ns (72.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.655     0.902    rst_IBUF
    SLICE_X1Y76          FDCE                                         f  A_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  A_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.247ns (24.727%)  route 0.753ns (75.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.753     1.001    rst_IBUF
    SLICE_X1Y74          FDCE                                         f  B_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  B_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.247ns (24.620%)  route 0.758ns (75.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.758     1.005    rst_IBUF
    SLICE_X0Y74          FDCE                                         f  A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  A_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.247ns (24.620%)  route 0.758ns (75.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.758     1.005    rst_IBUF
    SLICE_X0Y74          FDCE                                         f  B_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  B_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.247ns (24.620%)  route 0.758ns (75.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.758     1.005    rst_IBUF
    SLICE_X0Y74          FDCE                                         f  B_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  B_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[13]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.247ns (24.399%)  route 0.767ns (75.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.767     1.014    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  A_reg[13]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  A_reg[13]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.247ns (24.399%)  route 0.767ns (75.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.767     1.014    rst_IBUF
    SLICE_X1Y70          FDCE                                         f  B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  B_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.247ns (23.970%)  route 0.785ns (76.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.785     1.032    rst_IBUF
    SLICE_X7Y79          FDCE                                         f  C_internal_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDCE                                         r  C_internal_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.247ns (23.970%)  route 0.785ns (76.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.785     1.032    rst_IBUF
    SLICE_X7Y79          FDCE                                         f  C_internal_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X7Y79          FDCE                                         r  C_internal_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.247ns (23.383%)  route 0.811ns (76.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.811     1.058    rst_IBUF
    SLICE_X0Y69          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  fsm_done_reg/C





