

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct 23 22:09:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.00 ns|  10.338 ns|     4.32 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      266|      266|  4.256 us|  4.256 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_821   |fir_Pipeline_VITIS_LOOP_33_1  |      129|      129|  2.064 us|  2.064 us|  129|  129|       no|
        |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_1206  |fir_Pipeline_VITIS_LOOP_38_2  |      133|      133|  2.128 us|  2.128 us|  133|  133|       no|
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    4|   17012|   3738|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|     135|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    4|   17147|   3833|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|      16|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------+---------+----+-------+------+-----+
    |                 Instance                 |            Module            | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +------------------------------------------+------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                           |control_s_axi                 |        0|   0|    112|   168|    0|
    |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_821   |fir_Pipeline_VITIS_LOOP_33_1  |        0|   0|  16137|  2492|    0|
    |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_1206  |fir_Pipeline_VITIS_LOOP_38_2  |        2|   4|    763|  1078|    0|
    +------------------------------------------+------------------------------+---------+----+-------+------+-----+
    |Total                                     |                              |        2|   4|  17012|  3738|    0|
    +------------------------------------------+------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_1875_p2  |         +|   0|  0|  32|          32|          32|
    |y                      |         +|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |acc_loc_fu_300                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                              |   5|   0|    5|          0|
    |fir_int_int_my_reg                                     |  32|   0|   32|          0|
    |grp_fir_Pipeline_VITIS_LOOP_33_1_fu_821_ap_start_reg   |   1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_38_2_fu_1206_ap_start_reg  |   1|   0|    1|          0|
    |p_ZZ3firPiiE6my_reg_127                                |  64|   0|   64|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 135|   0|  135|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

