

================================================================
== Vitis HLS Report for 'runBench'
================================================================
* Date:           Mon Mar 13 14:23:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_runBench_Pipeline_dataRead_fu_141   |runBench_Pipeline_dataRead   |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_runBench_Pipeline_dataWrite_fu_150  |runBench_Pipeline_dataWrite  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     227|    275|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    540|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     410|    845|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |grp_runBench_Pipeline_dataRead_fu_141   |runBench_Pipeline_dataRead   |        0|   0|  162|  171|    0|
    |grp_runBench_Pipeline_dataWrite_fu_150  |runBench_Pipeline_dataWrite  |        0|   0|   65|  104|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                   |                             |        0|   0|  227|  275|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state17                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_174_p2                |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state24                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  30|          38|           7|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         25|    1|         25|
    |ap_done                |    9|          2|    1|          2|
    |counterCmd1_blk_n      |    9|          2|    1|          2|
    |counterCmd1_din        |   14|          3|   64|        192|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |gmem_blk_n_W           |    9|          2|    1|          2|
    |m_axi_gmem_ARADDR      |   14|          3|   64|        192|
    |m_axi_gmem_ARBURST     |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE     |    9|          2|    4|          8|
    |m_axi_gmem_ARID        |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN       |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK      |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT      |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS       |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION    |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE      |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER      |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID     |   14|          3|    1|          3|
    |m_axi_gmem_AWADDR      |   20|          4|   64|        256|
    |m_axi_gmem_AWBURST     |    9|          2|    2|          4|
    |m_axi_gmem_AWCACHE     |    9|          2|    4|          8|
    |m_axi_gmem_AWID        |    9|          2|    1|          2|
    |m_axi_gmem_AWLEN       |   20|          4|   32|        128|
    |m_axi_gmem_AWLOCK      |    9|          2|    2|          4|
    |m_axi_gmem_AWPROT      |    9|          2|    3|          6|
    |m_axi_gmem_AWQOS       |    9|          2|    4|          8|
    |m_axi_gmem_AWREGION    |    9|          2|    4|          8|
    |m_axi_gmem_AWSIZE      |    9|          2|    3|          6|
    |m_axi_gmem_AWUSER      |    9|          2|    1|          2|
    |m_axi_gmem_AWVALID     |   14|          3|    1|          3|
    |m_axi_gmem_BREADY      |   14|          3|    1|          3|
    |m_axi_gmem_RREADY      |    9|          2|    1|          2|
    |m_axi_gmem_WDATA       |   14|          3|   32|         96|
    |m_axi_gmem_WID         |    9|          2|    1|          2|
    |m_axi_gmem_WLAST       |    9|          2|    1|          2|
    |m_axi_gmem_WSTRB       |   14|          3|    4|         12|
    |m_axi_gmem_WUSER       |    9|          2|    1|          2|
    |m_axi_gmem_WVALID      |   14|          3|    1|          3|
    |tmp_0_lcssa_i_reg_130  |    9|          2|   31|         62|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  540|        118|  386|       1187|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  24|   0|   24|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_runBench_Pipeline_dataRead_fu_141_ap_start_reg   |   1|   0|    1|          0|
    |grp_runBench_Pipeline_dataWrite_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln17_reg_242                                    |   1|   0|    1|          0|
    |reg_168                                              |  62|   0|   62|          0|
    |tmp_0_lcssa_i_reg_130                                |  31|   0|   31|          0|
    |trunc_ln17_reg_279                                   |  31|   0|   31|          0|
    |trunc_ln24_reg_265                                   |  31|   0|   31|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 183|   0|  183|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA            |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|          gmem|       pointer|
|mem                         |   in|   64|     ap_none|           mem|        scalar|
|counterCmd1_din             |  out|   64|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_full_n          |   in|    1|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_write           |  out|    1|     ap_fifo|   counterCmd1|       pointer|
|dataNum                     |   in|   32|     ap_none|       dataNum|        scalar|
|rw                          |   in|    1|     ap_none|            rw|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

