# compile vhdl design source files
vhdl xil_defaultlib  "TDC_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../TDCTwoStage.srcs/sim_1/imports/new/TDC_pkg.vhd"
vhdl xil_defaultlib  "../../../../TDCTwoStage.srcs/sim_1/new/TDC_tb.vhd"

# Do not sort compile order
nosort
