

================================================================
== Vivado HLS Report for 'block_mmult'
================================================================
* Date:           Thu Mar 14 11:10:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        block_mmult
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  220512449|  220512449|  220512449|  220512449|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  220512448|  220512448|  13782028|          -|          -|     16|    no    |
        | + Loop 1.1  |      65544|      65544|        10|          1|          1|  65536|    yes   |
        | + Loop 1.2  |   13716480|   13716480|     13395|          -|          -|   1024|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	13  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	2  / (exitcond)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C_offset)"   --->   Operation 16 'read' 'C_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_offset)"   --->   Operation 17 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_offset)"   --->   Operation 18 'read' 'A_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_offset5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %C_offset_read, i32 2, i32 31)"   --->   Operation 19 'partselect' 'C_offset5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_offset_read, i32 2, i32 31)"   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i30 %tmp to i31"   --->   Operation 21 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_offset1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_offset_read, i32 2, i32 31)"   --->   Operation 22 'partselect' 'A_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %C), !map !12"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %B), !map !18"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %A), !map !22"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @block_mmult_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b_0 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 27 'alloca' 'b_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_1 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 28 'alloca' 'b_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_2 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 29 'alloca' 'b_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b_3 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 30 'alloca' 'b_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%b_4 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 31 'alloca' 'b_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_5 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 32 'alloca' 'b_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b_6 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 33 'alloca' 'b_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_7 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 34 'alloca' 'b_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_8 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 35 'alloca' 'b_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_9 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 36 'alloca' 'b_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_10 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 37 'alloca' 'b_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_11 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 38 'alloca' 'b_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%b_12 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 39 'alloca' 'b_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_13 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 40 'alloca' 'b_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_14 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 41 'alloca' 'b_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%b_15 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 42 'alloca' 'b_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str5, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %B, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str7, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %C, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str8, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 46 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %.loopexit" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_2, %.loopexit.loopexit ]"   --->   Operation 48 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %k, -16" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 49 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%k_2 = add i5 %k, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 51 'add' 'k_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %k to i4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 53 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 54 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:103]   --->   Operation 55 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %1 ], [ %indvar_flatten_next, %3 ]"   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %1 ], [ %i_cast6_mid2_v, %3 ]" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i11 %i to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 59 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_2, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 60 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, -65536"   --->   Operation 61 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.10ns)   --->   "%indvar_flatten_next = add i17 1, %indvar_flatten"   --->   Operation 62 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader8"   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.63ns)   --->   "%i_1 = add i11 1, %i" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 64 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -64" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 65 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %exitcond1, i7 0, i7 %j" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 66 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.69ns)   --->   "%i_cast6_mid2_v = select i1 %exitcond1, i11 %i_1, i11 %i" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 67 'select' 'i_cast6_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_3 = trunc i11 %i_1 to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 68 'trunc' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_9_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_3, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 69 'bitconcatenate' 'tmp_9_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_4 = select i1 %exitcond1, i20 %tmp_9_mid1, i20 %tmp_9" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 70 'select' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_10_mid2_cast = zext i20 %tmp_4 to i31" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 71 'zext' 'tmp_10_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.49ns) (out node of the LUT)   --->   "%B4_sum7 = add i31 %tmp_10_mid2_cast, %tmp_15_cast" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 72 'add' 'B4_sum7' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i17 %indvar_flatten to i6"   --->   Operation 73 'trunc' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 0, i6 %tmp_5)"   --->   Operation 74 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.43ns)   --->   "%tmp_7 = icmp eq i17 %tmp_6, 0"   --->   Operation 75 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %ReqBB, label %BurstBB"   --->   Operation 76 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j_mid2, i32 2, i32 6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 77 'partselect' 'arrayNo_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i7 %j_mid2 to i2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 78 'trunc' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.42ns)   --->   "switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 79 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.42>
ST_3 : Operation 80 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_mid2, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 80 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:91]   --->   Operation 81 'specregionbegin' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:93]   --->   Operation 82 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%B4_sum7_cast = zext i31 %B4_sum7 to i32" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 83 'zext' 'B4_sum7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr = getelementptr float* %B, i32 %B4_sum7_cast" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 84 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [7/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 85 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:95]   --->   Operation 86 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 87 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [6/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 88 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [5/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 89 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [4/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 90 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [3/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 91 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 92 [2/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 92 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [1/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 93 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 94 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%B_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %B_addr)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 95 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %i_cast6_mid2_v, i2 %tmp_10)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 96 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %tmp_11 to i32" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 97 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [4096 x float]* %b_0, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 98 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [4096 x float]* %b_1, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 99 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [4096 x float]* %b_2, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 100 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [4096 x float]* %b_3, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 101 'getelementptr' 'b_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [4096 x float]* %b_4, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 102 'getelementptr' 'b_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [4096 x float]* %b_5, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 103 'getelementptr' 'b_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [4096 x float]* %b_6, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 104 'getelementptr' 'b_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [4096 x float]* %b_7, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 105 'getelementptr' 'b_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [4096 x float]* %b_8, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 106 'getelementptr' 'b_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [4096 x float]* %b_9, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 107 'getelementptr' 'b_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [4096 x float]* %b_10, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 108 'getelementptr' 'b_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [4096 x float]* %b_11, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 109 'getelementptr' 'b_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [4096 x float]* %b_12, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 110 'getelementptr' 'b_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [4096 x float]* %b_13, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 111 'getelementptr' 'b_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [4096 x float]* %b_14, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 112 'getelementptr' 'b_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [4096 x float]* %b_15, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 113 'getelementptr' 'b_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_14_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 114 'store' <Predicate = (arrayNo_cast == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 115 'br' <Predicate = (arrayNo_cast == 14)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_13_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 116 'store' <Predicate = (arrayNo_cast == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 117 'br' <Predicate = (arrayNo_cast == 13)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_12_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 118 'store' <Predicate = (arrayNo_cast == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 119 'br' <Predicate = (arrayNo_cast == 12)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_11_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 120 'store' <Predicate = (arrayNo_cast == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 121 'br' <Predicate = (arrayNo_cast == 11)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_10_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 122 'store' <Predicate = (arrayNo_cast == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 123 'br' <Predicate = (arrayNo_cast == 10)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_9_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 124 'store' <Predicate = (arrayNo_cast == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 125 'br' <Predicate = (arrayNo_cast == 9)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_8_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 126 'store' <Predicate = (arrayNo_cast == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 127 'br' <Predicate = (arrayNo_cast == 8)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_7_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 128 'store' <Predicate = (arrayNo_cast == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 129 'br' <Predicate = (arrayNo_cast == 7)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_6_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 130 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 131 'br' <Predicate = (arrayNo_cast == 6)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_5_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 132 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 133 'br' <Predicate = (arrayNo_cast == 5)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_4_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 134 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 135 'br' <Predicate = (arrayNo_cast == 4)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_3_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 136 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 137 'br' <Predicate = (arrayNo_cast == 3)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_2_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 138 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 139 'br' <Predicate = (arrayNo_cast == 2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_1_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 140 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 141 'br' <Predicate = (arrayNo_cast == 1)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_0_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 142 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 143 'br' <Predicate = (arrayNo_cast == 0)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_15_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 144 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 145 'br' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.76>
ST_13 : Operation 146 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 4> <Delay = 2.49>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%p = phi i11 [ %p_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 147 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %p, -1024" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 148 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 149 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.63ns)   --->   "%p_1 = add i11 %p, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 150 'add' 'p_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i11 %p to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 152 'trunc' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_13, i10 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sum6 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_13, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 154 'bitconcatenate' 'sum6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 155 [2/2] (2.49ns)   --->   "call fastcc void @matxvec(float* %A, i30 %A_offset1, i20 %tmp_s, [4096 x float]* nocapture %b_0, [4096 x float]* nocapture %b_1, [4096 x float]* nocapture %b_2, [4096 x float]* nocapture %b_3, [4096 x float]* nocapture %b_4, [4096 x float]* nocapture %b_5, [4096 x float]* nocapture %b_6, [4096 x float]* nocapture %b_7, [4096 x float]* nocapture %b_8, [4096 x float]* nocapture %b_9, [4096 x float]* nocapture %b_10, [4096 x float]* nocapture %b_11, [4096 x float]* nocapture %b_12, [4096 x float]* nocapture %b_13, [4096 x float]* nocapture %b_14, [4096 x float]* nocapture %b_15, float* %C, i30 %C_offset5, i20 %sum6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 155 'call' <Predicate = (!exitcond)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 156 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @matxvec(float* %A, i30 %A_offset1, i20 %tmp_s, [4096 x float]* nocapture %b_0, [4096 x float]* nocapture %b_1, [4096 x float]* nocapture %b_2, [4096 x float]* nocapture %b_3, [4096 x float]* nocapture %b_4, [4096 x float]* nocapture %b_5, [4096 x float]* nocapture %b_6, [4096 x float]* nocapture %b_7, [4096 x float]* nocapture %b_8, [4096 x float]* nocapture %b_9, [4096 x float]* nocapture %b_10, [4096 x float]* nocapture %b_11, [4096 x float]* nocapture %b_12, [4096 x float]* nocapture %b_13, [4096 x float]* nocapture %b_14, [4096 x float]* nocapture %b_15, float* %C, i30 %C_offset5, i20 %sum6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84) [40]  (1.77 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84) [41]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90) [51]  (0 ns)
	'icmp' operation ('exitcond1', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90) [59]  (1.49 ns)
	'select' operation ('j_mid2', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90) [60]  (0.993 ns)
	'add' operation ('j', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90) [151]  (1.87 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [70]  (0 ns)
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [76]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'B' (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [79]  (7.3 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b_14_addr', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) [98]  (0 ns)
	'store' operation (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94) of variable 'B_addr_read', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94 on array 'b[14]', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78 [102]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p') with incoming values : ('p', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98) [156]  (1.77 ns)

 <State 14>: 2.49ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('p', C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98) [156]  (0 ns)
	'call' operation (C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100) to 'matxvec' [165]  (2.49 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
