# -6-bit-Signed-Unsigned-Comparator-in-Verilog