/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* P1_D0 */
#define P1_D0__0__INTTYPE CYREG_PICU2_INTTYPE6
#define P1_D0__0__MASK 0x40u
#define P1_D0__0__PC CYREG_PRT2_PC6
#define P1_D0__0__PORT 2u
#define P1_D0__0__SHIFT 6u
#define P1_D0__AG CYREG_PRT2_AG
#define P1_D0__AMUX CYREG_PRT2_AMUX
#define P1_D0__BIE CYREG_PRT2_BIE
#define P1_D0__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_D0__BYP CYREG_PRT2_BYP
#define P1_D0__CTL CYREG_PRT2_CTL
#define P1_D0__DM0 CYREG_PRT2_DM0
#define P1_D0__DM1 CYREG_PRT2_DM1
#define P1_D0__DM2 CYREG_PRT2_DM2
#define P1_D0__DR CYREG_PRT2_DR
#define P1_D0__INP_DIS CYREG_PRT2_INP_DIS
#define P1_D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_D0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_D0__LCD_EN CYREG_PRT2_LCD_EN
#define P1_D0__MASK 0x40u
#define P1_D0__PORT 2u
#define P1_D0__PRT CYREG_PRT2_PRT
#define P1_D0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_D0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_D0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_D0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_D0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_D0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_D0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_D0__PS CYREG_PRT2_PS
#define P1_D0__SHIFT 6u
#define P1_D0__SLW CYREG_PRT2_SLW

/* P1_D1 */
#define P1_D1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define P1_D1__0__MASK 0x10u
#define P1_D1__0__PC CYREG_PRT2_PC4
#define P1_D1__0__PORT 2u
#define P1_D1__0__SHIFT 4u
#define P1_D1__AG CYREG_PRT2_AG
#define P1_D1__AMUX CYREG_PRT2_AMUX
#define P1_D1__BIE CYREG_PRT2_BIE
#define P1_D1__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_D1__BYP CYREG_PRT2_BYP
#define P1_D1__CTL CYREG_PRT2_CTL
#define P1_D1__DM0 CYREG_PRT2_DM0
#define P1_D1__DM1 CYREG_PRT2_DM1
#define P1_D1__DM2 CYREG_PRT2_DM2
#define P1_D1__DR CYREG_PRT2_DR
#define P1_D1__INP_DIS CYREG_PRT2_INP_DIS
#define P1_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_D1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_D1__LCD_EN CYREG_PRT2_LCD_EN
#define P1_D1__MASK 0x10u
#define P1_D1__PORT 2u
#define P1_D1__PRT CYREG_PRT2_PRT
#define P1_D1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_D1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_D1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_D1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_D1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_D1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_D1__PS CYREG_PRT2_PS
#define P1_D1__SHIFT 4u
#define P1_D1__SLW CYREG_PRT2_SLW

/* P2_D0 */
#define P2_D0__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P2_D0__0__MASK 0x01u
#define P2_D0__0__PC CYREG_PRT12_PC0
#define P2_D0__0__PORT 12u
#define P2_D0__0__SHIFT 0u
#define P2_D0__AG CYREG_PRT12_AG
#define P2_D0__BIE CYREG_PRT12_BIE
#define P2_D0__BIT_MASK CYREG_PRT12_BIT_MASK
#define P2_D0__BYP CYREG_PRT12_BYP
#define P2_D0__DM0 CYREG_PRT12_DM0
#define P2_D0__DM1 CYREG_PRT12_DM1
#define P2_D0__DM2 CYREG_PRT12_DM2
#define P2_D0__DR CYREG_PRT12_DR
#define P2_D0__INP_DIS CYREG_PRT12_INP_DIS
#define P2_D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P2_D0__MASK 0x01u
#define P2_D0__PORT 12u
#define P2_D0__PRT CYREG_PRT12_PRT
#define P2_D0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P2_D0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P2_D0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P2_D0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P2_D0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P2_D0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P2_D0__PS CYREG_PRT12_PS
#define P2_D0__SHIFT 0u
#define P2_D0__SIO_CFG CYREG_PRT12_SIO_CFG
#define P2_D0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P2_D0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P2_D0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P2_D0__SLW CYREG_PRT12_SLW

/* P2_D1 */
#define P2_D1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define P2_D1__0__MASK 0x04u
#define P2_D1__0__PC CYREG_PRT12_PC2
#define P2_D1__0__PORT 12u
#define P2_D1__0__SHIFT 2u
#define P2_D1__AG CYREG_PRT12_AG
#define P2_D1__BIE CYREG_PRT12_BIE
#define P2_D1__BIT_MASK CYREG_PRT12_BIT_MASK
#define P2_D1__BYP CYREG_PRT12_BYP
#define P2_D1__DM0 CYREG_PRT12_DM0
#define P2_D1__DM1 CYREG_PRT12_DM1
#define P2_D1__DM2 CYREG_PRT12_DM2
#define P2_D1__DR CYREG_PRT12_DR
#define P2_D1__INP_DIS CYREG_PRT12_INP_DIS
#define P2_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P2_D1__MASK 0x04u
#define P2_D1__PORT 12u
#define P2_D1__PRT CYREG_PRT12_PRT
#define P2_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P2_D1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P2_D1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P2_D1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P2_D1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P2_D1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P2_D1__PS CYREG_PRT12_PS
#define P2_D1__SHIFT 2u
#define P2_D1__SIO_CFG CYREG_PRT12_SIO_CFG
#define P2_D1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P2_D1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P2_D1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P2_D1__SLW CYREG_PRT12_SLW

/* Vis_H */
#define Vis_H_1_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_H_1_Sync_ctrl_reg__0__POS 0
#define Vis_H_1_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_H_1_Sync_ctrl_reg__1__POS 1
#define Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Vis_H_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Vis_H_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Vis_H_1_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_H_1_Sync_ctrl_reg__2__POS 2
#define Vis_H_1_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_H_1_Sync_ctrl_reg__3__POS 3
#define Vis_H_1_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_H_1_Sync_ctrl_reg__4__POS 4
#define Vis_H_1_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_H_1_Sync_ctrl_reg__5__POS 5
#define Vis_H_1_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_H_1_Sync_ctrl_reg__6__POS 6
#define Vis_H_1_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_H_1_Sync_ctrl_reg__7__POS 7
#define Vis_H_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Vis_H_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Vis_H_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Vis_H_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Vis_H_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Vis_H_1_Sync_ctrl_reg__MASK 0xFFu
#define Vis_H_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Vis_H_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Vis_H_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Vis_H_2_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_H_2_Sync_ctrl_reg__0__POS 0
#define Vis_H_2_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_H_2_Sync_ctrl_reg__1__POS 1
#define Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Vis_H_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Vis_H_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Vis_H_2_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_H_2_Sync_ctrl_reg__2__POS 2
#define Vis_H_2_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_H_2_Sync_ctrl_reg__3__POS 3
#define Vis_H_2_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_H_2_Sync_ctrl_reg__4__POS 4
#define Vis_H_2_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_H_2_Sync_ctrl_reg__5__POS 5
#define Vis_H_2_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_H_2_Sync_ctrl_reg__6__POS 6
#define Vis_H_2_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_H_2_Sync_ctrl_reg__7__POS 7
#define Vis_H_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Vis_H_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Vis_H_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Vis_H_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define Vis_H_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Vis_H_2_Sync_ctrl_reg__MASK 0xFFu
#define Vis_H_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Vis_H_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Vis_H_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Vis_H_3_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_H_3_Sync_ctrl_reg__0__POS 0
#define Vis_H_3_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_H_3_Sync_ctrl_reg__1__POS 1
#define Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Vis_H_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Vis_H_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Vis_H_3_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_H_3_Sync_ctrl_reg__2__POS 2
#define Vis_H_3_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_H_3_Sync_ctrl_reg__3__POS 3
#define Vis_H_3_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_H_3_Sync_ctrl_reg__4__POS 4
#define Vis_H_3_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_H_3_Sync_ctrl_reg__5__POS 5
#define Vis_H_3_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_H_3_Sync_ctrl_reg__6__POS 6
#define Vis_H_3_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_H_3_Sync_ctrl_reg__7__POS 7
#define Vis_H_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Vis_H_3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Vis_H_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Vis_H_3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Vis_H_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Vis_H_3_Sync_ctrl_reg__MASK 0xFFu
#define Vis_H_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Vis_H_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Vis_H_3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Vis_H_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_H_Sync_ctrl_reg__0__POS 0
#define Vis_H_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_H_Sync_ctrl_reg__1__POS 1
#define Vis_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Vis_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Vis_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Vis_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Vis_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Vis_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Vis_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Vis_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Vis_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Vis_H_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_H_Sync_ctrl_reg__2__POS 2
#define Vis_H_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_H_Sync_ctrl_reg__3__POS 3
#define Vis_H_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_H_Sync_ctrl_reg__4__POS 4
#define Vis_H_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_H_Sync_ctrl_reg__5__POS 5
#define Vis_H_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_H_Sync_ctrl_reg__6__POS 6
#define Vis_H_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_H_Sync_ctrl_reg__7__POS 7
#define Vis_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Vis_H_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Vis_H_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Vis_H_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Vis_H_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Vis_H_Sync_ctrl_reg__MASK 0xFFu
#define Vis_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Vis_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Vis_H_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Vis_L */
#define Vis_L_1_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_L_1_Sync_ctrl_reg__0__POS 0
#define Vis_L_1_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_L_1_Sync_ctrl_reg__1__POS 1
#define Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Vis_L_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Vis_L_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Vis_L_1_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_L_1_Sync_ctrl_reg__2__POS 2
#define Vis_L_1_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_L_1_Sync_ctrl_reg__3__POS 3
#define Vis_L_1_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_L_1_Sync_ctrl_reg__4__POS 4
#define Vis_L_1_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_L_1_Sync_ctrl_reg__5__POS 5
#define Vis_L_1_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_L_1_Sync_ctrl_reg__6__POS 6
#define Vis_L_1_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_L_1_Sync_ctrl_reg__7__POS 7
#define Vis_L_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Vis_L_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Vis_L_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Vis_L_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Vis_L_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Vis_L_1_Sync_ctrl_reg__MASK 0xFFu
#define Vis_L_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Vis_L_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Vis_L_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Vis_L_2_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_L_2_Sync_ctrl_reg__0__POS 0
#define Vis_L_2_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_L_2_Sync_ctrl_reg__1__POS 1
#define Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Vis_L_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Vis_L_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Vis_L_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Vis_L_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Vis_L_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Vis_L_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Vis_L_2_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_L_2_Sync_ctrl_reg__2__POS 2
#define Vis_L_2_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_L_2_Sync_ctrl_reg__3__POS 3
#define Vis_L_2_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_L_2_Sync_ctrl_reg__4__POS 4
#define Vis_L_2_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_L_2_Sync_ctrl_reg__5__POS 5
#define Vis_L_2_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_L_2_Sync_ctrl_reg__6__POS 6
#define Vis_L_2_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_L_2_Sync_ctrl_reg__7__POS 7
#define Vis_L_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Vis_L_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Vis_L_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Vis_L_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Vis_L_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Vis_L_2_Sync_ctrl_reg__MASK 0xFFu
#define Vis_L_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Vis_L_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Vis_L_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Vis_L_3_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_L_3_Sync_ctrl_reg__0__POS 0
#define Vis_L_3_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_L_3_Sync_ctrl_reg__1__POS 1
#define Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Vis_L_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Vis_L_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Vis_L_3_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_L_3_Sync_ctrl_reg__2__POS 2
#define Vis_L_3_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_L_3_Sync_ctrl_reg__3__POS 3
#define Vis_L_3_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_L_3_Sync_ctrl_reg__4__POS 4
#define Vis_L_3_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_L_3_Sync_ctrl_reg__5__POS 5
#define Vis_L_3_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_L_3_Sync_ctrl_reg__6__POS 6
#define Vis_L_3_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_L_3_Sync_ctrl_reg__7__POS 7
#define Vis_L_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Vis_L_3_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Vis_L_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Vis_L_3_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define Vis_L_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Vis_L_3_Sync_ctrl_reg__MASK 0xFFu
#define Vis_L_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Vis_L_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Vis_L_3_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Vis_L_Sync_ctrl_reg__0__MASK 0x01u
#define Vis_L_Sync_ctrl_reg__0__POS 0
#define Vis_L_Sync_ctrl_reg__1__MASK 0x02u
#define Vis_L_Sync_ctrl_reg__1__POS 1
#define Vis_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Vis_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Vis_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Vis_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Vis_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Vis_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Vis_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Vis_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Vis_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Vis_L_Sync_ctrl_reg__2__MASK 0x04u
#define Vis_L_Sync_ctrl_reg__2__POS 2
#define Vis_L_Sync_ctrl_reg__3__MASK 0x08u
#define Vis_L_Sync_ctrl_reg__3__POS 3
#define Vis_L_Sync_ctrl_reg__4__MASK 0x10u
#define Vis_L_Sync_ctrl_reg__4__POS 4
#define Vis_L_Sync_ctrl_reg__5__MASK 0x20u
#define Vis_L_Sync_ctrl_reg__5__POS 5
#define Vis_L_Sync_ctrl_reg__6__MASK 0x40u
#define Vis_L_Sync_ctrl_reg__6__POS 6
#define Vis_L_Sync_ctrl_reg__7__MASK 0x80u
#define Vis_L_Sync_ctrl_reg__7__POS 7
#define Vis_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Vis_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Vis_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Vis_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define Vis_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Vis_L_Sync_ctrl_reg__MASK 0xFFu
#define Vis_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Vis_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Vis_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* P1_IRQ */
#define P1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define P1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define P1_IRQ__INTC_MASK 0x02u
#define P1_IRQ__INTC_NUMBER 1u
#define P1_IRQ__INTC_PRIOR_NUM 1u
#define P1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define P1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define P1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* P2_IRQ */
#define P2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define P2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define P2_IRQ__INTC_MASK 0x08u
#define P2_IRQ__INTC_NUMBER 3u
#define P2_IRQ__INTC_PRIOR_NUM 1u
#define P2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define P2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define P2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Vis_D0 */
#define Vis_D0__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Vis_D0__0__MASK 0x40u
#define Vis_D0__0__PC CYREG_PRT0_PC6
#define Vis_D0__0__PORT 0u
#define Vis_D0__0__SHIFT 6u
#define Vis_D0__AG CYREG_PRT0_AG
#define Vis_D0__AMUX CYREG_PRT0_AMUX
#define Vis_D0__BIE CYREG_PRT0_BIE
#define Vis_D0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vis_D0__BYP CYREG_PRT0_BYP
#define Vis_D0__CTL CYREG_PRT0_CTL
#define Vis_D0__DM0 CYREG_PRT0_DM0
#define Vis_D0__DM1 CYREG_PRT0_DM1
#define Vis_D0__DM2 CYREG_PRT0_DM2
#define Vis_D0__DR CYREG_PRT0_DR
#define Vis_D0__INP_DIS CYREG_PRT0_INP_DIS
#define Vis_D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vis_D0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vis_D0__LCD_EN CYREG_PRT0_LCD_EN
#define Vis_D0__MASK 0x40u
#define Vis_D0__PORT 0u
#define Vis_D0__PRT CYREG_PRT0_PRT
#define Vis_D0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vis_D0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vis_D0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vis_D0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vis_D0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vis_D0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vis_D0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vis_D0__PS CYREG_PRT0_PS
#define Vis_D0__SHIFT 6u
#define Vis_D0__SLW CYREG_PRT0_SLW

/* Vis_D1 */
#define Vis_D1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Vis_D1__0__MASK 0x20u
#define Vis_D1__0__PC CYREG_PRT0_PC5
#define Vis_D1__0__PORT 0u
#define Vis_D1__0__SHIFT 5u
#define Vis_D1__AG CYREG_PRT0_AG
#define Vis_D1__AMUX CYREG_PRT0_AMUX
#define Vis_D1__BIE CYREG_PRT0_BIE
#define Vis_D1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vis_D1__BYP CYREG_PRT0_BYP
#define Vis_D1__CTL CYREG_PRT0_CTL
#define Vis_D1__DM0 CYREG_PRT0_DM0
#define Vis_D1__DM1 CYREG_PRT0_DM1
#define Vis_D1__DM2 CYREG_PRT0_DM2
#define Vis_D1__DR CYREG_PRT0_DR
#define Vis_D1__INP_DIS CYREG_PRT0_INP_DIS
#define Vis_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vis_D1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vis_D1__LCD_EN CYREG_PRT0_LCD_EN
#define Vis_D1__MASK 0x20u
#define Vis_D1__PORT 0u
#define Vis_D1__PRT CYREG_PRT0_PRT
#define Vis_D1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vis_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vis_D1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vis_D1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vis_D1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vis_D1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vis_D1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vis_D1__PS CYREG_PRT0_PS
#define Vis_D1__SHIFT 5u
#define Vis_D1__SLW CYREG_PRT0_SLW

/* Vis_D2 */
#define Vis_D2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Vis_D2__0__MASK 0x20u
#define Vis_D2__0__PC CYREG_PRT3_PC5
#define Vis_D2__0__PORT 3u
#define Vis_D2__0__SHIFT 5u
#define Vis_D2__AG CYREG_PRT3_AG
#define Vis_D2__AMUX CYREG_PRT3_AMUX
#define Vis_D2__BIE CYREG_PRT3_BIE
#define Vis_D2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vis_D2__BYP CYREG_PRT3_BYP
#define Vis_D2__CTL CYREG_PRT3_CTL
#define Vis_D2__DM0 CYREG_PRT3_DM0
#define Vis_D2__DM1 CYREG_PRT3_DM1
#define Vis_D2__DM2 CYREG_PRT3_DM2
#define Vis_D2__DR CYREG_PRT3_DR
#define Vis_D2__INP_DIS CYREG_PRT3_INP_DIS
#define Vis_D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vis_D2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vis_D2__LCD_EN CYREG_PRT3_LCD_EN
#define Vis_D2__MASK 0x20u
#define Vis_D2__PORT 3u
#define Vis_D2__PRT CYREG_PRT3_PRT
#define Vis_D2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vis_D2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vis_D2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vis_D2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vis_D2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vis_D2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vis_D2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vis_D2__PS CYREG_PRT3_PS
#define Vis_D2__SHIFT 5u
#define Vis_D2__SLW CYREG_PRT3_SLW

/* Vis_D3 */
#define Vis_D3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Vis_D3__0__MASK 0x10u
#define Vis_D3__0__PC CYREG_PRT3_PC4
#define Vis_D3__0__PORT 3u
#define Vis_D3__0__SHIFT 4u
#define Vis_D3__AG CYREG_PRT3_AG
#define Vis_D3__AMUX CYREG_PRT3_AMUX
#define Vis_D3__BIE CYREG_PRT3_BIE
#define Vis_D3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Vis_D3__BYP CYREG_PRT3_BYP
#define Vis_D3__CTL CYREG_PRT3_CTL
#define Vis_D3__DM0 CYREG_PRT3_DM0
#define Vis_D3__DM1 CYREG_PRT3_DM1
#define Vis_D3__DM2 CYREG_PRT3_DM2
#define Vis_D3__DR CYREG_PRT3_DR
#define Vis_D3__INP_DIS CYREG_PRT3_INP_DIS
#define Vis_D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Vis_D3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Vis_D3__LCD_EN CYREG_PRT3_LCD_EN
#define Vis_D3__MASK 0x10u
#define Vis_D3__PORT 3u
#define Vis_D3__PRT CYREG_PRT3_PRT
#define Vis_D3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Vis_D3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Vis_D3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Vis_D3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Vis_D3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Vis_D3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Vis_D3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Vis_D3__PS CYREG_PRT3_PS
#define Vis_D3__SHIFT 4u
#define Vis_D3__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x20u
#define USBUART_ep_1__INTC_NUMBER 5u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x40u
#define USBUART_ep_2__INTC_NUMBER 6u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x80u
#define USBUART_ep_3__INTC_NUMBER 7u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* P1_Clock */
#define P1_Clock__0__INTTYPE CYREG_PICU2_INTTYPE0
#define P1_Clock__0__MASK 0x01u
#define P1_Clock__0__PC CYREG_PRT2_PC0
#define P1_Clock__0__PORT 2u
#define P1_Clock__0__SHIFT 0u
#define P1_Clock__AG CYREG_PRT2_AG
#define P1_Clock__AMUX CYREG_PRT2_AMUX
#define P1_Clock__BIE CYREG_PRT2_BIE
#define P1_Clock__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_Clock__BYP CYREG_PRT2_BYP
#define P1_Clock__CTL CYREG_PRT2_CTL
#define P1_Clock__DM0 CYREG_PRT2_DM0
#define P1_Clock__DM1 CYREG_PRT2_DM1
#define P1_Clock__DM2 CYREG_PRT2_DM2
#define P1_Clock__DR CYREG_PRT2_DR
#define P1_Clock__INP_DIS CYREG_PRT2_INP_DIS
#define P1_Clock__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_Clock__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_Clock__LCD_EN CYREG_PRT2_LCD_EN
#define P1_Clock__MASK 0x01u
#define P1_Clock__PORT 2u
#define P1_Clock__PRT CYREG_PRT2_PRT
#define P1_Clock__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_Clock__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_Clock__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_Clock__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_Clock__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_Clock__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_Clock__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_Clock__PS CYREG_PRT2_PS
#define P1_Clock__SHIFT 0u
#define P1_Clock__SLW CYREG_PRT2_SLW

/* P1_Latch */
#define P1_Latch__0__INTTYPE CYREG_PICU2_INTTYPE3
#define P1_Latch__0__MASK 0x08u
#define P1_Latch__0__PC CYREG_PRT2_PC3
#define P1_Latch__0__PORT 2u
#define P1_Latch__0__SHIFT 3u
#define P1_Latch__AG CYREG_PRT2_AG
#define P1_Latch__AMUX CYREG_PRT2_AMUX
#define P1_Latch__BIE CYREG_PRT2_BIE
#define P1_Latch__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_Latch__BYP CYREG_PRT2_BYP
#define P1_Latch__CTL CYREG_PRT2_CTL
#define P1_Latch__DM0 CYREG_PRT2_DM0
#define P1_Latch__DM1 CYREG_PRT2_DM1
#define P1_Latch__DM2 CYREG_PRT2_DM2
#define P1_Latch__DR CYREG_PRT2_DR
#define P1_Latch__INP_DIS CYREG_PRT2_INP_DIS
#define P1_Latch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_Latch__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_Latch__LCD_EN CYREG_PRT2_LCD_EN
#define P1_Latch__MASK 0x08u
#define P1_Latch__PORT 2u
#define P1_Latch__PRT CYREG_PRT2_PRT
#define P1_Latch__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_Latch__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_Latch__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_Latch__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_Latch__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_Latch__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_Latch__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_Latch__PS CYREG_PRT2_PS
#define P1_Latch__SHIFT 3u
#define P1_Latch__SLW CYREG_PRT2_SLW

/* P2_Clock */
#define P2_Clock__0__INTTYPE CYREG_PICU12_INTTYPE4
#define P2_Clock__0__MASK 0x10u
#define P2_Clock__0__PC CYREG_PRT12_PC4
#define P2_Clock__0__PORT 12u
#define P2_Clock__0__SHIFT 4u
#define P2_Clock__AG CYREG_PRT12_AG
#define P2_Clock__BIE CYREG_PRT12_BIE
#define P2_Clock__BIT_MASK CYREG_PRT12_BIT_MASK
#define P2_Clock__BYP CYREG_PRT12_BYP
#define P2_Clock__DM0 CYREG_PRT12_DM0
#define P2_Clock__DM1 CYREG_PRT12_DM1
#define P2_Clock__DM2 CYREG_PRT12_DM2
#define P2_Clock__DR CYREG_PRT12_DR
#define P2_Clock__INP_DIS CYREG_PRT12_INP_DIS
#define P2_Clock__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P2_Clock__MASK 0x10u
#define P2_Clock__PORT 12u
#define P2_Clock__PRT CYREG_PRT12_PRT
#define P2_Clock__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P2_Clock__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P2_Clock__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P2_Clock__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P2_Clock__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P2_Clock__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P2_Clock__PS CYREG_PRT12_PS
#define P2_Clock__SHIFT 4u
#define P2_Clock__SIO_CFG CYREG_PRT12_SIO_CFG
#define P2_Clock__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P2_Clock__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P2_Clock__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P2_Clock__SLW CYREG_PRT12_SLW

/* P2_Latch */
#define P2_Latch__0__INTTYPE CYREG_PICU12_INTTYPE3
#define P2_Latch__0__MASK 0x08u
#define P2_Latch__0__PC CYREG_PRT12_PC3
#define P2_Latch__0__PORT 12u
#define P2_Latch__0__SHIFT 3u
#define P2_Latch__AG CYREG_PRT12_AG
#define P2_Latch__BIE CYREG_PRT12_BIE
#define P2_Latch__BIT_MASK CYREG_PRT12_BIT_MASK
#define P2_Latch__BYP CYREG_PRT12_BYP
#define P2_Latch__DM0 CYREG_PRT12_DM0
#define P2_Latch__DM1 CYREG_PRT12_DM1
#define P2_Latch__DM2 CYREG_PRT12_DM2
#define P2_Latch__DR CYREG_PRT12_DR
#define P2_Latch__INP_DIS CYREG_PRT12_INP_DIS
#define P2_Latch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P2_Latch__MASK 0x08u
#define P2_Latch__PORT 12u
#define P2_Latch__PRT CYREG_PRT12_PRT
#define P2_Latch__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P2_Latch__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P2_Latch__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P2_Latch__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P2_Latch__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P2_Latch__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P2_Latch__PS CYREG_PRT12_PS
#define P2_Latch__SHIFT 3u
#define P2_Latch__SIO_CFG CYREG_PRT12_SIO_CFG
#define P2_Latch__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P2_Latch__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P2_Latch__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P2_Latch__SLW CYREG_PRT12_SLW

/* VisClock */
#define VisClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define VisClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define VisClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define VisClock__CFG2_SRC_SEL_MASK 0x07u
#define VisClock__INDEX 0x04u
#define VisClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VisClock__PM_ACT_MSK 0x10u
#define VisClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VisClock__PM_STBY_MSK 0x10u

/* p1_d0_oe */
#define p1_d0_oe__0__INTTYPE CYREG_PICU2_INTTYPE7
#define p1_d0_oe__0__MASK 0x80u
#define p1_d0_oe__0__PC CYREG_PRT2_PC7
#define p1_d0_oe__0__PORT 2u
#define p1_d0_oe__0__SHIFT 7u
#define p1_d0_oe__AG CYREG_PRT2_AG
#define p1_d0_oe__AMUX CYREG_PRT2_AMUX
#define p1_d0_oe__BIE CYREG_PRT2_BIE
#define p1_d0_oe__BIT_MASK CYREG_PRT2_BIT_MASK
#define p1_d0_oe__BYP CYREG_PRT2_BYP
#define p1_d0_oe__CTL CYREG_PRT2_CTL
#define p1_d0_oe__DM0 CYREG_PRT2_DM0
#define p1_d0_oe__DM1 CYREG_PRT2_DM1
#define p1_d0_oe__DM2 CYREG_PRT2_DM2
#define p1_d0_oe__DR CYREG_PRT2_DR
#define p1_d0_oe__INP_DIS CYREG_PRT2_INP_DIS
#define p1_d0_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define p1_d0_oe__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define p1_d0_oe__LCD_EN CYREG_PRT2_LCD_EN
#define p1_d0_oe__MASK 0x80u
#define p1_d0_oe__PORT 2u
#define p1_d0_oe__PRT CYREG_PRT2_PRT
#define p1_d0_oe__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define p1_d0_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define p1_d0_oe__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define p1_d0_oe__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define p1_d0_oe__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define p1_d0_oe__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define p1_d0_oe__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define p1_d0_oe__PS CYREG_PRT2_PS
#define p1_d0_oe__SHIFT 7u
#define p1_d0_oe__SLW CYREG_PRT2_SLW

/* p1_d1_oe */
#define p1_d1_oe__0__INTTYPE CYREG_PICU2_INTTYPE5
#define p1_d1_oe__0__MASK 0x20u
#define p1_d1_oe__0__PC CYREG_PRT2_PC5
#define p1_d1_oe__0__PORT 2u
#define p1_d1_oe__0__SHIFT 5u
#define p1_d1_oe__AG CYREG_PRT2_AG
#define p1_d1_oe__AMUX CYREG_PRT2_AMUX
#define p1_d1_oe__BIE CYREG_PRT2_BIE
#define p1_d1_oe__BIT_MASK CYREG_PRT2_BIT_MASK
#define p1_d1_oe__BYP CYREG_PRT2_BYP
#define p1_d1_oe__CTL CYREG_PRT2_CTL
#define p1_d1_oe__DM0 CYREG_PRT2_DM0
#define p1_d1_oe__DM1 CYREG_PRT2_DM1
#define p1_d1_oe__DM2 CYREG_PRT2_DM2
#define p1_d1_oe__DR CYREG_PRT2_DR
#define p1_d1_oe__INP_DIS CYREG_PRT2_INP_DIS
#define p1_d1_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define p1_d1_oe__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define p1_d1_oe__LCD_EN CYREG_PRT2_LCD_EN
#define p1_d1_oe__MASK 0x20u
#define p1_d1_oe__PORT 2u
#define p1_d1_oe__PRT CYREG_PRT2_PRT
#define p1_d1_oe__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define p1_d1_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define p1_d1_oe__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define p1_d1_oe__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define p1_d1_oe__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define p1_d1_oe__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define p1_d1_oe__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define p1_d1_oe__PS CYREG_PRT2_PS
#define p1_d1_oe__SHIFT 5u
#define p1_d1_oe__SLW CYREG_PRT2_SLW

/* p1_d2_oe */
#define p1_d2_oe__0__INTTYPE CYREG_PICU12_INTTYPE5
#define p1_d2_oe__0__MASK 0x20u
#define p1_d2_oe__0__PC CYREG_PRT12_PC5
#define p1_d2_oe__0__PORT 12u
#define p1_d2_oe__0__SHIFT 5u
#define p1_d2_oe__AG CYREG_PRT12_AG
#define p1_d2_oe__BIE CYREG_PRT12_BIE
#define p1_d2_oe__BIT_MASK CYREG_PRT12_BIT_MASK
#define p1_d2_oe__BYP CYREG_PRT12_BYP
#define p1_d2_oe__DM0 CYREG_PRT12_DM0
#define p1_d2_oe__DM1 CYREG_PRT12_DM1
#define p1_d2_oe__DM2 CYREG_PRT12_DM2
#define p1_d2_oe__DR CYREG_PRT12_DR
#define p1_d2_oe__INP_DIS CYREG_PRT12_INP_DIS
#define p1_d2_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define p1_d2_oe__MASK 0x20u
#define p1_d2_oe__PORT 12u
#define p1_d2_oe__PRT CYREG_PRT12_PRT
#define p1_d2_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define p1_d2_oe__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define p1_d2_oe__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define p1_d2_oe__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define p1_d2_oe__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define p1_d2_oe__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define p1_d2_oe__PS CYREG_PRT12_PS
#define p1_d2_oe__SHIFT 5u
#define p1_d2_oe__SIO_CFG CYREG_PRT12_SIO_CFG
#define p1_d2_oe__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define p1_d2_oe__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define p1_d2_oe__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define p1_d2_oe__SLW CYREG_PRT12_SLW

/* p2_d0_oe */
#define p2_d0_oe__0__INTTYPE CYREG_PICU1_INTTYPE4
#define p2_d0_oe__0__MASK 0x10u
#define p2_d0_oe__0__PC CYREG_PRT1_PC4
#define p2_d0_oe__0__PORT 1u
#define p2_d0_oe__0__SHIFT 4u
#define p2_d0_oe__AG CYREG_PRT1_AG
#define p2_d0_oe__AMUX CYREG_PRT1_AMUX
#define p2_d0_oe__BIE CYREG_PRT1_BIE
#define p2_d0_oe__BIT_MASK CYREG_PRT1_BIT_MASK
#define p2_d0_oe__BYP CYREG_PRT1_BYP
#define p2_d0_oe__CTL CYREG_PRT1_CTL
#define p2_d0_oe__DM0 CYREG_PRT1_DM0
#define p2_d0_oe__DM1 CYREG_PRT1_DM1
#define p2_d0_oe__DM2 CYREG_PRT1_DM2
#define p2_d0_oe__DR CYREG_PRT1_DR
#define p2_d0_oe__INP_DIS CYREG_PRT1_INP_DIS
#define p2_d0_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define p2_d0_oe__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define p2_d0_oe__LCD_EN CYREG_PRT1_LCD_EN
#define p2_d0_oe__MASK 0x10u
#define p2_d0_oe__PORT 1u
#define p2_d0_oe__PRT CYREG_PRT1_PRT
#define p2_d0_oe__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define p2_d0_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define p2_d0_oe__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define p2_d0_oe__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define p2_d0_oe__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define p2_d0_oe__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define p2_d0_oe__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define p2_d0_oe__PS CYREG_PRT1_PS
#define p2_d0_oe__SHIFT 4u
#define p2_d0_oe__SLW CYREG_PRT1_SLW

/* p2_d1_oe */
#define p2_d1_oe__0__INTTYPE CYREG_PICU12_INTTYPE1
#define p2_d1_oe__0__MASK 0x02u
#define p2_d1_oe__0__PC CYREG_PRT12_PC1
#define p2_d1_oe__0__PORT 12u
#define p2_d1_oe__0__SHIFT 1u
#define p2_d1_oe__AG CYREG_PRT12_AG
#define p2_d1_oe__BIE CYREG_PRT12_BIE
#define p2_d1_oe__BIT_MASK CYREG_PRT12_BIT_MASK
#define p2_d1_oe__BYP CYREG_PRT12_BYP
#define p2_d1_oe__DM0 CYREG_PRT12_DM0
#define p2_d1_oe__DM1 CYREG_PRT12_DM1
#define p2_d1_oe__DM2 CYREG_PRT12_DM2
#define p2_d1_oe__DR CYREG_PRT12_DR
#define p2_d1_oe__INP_DIS CYREG_PRT12_INP_DIS
#define p2_d1_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define p2_d1_oe__MASK 0x02u
#define p2_d1_oe__PORT 12u
#define p2_d1_oe__PRT CYREG_PRT12_PRT
#define p2_d1_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define p2_d1_oe__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define p2_d1_oe__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define p2_d1_oe__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define p2_d1_oe__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define p2_d1_oe__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define p2_d1_oe__PS CYREG_PRT12_PS
#define p2_d1_oe__SHIFT 1u
#define p2_d1_oe__SIO_CFG CYREG_PRT12_SIO_CFG
#define p2_d1_oe__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define p2_d1_oe__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define p2_d1_oe__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define p2_d1_oe__SLW CYREG_PRT12_SLW

/* p2_d2_oe */
#define p2_d2_oe__0__INTTYPE CYREG_PICU1_INTTYPE7
#define p2_d2_oe__0__MASK 0x80u
#define p2_d2_oe__0__PC CYREG_PRT1_PC7
#define p2_d2_oe__0__PORT 1u
#define p2_d2_oe__0__SHIFT 7u
#define p2_d2_oe__AG CYREG_PRT1_AG
#define p2_d2_oe__AMUX CYREG_PRT1_AMUX
#define p2_d2_oe__BIE CYREG_PRT1_BIE
#define p2_d2_oe__BIT_MASK CYREG_PRT1_BIT_MASK
#define p2_d2_oe__BYP CYREG_PRT1_BYP
#define p2_d2_oe__CTL CYREG_PRT1_CTL
#define p2_d2_oe__DM0 CYREG_PRT1_DM0
#define p2_d2_oe__DM1 CYREG_PRT1_DM1
#define p2_d2_oe__DM2 CYREG_PRT1_DM2
#define p2_d2_oe__DR CYREG_PRT1_DR
#define p2_d2_oe__INP_DIS CYREG_PRT1_INP_DIS
#define p2_d2_oe__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define p2_d2_oe__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define p2_d2_oe__LCD_EN CYREG_PRT1_LCD_EN
#define p2_d2_oe__MASK 0x80u
#define p2_d2_oe__PORT 1u
#define p2_d2_oe__PRT CYREG_PRT1_PRT
#define p2_d2_oe__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define p2_d2_oe__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define p2_d2_oe__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define p2_d2_oe__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define p2_d2_oe__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define p2_d2_oe__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define p2_d2_oe__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define p2_d2_oe__PS CYREG_PRT1_PS
#define p2_d2_oe__SHIFT 7u
#define p2_d2_oe__SLW CYREG_PRT1_SLW

/* Vis_Clock */
#define Vis_Clock__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Vis_Clock__0__MASK 0x20u
#define Vis_Clock__0__PC CYREG_IO_PC_PRT15_PC5
#define Vis_Clock__0__PORT 15u
#define Vis_Clock__0__SHIFT 5u
#define Vis_Clock__AG CYREG_PRT15_AG
#define Vis_Clock__AMUX CYREG_PRT15_AMUX
#define Vis_Clock__BIE CYREG_PRT15_BIE
#define Vis_Clock__BIT_MASK CYREG_PRT15_BIT_MASK
#define Vis_Clock__BYP CYREG_PRT15_BYP
#define Vis_Clock__CTL CYREG_PRT15_CTL
#define Vis_Clock__DM0 CYREG_PRT15_DM0
#define Vis_Clock__DM1 CYREG_PRT15_DM1
#define Vis_Clock__DM2 CYREG_PRT15_DM2
#define Vis_Clock__DR CYREG_PRT15_DR
#define Vis_Clock__INP_DIS CYREG_PRT15_INP_DIS
#define Vis_Clock__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Vis_Clock__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Vis_Clock__LCD_EN CYREG_PRT15_LCD_EN
#define Vis_Clock__MASK 0x20u
#define Vis_Clock__PORT 15u
#define Vis_Clock__PRT CYREG_PRT15_PRT
#define Vis_Clock__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Vis_Clock__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Vis_Clock__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Vis_Clock__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Vis_Clock__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Vis_Clock__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Vis_Clock__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Vis_Clock__PS CYREG_PRT15_PS
#define Vis_Clock__SHIFT 5u
#define Vis_Clock__SLW CYREG_PRT15_SLW

/* Vis_Latch */
#define Vis_Latch__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Vis_Latch__0__MASK 0x01u
#define Vis_Latch__0__PC CYREG_PRT0_PC0
#define Vis_Latch__0__PORT 0u
#define Vis_Latch__0__SHIFT 0u
#define Vis_Latch__AG CYREG_PRT0_AG
#define Vis_Latch__AMUX CYREG_PRT0_AMUX
#define Vis_Latch__BIE CYREG_PRT0_BIE
#define Vis_Latch__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vis_Latch__BYP CYREG_PRT0_BYP
#define Vis_Latch__CTL CYREG_PRT0_CTL
#define Vis_Latch__DM0 CYREG_PRT0_DM0
#define Vis_Latch__DM1 CYREG_PRT0_DM1
#define Vis_Latch__DM2 CYREG_PRT0_DM2
#define Vis_Latch__DR CYREG_PRT0_DR
#define Vis_Latch__INP_DIS CYREG_PRT0_INP_DIS
#define Vis_Latch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vis_Latch__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vis_Latch__LCD_EN CYREG_PRT0_LCD_EN
#define Vis_Latch__MASK 0x01u
#define Vis_Latch__PORT 0u
#define Vis_Latch__PRT CYREG_PRT0_PRT
#define Vis_Latch__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vis_Latch__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vis_Latch__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vis_Latch__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vis_Latch__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vis_Latch__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vis_Latch__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vis_Latch__PS CYREG_PRT0_PS
#define Vis_Latch__SHIFT 0u
#define Vis_Latch__SLW CYREG_PRT0_SLW

/* P1_TimerIRQ */
#define P1_TimerIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define P1_TimerIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define P1_TimerIRQ__INTC_MASK 0x04u
#define P1_TimerIRQ__INTC_NUMBER 2u
#define P1_TimerIRQ__INTC_PRIOR_NUM 2u
#define P1_TimerIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define P1_TimerIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define P1_TimerIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* P2_TimerIRQ */
#define P2_TimerIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define P2_TimerIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define P2_TimerIRQ__INTC_MASK 0x10u
#define P2_TimerIRQ__INTC_NUMBER 4u
#define P2_TimerIRQ__INTC_PRIOR_NUM 3u
#define P2_TimerIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define P2_TimerIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define P2_TimerIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ClockCounter */
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B1_UDB07_A0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B1_UDB07_A1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B1_UDB07_D0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B1_UDB07_D1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ClockCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B1_UDB07_F0
#define ClockCounter_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B1_UDB07_F1
#define ClockCounter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ClockCounter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define ClockCounter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define ClockCounter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define ClockCounter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define ClockCounter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ClockCounter_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define ClockCounter_CounterUDB_sSTSReg_stsreg__3__POS 3
#define ClockCounter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define ClockCounter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define ClockCounter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define ClockCounter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define ClockCounter_CounterUDB_sSTSReg_stsreg__MASK 0x6Bu
#define ClockCounter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define ClockCounter_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ClockCounter_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ClockCounter_IRQ__INTC_MASK 0x01u
#define ClockCounter_IRQ__INTC_NUMBER 0u
#define ClockCounter_IRQ__INTC_PRIOR_NUM 0u
#define ClockCounter_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ClockCounter_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ClockCounter_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ClockCountSel */
#define ClockCountSel_Sync_ctrl_reg__0__MASK 0x01u
#define ClockCountSel_Sync_ctrl_reg__0__POS 0
#define ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ClockCountSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define ClockCountSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ClockCountSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ClockCountSel_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define ClockCountSel_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define ClockCountSel_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define ClockCountSel_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define ClockCountSel_Sync_ctrl_reg__MASK 0x01u
#define ClockCountSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ClockCountSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ClockCountSel_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* ConsolePort_1 */
#define ConsolePort_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ConsolePort_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ConsolePort_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ConsolePort_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define ConsolePort_1_Clock_1__INDEX 0x03u
#define ConsolePort_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ConsolePort_1_Clock_1__PM_ACT_MSK 0x08u
#define ConsolePort_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ConsolePort_1_Clock_1__PM_STBY_MSK 0x08u
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_B1_UDB08_A0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_B1_UDB08_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_B1_UDB08_D0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_B1_UDB08_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_B1_UDB08_F0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_B1_UDB08_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_B1_UDB09_A0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_B1_UDB09_A1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_B1_UDB09_D0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_B1_UDB09_D1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_B1_UDB09_F0
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_B1_UDB09_F1
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define ConsolePort_1_RegD0_bSR_StsReg__3__MASK 0x08u
#define ConsolePort_1_RegD0_bSR_StsReg__3__POS 3
#define ConsolePort_1_RegD0_bSR_StsReg__4__MASK 0x10u
#define ConsolePort_1_RegD0_bSR_StsReg__4__POS 4
#define ConsolePort_1_RegD0_bSR_StsReg__5__MASK 0x20u
#define ConsolePort_1_RegD0_bSR_StsReg__5__POS 5
#define ConsolePort_1_RegD0_bSR_StsReg__6__MASK 0x40u
#define ConsolePort_1_RegD0_bSR_StsReg__6__POS 6
#define ConsolePort_1_RegD0_bSR_StsReg__MASK 0x78u
#define ConsolePort_1_RegD0_bSR_StsReg__MASK_REG CYREG_B1_UDB09_MSK
#define ConsolePort_1_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ConsolePort_1_RegD0_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define ConsolePort_1_RegD0_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define ConsolePort_1_RegD0_bSR_StsReg__STATUS_REG CYREG_B1_UDB09_ST
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__POS 0
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_B0_UDB12_A0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_B0_UDB12_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_B0_UDB12_D0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_B0_UDB12_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_B0_UDB12_F0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_B0_UDB12_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_B0_UDB13_A0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_B0_UDB13_A1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_B0_UDB13_D0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_B0_UDB13_D1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_B0_UDB13_F0
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_B0_UDB13_F1
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define ConsolePort_1_RegD1_bSR_StsReg__3__MASK 0x08u
#define ConsolePort_1_RegD1_bSR_StsReg__3__POS 3
#define ConsolePort_1_RegD1_bSR_StsReg__4__MASK 0x10u
#define ConsolePort_1_RegD1_bSR_StsReg__4__POS 4
#define ConsolePort_1_RegD1_bSR_StsReg__5__MASK 0x20u
#define ConsolePort_1_RegD1_bSR_StsReg__5__POS 5
#define ConsolePort_1_RegD1_bSR_StsReg__6__MASK 0x40u
#define ConsolePort_1_RegD1_bSR_StsReg__6__POS 6
#define ConsolePort_1_RegD1_bSR_StsReg__MASK 0x78u
#define ConsolePort_1_RegD1_bSR_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define ConsolePort_1_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ConsolePort_1_RegD1_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define ConsolePort_1_RegD1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define ConsolePort_1_RegD1_bSR_StsReg__STATUS_REG CYREG_B0_UDB13_ST
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__POS 0
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB13_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB13_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB13_MSK
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB14_F1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB15_A0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB15_A1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB15_D0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB15_D1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB15_F0
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB15_F1
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* ConsolePort_2 */
#define ConsolePort_2_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ConsolePort_2_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ConsolePort_2_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ConsolePort_2_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define ConsolePort_2_Clock_1__INDEX 0x00u
#define ConsolePort_2_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ConsolePort_2_Clock_1__PM_ACT_MSK 0x01u
#define ConsolePort_2_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ConsolePort_2_Clock_1__PM_STBY_MSK 0x01u
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB11_A0
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB11_A1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB11_D0
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB11_D1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB11_F0
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB11_F1
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_B0_UDB08_A0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_B0_UDB08_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_B0_UDB08_D0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_B0_UDB08_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_B0_UDB08_F0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_B0_UDB08_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_B0_UDB09_A0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_B0_UDB09_A1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_B0_UDB09_D0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_B0_UDB09_D1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_B0_UDB09_F0
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_B0_UDB09_F1
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define ConsolePort_2_RegD0_bSR_StsReg__3__MASK 0x08u
#define ConsolePort_2_RegD0_bSR_StsReg__3__POS 3
#define ConsolePort_2_RegD0_bSR_StsReg__4__MASK 0x10u
#define ConsolePort_2_RegD0_bSR_StsReg__4__POS 4
#define ConsolePort_2_RegD0_bSR_StsReg__5__MASK 0x20u
#define ConsolePort_2_RegD0_bSR_StsReg__5__POS 5
#define ConsolePort_2_RegD0_bSR_StsReg__6__MASK 0x40u
#define ConsolePort_2_RegD0_bSR_StsReg__6__POS 6
#define ConsolePort_2_RegD0_bSR_StsReg__MASK 0x78u
#define ConsolePort_2_RegD0_bSR_StsReg__MASK_REG CYREG_B0_UDB10_MSK
#define ConsolePort_2_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ConsolePort_2_RegD0_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define ConsolePort_2_RegD0_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define ConsolePort_2_RegD0_bSR_StsReg__STATUS_REG CYREG_B0_UDB10_ST
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__POS 0
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB09_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB09_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB09_MSK
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_B1_UDB04_A0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_B1_UDB04_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_B1_UDB04_D0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_B1_UDB04_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_B1_UDB04_F0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_B1_UDB04_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_B1_UDB05_A0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_B1_UDB05_A1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_B1_UDB05_D0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_B1_UDB05_D1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_B1_UDB05_F0
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_B1_UDB05_F1
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ConsolePort_2_RegD1_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define ConsolePort_2_RegD1_bSR_StsReg__3__MASK 0x08u
#define ConsolePort_2_RegD1_bSR_StsReg__3__POS 3
#define ConsolePort_2_RegD1_bSR_StsReg__4__MASK 0x10u
#define ConsolePort_2_RegD1_bSR_StsReg__4__POS 4
#define ConsolePort_2_RegD1_bSR_StsReg__5__MASK 0x20u
#define ConsolePort_2_RegD1_bSR_StsReg__5__POS 5
#define ConsolePort_2_RegD1_bSR_StsReg__6__MASK 0x40u
#define ConsolePort_2_RegD1_bSR_StsReg__6__POS 6
#define ConsolePort_2_RegD1_bSR_StsReg__MASK 0x78u
#define ConsolePort_2_RegD1_bSR_StsReg__MASK_REG CYREG_B1_UDB05_MSK
#define ConsolePort_2_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ConsolePort_2_RegD1_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define ConsolePort_2_RegD1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define ConsolePort_2_RegD1_bSR_StsReg__STATUS_REG CYREG_B1_UDB05_ST
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__POS 0
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB05_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB05_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB05_MSK
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "TASBot"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
