Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 26 19:11:16 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_project_timing_summary_routed.rpt -rpx final_project_timing_summary_routed.rpx
| Design       : final_project
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 710 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.980        0.000                      0                 2131        0.056        0.000                      0                 2131        3.000        0.000                       0                   717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager_1  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_manager         34.492        0.000                      0                  413        0.171        0.000                      0                  413       19.500        0.000                       0                   196  
  clk_out2_clk_manager          2.526        0.000                      0                 1710        0.131        0.000                      0                 1710        4.230        0.000                       0                   517  
  clkfbout_clk_manager                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_manager_1       34.495        0.000                      0                  413        0.171        0.000                      0                  413       19.500        0.000                       0                   196  
  clk_out2_clk_manager_1        2.527        0.000                      0                 1710        0.131        0.000                      0                 1710        4.230        0.000                       0                   517  
  clkfbout_clk_manager_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_manager    clk_out1_clk_manager          7.634        0.000                      0                   32        0.064        0.000                      0                   32  
clk_out1_clk_manager_1  clk_out1_clk_manager         34.492        0.000                      0                  413        0.077        0.000                      0                  413  
clk_out2_clk_manager_1  clk_out1_clk_manager          7.634        0.000                      0                   32        0.064        0.000                      0                   32  
clk_out1_clk_manager    clk_out2_clk_manager          1.980        0.000                      0                  547        0.106        0.000                      0                  547  
clk_out1_clk_manager_1  clk_out2_clk_manager          1.983        0.000                      0                  547        0.110        0.000                      0                  547  
clk_out2_clk_manager_1  clk_out2_clk_manager          2.526        0.000                      0                 1710        0.056        0.000                      0                 1710  
clk_out1_clk_manager    clk_out1_clk_manager_1       34.492        0.000                      0                  413        0.077        0.000                      0                  413  
clk_out2_clk_manager    clk_out1_clk_manager_1        7.638        0.000                      0                   32        0.067        0.000                      0                   32  
clk_out2_clk_manager_1  clk_out1_clk_manager_1        7.638        0.000                      0                   32        0.067        0.000                      0                   32  
clk_out1_clk_manager    clk_out2_clk_manager_1        1.980        0.000                      0                  547        0.106        0.000                      0                  547  
clk_out2_clk_manager    clk_out2_clk_manager_1        2.526        0.000                      0                 1710        0.056        0.000                      0                 1710  
clk_out1_clk_manager_1  clk_out2_clk_manager_1        1.983        0.000                      0                  547        0.110        0.000                      0                  547  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       34.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.062ns (20.690%)  route 4.071ns (79.310%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.055     4.798    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.696ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.062ns (21.115%)  route 3.968ns (78.885%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          0.952     4.694    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 34.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[11]/Q
                         net (fo=1, routed)           0.089    -0.340    sd_read_write/cmd_out_reg_n_0_[11]
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.466    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.316    sd_read_write/bit_counter_reg_n_0_[7]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121    -0.444    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.276%)  route 0.096ns (29.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.585    -0.579    sd_read_write/clk_out1
    SLICE_X5Y123         FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.356    sd_read_write/return_state_reg_n_0_[1]
    SLICE_X6Y123         LUT6 (Prop_lut6_I1_O)        0.098    -0.258 r  sd_read_write/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    sd_read_write/state[1]_i_1__0_n_0
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.121    -0.445    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.584    -0.580    sd_read_write/clk_out1
    SLICE_X7Y125         FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.132    -0.307    sd_read_write/cmd_out_reg_n_0_[44]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/cmd_out[45]
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.092    -0.453    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.559    -0.605    video_playback_1/clk_out1
    SLICE_X10Y127        FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  video_playback_1/vsync_pre_delay_2_reg/Q
                         net (fo=1, routed)           0.109    -0.332    video_playback_1/vsync_pre_delay_2
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.828    -0.845    video_playback_1/clk_out1
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.059    -0.532    video_playback_1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.899%)  route 0.168ns (47.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.269    sd_read_write/bit_counter_reg_n_0_[4]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.048    -0.221 r  sd_read_write/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sd_read_write/bit_counter[6]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.133    -0.432    sd_read_write/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.898%)  route 0.094ns (29.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  sd_read_write/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.094    -0.356    sd_read_write/recv_data_reg_n_0_[5]
    SLICE_X3Y123         LUT3 (Prop_lut3_I0_O)        0.101    -0.255 r  sd_read_write/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    sd_read_write/recv_data[6]
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107    -0.471    sd_read_write/recv_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[15]/Q
                         net (fo=1, routed)           0.135    -0.294    sd_read_write/cmd_out_reg_n_0_[15]
    SLICE_X3Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  sd_read_write/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sd_read_write/cmd_out[16]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.809    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091    -0.466    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X1Y126         FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/byte_counter_reg[3]/Q
                         net (fo=6, routed)           0.140    -0.297    sd_read_write/byte_counter_reg_n_0_[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  sd_read_write/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sd_read_write/byte_counter[5]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.858    -0.815    sd_read_write/clk_out1
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.472    sd_read_write/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.806%)  route 0.147ns (44.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.282    sd_read_write/cmd_out_reg_n_0_[12]
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.808    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.465    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   clocker/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     sd_read_write/return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y124     sd_read_write/return_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y125     sd_read_write/sclk_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y90      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y92      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y92      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y124     sd_read_write/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y123     sd_read_write/state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y124     sd_read_write/return_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y125     sd_read_write/sclk_sig_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y123     sd_read_write/state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y90      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y92      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y92      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y90      display/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.438ns (6.346%)  route 6.464ns (93.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.453     6.580    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.292     9.607    
                         clock uncertainty           -0.074     9.533    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.107    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.438ns (6.591%)  route 6.207ns (93.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.195     6.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.218     9.314    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.292     9.606    
                         clock uncertainty           -0.074     9.532    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.106    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.050    -0.377    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[9]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.047    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.368    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[1]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[1]
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.120    -0.462    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y109         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.309    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.807    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.076    -0.456    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 get_contour/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_curr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.565    -0.599    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/addr_reg[12]/Q
                         net (fo=3, routed)           0.097    -0.361    get_contour/Q[12]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  get_contour/addr_curr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    get_contour/addr_curr[12]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.835    -0.838    get_contour/clk_out2
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.466    get_contour/addr_curr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.581%)  route 0.108ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X0Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.318    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.870    -0.803    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.076    -0.475    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]_0[4]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.076    -0.476    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.385    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[8]
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.806    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.013    -0.542    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.019%)  route 0.111ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.111    -0.317    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[10]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.477    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y105        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.071    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y105         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]_0[6]
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.867    -0.805    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.485    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y16     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y16     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y19     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y19     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y26     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y26     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y17     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y17     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y112    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     get_contour/addr_curr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager
  To Clock:  clkfbout_clk_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       34.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.495ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.495    

Slack (MET) :             34.495ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.495    

Slack (MET) :             34.495ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.495    

Slack (MET) :             34.495ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.495    

Slack (MET) :             34.496ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.496    

Slack (MET) :             34.496ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.091    39.545    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.395    sd_read_write/cmd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.496    

Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.091    39.544    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.394    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.394    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.091    39.544    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.394    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.394    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.596ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.062ns (20.690%)  route 4.071ns (79.310%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.055     4.798    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.091    39.544    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.394    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.394    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 34.596    

Slack (MET) :             34.699ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.062ns (21.115%)  route 3.968ns (78.885%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          0.952     4.694    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.091    39.544    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.150    39.394    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.394    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 34.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[11]/Q
                         net (fo=1, routed)           0.089    -0.340    sd_read_write/cmd_out_reg_n_0_[11]
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.466    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.316    sd_read_write/bit_counter_reg_n_0_[7]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121    -0.444    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.276%)  route 0.096ns (29.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.585    -0.579    sd_read_write/clk_out1
    SLICE_X5Y123         FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.356    sd_read_write/return_state_reg_n_0_[1]
    SLICE_X6Y123         LUT6 (Prop_lut6_I1_O)        0.098    -0.258 r  sd_read_write/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    sd_read_write/state[1]_i_1__0_n_0
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.121    -0.445    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.584    -0.580    sd_read_write/clk_out1
    SLICE_X7Y125         FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.132    -0.307    sd_read_write/cmd_out_reg_n_0_[44]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/cmd_out[45]
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.092    -0.453    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.559    -0.605    video_playback_1/clk_out1
    SLICE_X10Y127        FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  video_playback_1/vsync_pre_delay_2_reg/Q
                         net (fo=1, routed)           0.109    -0.332    video_playback_1/vsync_pre_delay_2
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.828    -0.845    video_playback_1/clk_out1
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.059    -0.532    video_playback_1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.899%)  route 0.168ns (47.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.269    sd_read_write/bit_counter_reg_n_0_[4]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.048    -0.221 r  sd_read_write/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sd_read_write/bit_counter[6]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.133    -0.432    sd_read_write/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.898%)  route 0.094ns (29.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  sd_read_write/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.094    -0.356    sd_read_write/recv_data_reg_n_0_[5]
    SLICE_X3Y123         LUT3 (Prop_lut3_I0_O)        0.101    -0.255 r  sd_read_write/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    sd_read_write/recv_data[6]
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
                         clock pessimism              0.239    -0.578    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107    -0.471    sd_read_write/recv_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[15]/Q
                         net (fo=1, routed)           0.135    -0.294    sd_read_write/cmd_out_reg_n_0_[15]
    SLICE_X3Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  sd_read_write/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sd_read_write/cmd_out[16]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.809    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091    -0.466    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X1Y126         FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/byte_counter_reg[3]/Q
                         net (fo=6, routed)           0.140    -0.297    sd_read_write/byte_counter_reg_n_0_[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  sd_read_write/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sd_read_write/byte_counter[5]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.858    -0.815    sd_read_write/clk_out1
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.472    sd_read_write/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.806%)  route 0.147ns (44.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.282    sd_read_write/cmd_out_reg_n_0_[12]
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.808    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.465    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   clocker/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     sd_read_write/return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y124     sd_read_write/return_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y125     sd_read_write/sclk_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y90      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y92      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y92      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y124     sd_read_write/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y123     sd_read_write/state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     sd_read_write/boot_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y120     sd_read_write/dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y124     sd_read_write/return_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y125     sd_read_write/sclk_sig_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y123     sd_read_write/state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y90      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y92      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y92      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y121    video_playback_1/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y90      display/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.438ns (6.346%)  route 6.464ns (93.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.453     6.580    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.292     9.607    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.438ns (6.591%)  route 6.207ns (93.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.195     6.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.218     9.314    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.292     9.606    
                         clock uncertainty           -0.074     9.533    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.107    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.368    get_contour/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.368    get_contour/addr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.050    -0.377    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[9]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.047    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.368    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[1]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[1]
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.120    -0.462    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y109         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.309    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.807    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.076    -0.456    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 get_contour/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_curr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.565    -0.599    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/addr_reg[12]/Q
                         net (fo=3, routed)           0.097    -0.361    get_contour/Q[12]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  get_contour/addr_curr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    get_contour/addr_curr[12]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.835    -0.838    get_contour/clk_out2
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.466    get_contour/addr_curr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.581%)  route 0.108ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X0Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.318    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.870    -0.803    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.076    -0.475    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]_0[4]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.076    -0.476    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.385    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[8]
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.806    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.013    -0.542    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.019%)  route 0.111ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.111    -0.317    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[10]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.477    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y105        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.071    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y105         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]_0[6]
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.867    -0.805    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.485    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y16     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y16     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y19     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y19     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y26     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y26     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y17     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y17     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y111     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X12Y110    get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y112    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83      filters_and_fft/my_audio/pwm_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     get_contour/addr_curr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager_1
  To Clock:  clkfbout_clk_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        7.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        2.020ns  (logic 0.490ns (24.261%)  route 1.530ns (75.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.328ns = ( 29.672 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.289    29.672    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.393    30.065 r  to_xy_bram/sd_addr_reg[16]/Q
                         net (fo=2, routed)           1.530    31.595    sd_read_write/sd_addr1[16]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.692 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    31.692    sd_read_write/cmd_out[24]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.215    39.294    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.326    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.490ns (26.207%)  route 1.380ns (73.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[25]/Q
                         net (fo=2, routed)           1.380    31.443    sd_read_write/sd_addr1[25]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.540 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    31.540    sd_read_write/cmd_out[33]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.215    39.289    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.072    39.361    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         39.361    
                         arrival time                         -31.540    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.761ns  (logic 0.490ns (27.818%)  route 1.271ns (72.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 29.674 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.291    29.674    to_xy_bram/clk_out2
    SLICE_X2Y116         FDRE                                         r  to_xy_bram/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.393    30.067 r  to_xy_bram/sd_addr_reg[9]/Q
                         net (fo=2, routed)           1.271    31.338    sd_read_write/sd_addr1[9]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.097    31.435 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    31.435    sd_read_write/cmd_out[17]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.032    39.327    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.753ns  (logic 0.490ns (27.944%)  route 1.263ns (72.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns = ( 29.676 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.293    29.676    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    30.069 r  to_xy_bram/sd_addr_reg[1]/Q
                         net (fo=2, routed)           1.263    31.332    sd_read_write/sd_addr1[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[9]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.215    39.296    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.032    39.328    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.490ns (27.856%)  route 1.269ns (72.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[27]/Q
                         net (fo=2, routed)           1.269    31.332    sd_read_write/sd_addr1[27]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[35]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.215    39.289    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.070    39.359    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         39.359    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.818%)  route 1.210ns (71.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[6]/Q
                         net (fo=2, routed)           1.210    31.278    sd_read_write/sd_addr1[6]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.375 r  sd_read_write/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000    31.375    sd_read_write/cmd_out[14]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.327    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.820%)  route 1.210ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 29.673 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.290    29.673    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.393    30.066 r  to_xy_bram/sd_addr_reg[15]/Q
                         net (fo=2, routed)           1.210    31.276    sd_read_write/sd_addr1[15]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.373 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    31.373    sd_read_write/cmd_out[23]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.215    39.294    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.326    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.662ns  (logic 0.490ns (29.490%)  route 1.172ns (70.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           1.172    31.239    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.336 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    31.336    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.215    39.296    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.326    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.336    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.671%)  route 1.161ns (70.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns = ( 29.671 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.288    29.671    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.393    30.064 r  to_xy_bram/sd_addr_reg[20]/Q
                         net (fo=2, routed)           1.161    31.225    sd_read_write/sd_addr1[20]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.097    31.322 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    31.322    sd_read_write/cmd_out[28]
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.220    39.508    
                         clock uncertainty           -0.215    39.293    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.033    39.326    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.322    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.640ns  (logic 0.490ns (29.883%)  route 1.150ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[5]/Q
                         net (fo=2, routed)           1.150    31.218    sd_read_write/sd_addr1[5]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.315 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    31.315    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.325    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.325    
                         arrival time                         -31.315    
  -------------------------------------------------------------------
                         slack                                  8.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.381%)  route 0.479ns (69.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.590    -0.574    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  to_xy_bram/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.479     0.069    sd_read_write/sd_addr1[21]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.045     0.114 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.114    sd_read_write/cmd_out[29]
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     0.050    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.423%)  route 0.526ns (71.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[3]/Q
                         net (fo=2, routed)           0.526     0.120    sd_read_write/sd_addr1[3]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.165 r  sd_read_write/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.165    sd_read_write/cmd_out[11]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     0.055    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.411%)  route 0.527ns (71.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.527     0.114    sd_read_write/sd_addr1[30]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.159 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.159    sd_read_write/cmd_out[38]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.374%)  route 0.528ns (71.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.528     0.115    sd_read_write/sd_addr1[31]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.160 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.160    sd_read_write/cmd_out[39]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.959%)  route 0.539ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[0]/Q
                         net (fo=2, routed)           0.539     0.132    sd_read_write/sd_addr1[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  sd_read_write/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.177    sd_read_write/cmd_out[8]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.056    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.865%)  route 0.541ns (72.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[2]/Q
                         net (fo=2, routed)           0.541     0.135    sd_read_write/sd_addr1[2]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[10]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.056    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.808%)  route 0.543ns (72.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           0.543     0.136    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     0.055    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.736%)  route 0.545ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.591    -0.573    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  to_xy_bram/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.545     0.135    sd_read_write/sd_addr1[17]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[25]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.053    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.496%)  route 0.551ns (72.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.551     0.139    sd_read_write/sd_addr1[28]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.184 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[36]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     0.048    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.381%)  route 0.554ns (72.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.592    -0.572    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  to_xy_bram/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.554     0.146    sd_read_write/sd_addr1[13]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.191    sd_read_write/cmd_out[21]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.053    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       34.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.062ns (20.690%)  route 4.071ns (79.310%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.055     4.798    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.696ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.062ns (21.115%)  route 3.968ns (78.885%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          0.952     4.694    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 34.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[11]/Q
                         net (fo=1, routed)           0.089    -0.340    sd_read_write/cmd_out_reg_n_0_[11]
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.095    -0.463    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.372    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.316    sd_read_write/bit_counter_reg_n_0_[7]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121    -0.350    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.276%)  route 0.096ns (29.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.585    -0.579    sd_read_write/clk_out1
    SLICE_X5Y123         FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.356    sd_read_write/return_state_reg_n_0_[1]
    SLICE_X6Y123         LUT6 (Prop_lut6_I1_O)        0.098    -0.258 r  sd_read_write/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    sd_read_write/state[1]_i_1__0_n_0
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.121    -0.351    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.584    -0.580    sd_read_write/clk_out1
    SLICE_X7Y125         FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.132    -0.307    sd_read_write/cmd_out_reg_n_0_[44]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/cmd_out[45]
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.095    -0.451    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.092    -0.359    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.559    -0.605    video_playback_1/clk_out1
    SLICE_X10Y127        FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  video_playback_1/vsync_pre_delay_2_reg/Q
                         net (fo=1, routed)           0.109    -0.332    video_playback_1/vsync_pre_delay_2
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.828    -0.845    video_playback_1/clk_out1
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.095    -0.497    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.059    -0.438    video_playback_1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.899%)  route 0.168ns (47.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.269    sd_read_write/bit_counter_reg_n_0_[4]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.048    -0.221 r  sd_read_write/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sd_read_write/bit_counter[6]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.133    -0.338    sd_read_write/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.898%)  route 0.094ns (29.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  sd_read_write/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.094    -0.356    sd_read_write/recv_data_reg_n_0_[5]
    SLICE_X3Y123         LUT3 (Prop_lut3_I0_O)        0.101    -0.255 r  sd_read_write/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    sd_read_write/recv_data[6]
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107    -0.377    sd_read_write/recv_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[15]/Q
                         net (fo=1, routed)           0.135    -0.294    sd_read_write/cmd_out_reg_n_0_[15]
    SLICE_X3Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  sd_read_write/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sd_read_write/cmd_out[16]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.809    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.095    -0.463    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091    -0.372    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X1Y126         FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/byte_counter_reg[3]/Q
                         net (fo=6, routed)           0.140    -0.297    sd_read_write/byte_counter_reg_n_0_[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  sd_read_write/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sd_read_write/byte_counter[5]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.858    -0.815    sd_read_write/clk_out1
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.095    -0.469    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.378    sd_read_write/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.806%)  route 0.147ns (44.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.282    sd_read_write/cmd_out_reg_n_0_[12]
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.808    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.371    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        7.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        2.020ns  (logic 0.490ns (24.261%)  route 1.530ns (75.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.328ns = ( 29.672 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.289    29.672    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.393    30.065 r  to_xy_bram/sd_addr_reg[16]/Q
                         net (fo=2, routed)           1.530    31.595    sd_read_write/sd_addr1[16]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.692 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    31.692    sd_read_write/cmd_out[24]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.215    39.294    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.326    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.490ns (26.207%)  route 1.380ns (73.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[25]/Q
                         net (fo=2, routed)           1.380    31.443    sd_read_write/sd_addr1[25]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.540 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    31.540    sd_read_write/cmd_out[33]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.215    39.289    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.072    39.361    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         39.361    
                         arrival time                         -31.540    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.761ns  (logic 0.490ns (27.818%)  route 1.271ns (72.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 29.674 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.291    29.674    to_xy_bram/clk_out2
    SLICE_X2Y116         FDRE                                         r  to_xy_bram/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.393    30.067 r  to_xy_bram/sd_addr_reg[9]/Q
                         net (fo=2, routed)           1.271    31.338    sd_read_write/sd_addr1[9]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.097    31.435 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    31.435    sd_read_write/cmd_out[17]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.032    39.327    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.753ns  (logic 0.490ns (27.944%)  route 1.263ns (72.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns = ( 29.676 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.293    29.676    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    30.069 r  to_xy_bram/sd_addr_reg[1]/Q
                         net (fo=2, routed)           1.263    31.332    sd_read_write/sd_addr1[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[9]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.215    39.296    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.032    39.328    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.328    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.490ns (27.856%)  route 1.269ns (72.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[27]/Q
                         net (fo=2, routed)           1.269    31.332    sd_read_write/sd_addr1[27]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[35]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.215    39.289    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.070    39.359    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         39.359    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.818%)  route 1.210ns (71.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[6]/Q
                         net (fo=2, routed)           1.210    31.278    sd_read_write/sd_addr1[6]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.375 r  sd_read_write/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000    31.375    sd_read_write/cmd_out[14]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.327    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.820%)  route 1.210ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 29.673 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.290    29.673    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.393    30.066 r  to_xy_bram/sd_addr_reg[15]/Q
                         net (fo=2, routed)           1.210    31.276    sd_read_write/sd_addr1[15]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.373 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    31.373    sd_read_write/cmd_out[23]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.215    39.294    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.326    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.662ns  (logic 0.490ns (29.490%)  route 1.172ns (70.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           1.172    31.239    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.336 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    31.336    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.215    39.296    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.326    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.336    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.671%)  route 1.161ns (70.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns = ( 29.671 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.288    29.671    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.393    30.064 r  to_xy_bram/sd_addr_reg[20]/Q
                         net (fo=2, routed)           1.161    31.225    sd_read_write/sd_addr1[20]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.097    31.322 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    31.322    sd_read_write/cmd_out[28]
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.220    39.508    
                         clock uncertainty           -0.215    39.293    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.033    39.326    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                         -31.322    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.640ns  (logic 0.490ns (29.883%)  route 1.150ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[5]/Q
                         net (fo=2, routed)           1.150    31.218    sd_read_write/sd_addr1[5]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.315 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    31.315    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.215    39.295    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.325    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.325    
                         arrival time                         -31.315    
  -------------------------------------------------------------------
                         slack                                  8.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.381%)  route 0.479ns (69.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.590    -0.574    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  to_xy_bram/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.479     0.069    sd_read_write/sd_addr1[21]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.045     0.114 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.114    sd_read_write/cmd_out[29]
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     0.050    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.423%)  route 0.526ns (71.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[3]/Q
                         net (fo=2, routed)           0.526     0.120    sd_read_write/sd_addr1[3]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.165 r  sd_read_write/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.165    sd_read_write/cmd_out[11]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     0.055    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.411%)  route 0.527ns (71.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.527     0.114    sd_read_write/sd_addr1[30]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.159 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.159    sd_read_write/cmd_out[38]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.374%)  route 0.528ns (71.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.528     0.115    sd_read_write/sd_addr1[31]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.160 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.160    sd_read_write/cmd_out[39]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.959%)  route 0.539ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[0]/Q
                         net (fo=2, routed)           0.539     0.132    sd_read_write/sd_addr1[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  sd_read_write/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.177    sd_read_write/cmd_out[8]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.056    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.865%)  route 0.541ns (72.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[2]/Q
                         net (fo=2, routed)           0.541     0.135    sd_read_write/sd_addr1[2]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[10]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.056    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.808%)  route 0.543ns (72.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           0.543     0.136    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     0.055    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.736%)  route 0.545ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.591    -0.573    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  to_xy_bram/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.545     0.135    sd_read_write/sd_addr1[17]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[25]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.053    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.496%)  route 0.551ns (72.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.551     0.139    sd_read_write/sd_addr1[28]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.184 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[36]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     0.048    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.381%)  route 0.554ns (72.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.592    -0.572    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  to_xy_bram/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.554     0.146    sd_read_write/sd_addr1[13]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.191    sd_read_write/cmd_out[21]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.053    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.049ns (42.512%)  route 4.123ns (57.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.687     6.855    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.049ns (43.368%)  route 3.982ns (56.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[5]
                         net (fo=1, routed)           0.324     2.959    get_contour/P[5]
    SLICE_X11Y121        LUT2 (Prop_lut2_I1_O)        0.097     3.056 r  get_contour/xy_bram_i_37/O
                         net (fo=29, routed)          3.657     6.713    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 3.049ns (43.525%)  route 3.956ns (56.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[1]
                         net (fo=1, routed)           0.442     3.076    get_contour/P[1]
    SLICE_X12Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.173 r  get_contour/xy_bram_i_41/O
                         net (fo=29, routed)          3.515     6.688    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 3.049ns (43.574%)  route 3.948ns (56.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.522     6.680    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.535    
                         clock uncertainty           -0.215     9.321    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.895    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.049ns (44.051%)  route 3.872ns (55.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.447     6.604    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.146     9.242    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.462    
                         clock uncertainty           -0.215     9.248    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.822    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.049ns (44.239%)  route 3.843ns (55.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 9.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.407     6.575    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.176     9.272    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.492    
                         clock uncertainty           -0.215     9.277    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.835    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 3.049ns (44.317%)  route 3.831ns (55.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[11]
                         net (fo=1, routed)           0.422     3.056    get_contour/P[11]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.153 r  get_contour/xy_bram_i_31/O
                         net (fo=29, routed)          3.409     6.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 3.049ns (44.366%)  route 3.823ns (55.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[3]
                         net (fo=1, routed)           0.470     3.104    get_contour/P[3]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.201 r  get_contour/xy_bram_i_39/O
                         net (fo=29, routed)          3.354     6.555    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.049ns (44.431%)  route 3.813ns (55.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[8]
                         net (fo=1, routed)           0.428     3.062    get_contour/P[8]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.159 r  get_contour/xy_bram_i_34/O
                         net (fo=29, routed)          3.386     6.545    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 3.049ns (44.468%)  route 3.808ns (55.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[14]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[14]
    SLICE_X11Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_28/O
                         net (fo=29, routed)          3.372     6.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.255%)  route 0.555ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[2]/Q
                         net (fo=1, routed)           0.555     0.120    to_xy_bram/dout_reg[7][2]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.057     0.014    to_xy_bram/sd_info_for_bram_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.694%)  route 0.575ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[3]/Q
                         net (fo=1, routed)           0.575     0.140    to_xy_bram/dout_reg[7][3]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.059     0.016    to_xy_bram/sd_info_for_bram_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[1]/Q
                         net (fo=1, routed)           0.577     0.143    to_xy_bram/dout_reg[7][1]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.055     0.014    to_xy_bram/sd_info_for_bram_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.078%)  route 0.598ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[5]/Q
                         net (fo=1, routed)           0.598     0.163    to_xy_bram/dout_reg[7][5]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.017    to_xy_bram/sd_info_for_bram_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.198%)  route 0.634ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[0]/Q
                         net (fo=1, routed)           0.634     0.200    to_xy_bram/dout_reg[7][0]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.059     0.018    to_xy_bram/sd_info_for_bram_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.820%)  route 0.633ns (75.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.633     0.220    to_xy_bram/sd_read_available
    SLICE_X7Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  to_xy_bram/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.265    to_xy_bram/index[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     0.050    to_xy_bram/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[7]/Q
                         net (fo=1, routed)           0.681     0.245    to_xy_bram/dout_reg[7][7]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.017    to_xy_bram/sd_info_for_bram_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[6]/Q
                         net (fo=1, routed)           0.684     0.248    to_xy_bram/dout_reg[7][6]
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.857    -0.815    to_xy_bram/clk_out2
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.061     0.017    to_xy_bram/sd_info_for_bram_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.130%)  route 0.695ns (76.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.695     0.281    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  to_xy_bram/state_i_1/O
                         net (fo=1, routed)           0.000     0.326    to_xy_bram/state_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     0.051    to_xy_bram/state_reg
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.104%)  route 0.696ns (76.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.696     0.282    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  to_xy_bram/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    to_xy_bram/index[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     0.050    to_xy_bram/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.049ns (42.512%)  route 4.123ns (57.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.687     6.855    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.049ns (43.368%)  route 3.982ns (56.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[5]
                         net (fo=1, routed)           0.324     2.959    get_contour/P[5]
    SLICE_X11Y121        LUT2 (Prop_lut2_I1_O)        0.097     3.056 r  get_contour/xy_bram_i_37/O
                         net (fo=29, routed)          3.657     6.713    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 3.049ns (43.525%)  route 3.956ns (56.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[1]
                         net (fo=1, routed)           0.442     3.076    get_contour/P[1]
    SLICE_X12Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.173 r  get_contour/xy_bram_i_41/O
                         net (fo=29, routed)          3.515     6.688    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 3.049ns (43.574%)  route 3.948ns (56.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.522     6.680    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.535    
                         clock uncertainty           -0.211     9.324    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.898    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.049ns (44.051%)  route 3.872ns (55.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.447     6.604    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.146     9.242    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.462    
                         clock uncertainty           -0.211     9.251    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.825    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.049ns (44.239%)  route 3.843ns (55.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 9.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.407     6.575    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.176     9.272    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.492    
                         clock uncertainty           -0.211     9.281    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.839    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 3.049ns (44.317%)  route 3.831ns (55.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[11]
                         net (fo=1, routed)           0.422     3.056    get_contour/P[11]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.153 r  get_contour/xy_bram_i_31/O
                         net (fo=29, routed)          3.409     6.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 3.049ns (44.366%)  route 3.823ns (55.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[3]
                         net (fo=1, routed)           0.470     3.104    get_contour/P[3]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.201 r  get_contour/xy_bram_i_39/O
                         net (fo=29, routed)          3.354     6.555    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.049ns (44.431%)  route 3.813ns (55.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[8]
                         net (fo=1, routed)           0.428     3.062    get_contour/P[8]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.159 r  get_contour/xy_bram_i_34/O
                         net (fo=29, routed)          3.386     6.545    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 3.049ns (44.468%)  route 3.808ns (55.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[14]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[14]
    SLICE_X11Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_28/O
                         net (fo=29, routed)          3.372     6.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.255%)  route 0.555ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[2]/Q
                         net (fo=1, routed)           0.555     0.120    to_xy_bram/dout_reg[7][2]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.057     0.010    to_xy_bram/sd_info_for_bram_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.694%)  route 0.575ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[3]/Q
                         net (fo=1, routed)           0.575     0.140    to_xy_bram/dout_reg[7][3]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.059     0.012    to_xy_bram/sd_info_for_bram_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[1]/Q
                         net (fo=1, routed)           0.577     0.143    to_xy_bram/dout_reg[7][1]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.055     0.010    to_xy_bram/sd_info_for_bram_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.078%)  route 0.598ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[5]/Q
                         net (fo=1, routed)           0.598     0.163    to_xy_bram/dout_reg[7][5]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.013    to_xy_bram/sd_info_for_bram_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.198%)  route 0.634ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[0]/Q
                         net (fo=1, routed)           0.634     0.200    to_xy_bram/dout_reg[7][0]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.059     0.014    to_xy_bram/sd_info_for_bram_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.820%)  route 0.633ns (75.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.633     0.220    to_xy_bram/sd_read_available
    SLICE_X7Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  to_xy_bram/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.265    to_xy_bram/index[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     0.046    to_xy_bram/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[7]/Q
                         net (fo=1, routed)           0.681     0.245    to_xy_bram/dout_reg[7][7]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.013    to_xy_bram/sd_info_for_bram_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[6]/Q
                         net (fo=1, routed)           0.684     0.248    to_xy_bram/dout_reg[7][6]
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.857    -0.815    to_xy_bram/clk_out2
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.061     0.013    to_xy_bram/sd_info_for_bram_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.130%)  route 0.695ns (76.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.695     0.281    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  to_xy_bram/state_i_1/O
                         net (fo=1, routed)           0.000     0.326    to_xy_bram/state_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     0.047    to_xy_bram/state_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.104%)  route 0.696ns (76.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.696     0.282    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  to_xy_bram/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    to_xy_bram/index[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     0.046    to_xy_bram/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.438ns (6.346%)  route 6.464ns (93.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.453     6.580    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.292     9.607    
                         clock uncertainty           -0.074     9.533    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.107    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.438ns (6.591%)  route 6.207ns (93.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.195     6.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.218     9.314    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.292     9.606    
                         clock uncertainty           -0.074     9.532    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.106    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.050    -0.377    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[9]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.047    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.368    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[1]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[1]
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.120    -0.388    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y109         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.309    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.807    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.076    -0.382    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 get_contour/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_curr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.565    -0.599    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/addr_reg[12]/Q
                         net (fo=3, routed)           0.097    -0.361    get_contour/Q[12]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  get_contour/addr_curr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    get_contour/addr_curr[12]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.835    -0.838    get_contour/clk_out2
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.392    get_contour/addr_curr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.581%)  route 0.108ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X0Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.318    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.870    -0.803    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.076    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]_0[4]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.076    -0.402    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.385    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[8]
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.806    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.013    -0.468    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.019%)  route 0.111ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.111    -0.317    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[10]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.403    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y105        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.071    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y105         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]_0[6]
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.867    -0.805    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.411    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       34.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.492ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.062ns (20.289%)  route 4.172ns (79.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.157     4.899    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[7]/C
                         clock pessimism              0.346    39.636    
                         clock uncertainty           -0.095    39.541    
    SLICE_X0Y114         FDRE (Setup_fdre_C_CE)      -0.150    39.391    sd_read_write/cmd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         39.391    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 34.492    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.586ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.062ns (20.664%)  route 4.077ns (79.336%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.062     4.804    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X0Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 34.586    

Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.062ns (20.690%)  route 4.071ns (79.310%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          1.055     4.798    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.696ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.062ns (21.115%)  route 3.968ns (78.885%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.282    -0.335    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.313    -0.022 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.634     0.612    sd_read_write/bit_counter_reg_n_0_[2]
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.219     0.831 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.656     1.486    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X2Y126         LUT5 (Prop_lut5_I0_O)        0.239     1.725 r  sd_read_write/bit_counter[9]_i_5/O
                         net (fo=2, routed)           0.560     2.286    sd_read_write/bit_counter[9]_i_5_n_0
    SLICE_X4Y126         LUT3 (Prop_lut3_I0_O)        0.097     2.383 r  sd_read_write/state[4]_i_5/O
                         net (fo=7, routed)           0.552     2.935    sd_read_write/state[4]_i_5_n_0
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.097     3.032 r  sd_read_write/data_sig[7]_i_3/O
                         net (fo=3, routed)           0.614     3.645    sd_read_write/data_sig[7]_i_3_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.097     3.742 r  sd_read_write/cmd_out[47]_i_1/O
                         net (fo=56, routed)          0.952     4.694    sd_read_write/cmd_out[47]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.346    39.635    
                         clock uncertainty           -0.095    39.540    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.150    39.390    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 34.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[11]/Q
                         net (fo=1, routed)           0.089    -0.340    sd_read_write/cmd_out_reg_n_0_[11]
    SLICE_X0Y114         LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.095    -0.463    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091    -0.372    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.316    sd_read_write/bit_counter_reg_n_0_[7]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121    -0.350    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.276%)  route 0.096ns (29.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.585    -0.579    sd_read_write/clk_out1
    SLICE_X5Y123         FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.356    sd_read_write/return_state_reg_n_0_[1]
    SLICE_X6Y123         LUT6 (Prop_lut6_I1_O)        0.098    -0.258 r  sd_read_write/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    sd_read_write/state[1]_i_1__0_n_0
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X6Y123         FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.121    -0.351    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.584    -0.580    sd_read_write/clk_out1
    SLICE_X7Y125         FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.132    -0.307    sd_read_write/cmd_out_reg_n_0_[44]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sd_read_write/cmd_out[45]
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.852    -0.820    sd_read_write/clk_out1
    SLICE_X7Y123         FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.095    -0.451    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.092    -0.359    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.559    -0.605    video_playback_1/clk_out1
    SLICE_X10Y127        FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  video_playback_1/vsync_pre_delay_2_reg/Q
                         net (fo=1, routed)           0.109    -0.332    video_playback_1/vsync_pre_delay_2
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.828    -0.845    video_playback_1/clk_out1
    SLICE_X10Y128        FDRE                                         r  video_playback_1/vsync_reg/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.095    -0.497    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.059    -0.438    video_playback_1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.899%)  route 0.168ns (47.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X0Y126         FDRE                                         r  sd_read_write/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/bit_counter_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.269    sd_read_write/bit_counter_reg_n_0_[4]
    SLICE_X2Y126         LUT4 (Prop_lut4_I1_O)        0.048    -0.221 r  sd_read_write/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sd_read_write/bit_counter[6]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X2Y126         FDRE                                         r  sd_read_write/bit_counter_reg[6]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.133    -0.338    sd_read_write/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/recv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.898%)  route 0.094ns (29.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  sd_read_write/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.094    -0.356    sd_read_write/recv_data_reg_n_0_[5]
    SLICE_X3Y123         LUT3 (Prop_lut3_I0_O)        0.101    -0.255 r  sd_read_write/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    sd_read_write/recv_data[6]
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.817    sd_read_write/clk_out1
    SLICE_X3Y123         FDRE                                         r  sd_read_write/recv_data_reg[6]/C
                         clock pessimism              0.239    -0.578    
                         clock uncertainty            0.095    -0.484    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.107    -0.377    sd_read_write/recv_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X3Y115         FDRE                                         r  sd_read_write/cmd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[15]/Q
                         net (fo=1, routed)           0.135    -0.294    sd_read_write/cmd_out_reg_n_0_[15]
    SLICE_X3Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  sd_read_write/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    sd_read_write/cmd_out[16]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.809    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[16]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.095    -0.463    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091    -0.372    sd_read_write/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.578    sd_read_write/clk_out1
    SLICE_X1Y126         FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sd_read_write/byte_counter_reg[3]/Q
                         net (fo=6, routed)           0.140    -0.297    sd_read_write/byte_counter_reg_n_0_[3]
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  sd_read_write/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    sd_read_write/byte_counter[5]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.858    -0.815    sd_read_write/clk_out1
    SLICE_X1Y127         FDRE                                         r  sd_read_write/byte_counter_reg[5]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.095    -0.469    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091    -0.378    sd_read_write/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.806%)  route 0.147ns (44.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.570    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.147    -0.282    sd_read_write/cmd_out_reg_n_0_[12]
    SLICE_X0Y115         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.865    -0.808    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091    -0.371    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        7.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        2.020ns  (logic 0.490ns (24.261%)  route 1.530ns (75.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.328ns = ( 29.672 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.289    29.672    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.393    30.065 r  to_xy_bram/sd_addr_reg[16]/Q
                         net (fo=2, routed)           1.530    31.595    sd_read_write/sd_addr1[16]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.692 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    31.692    sd_read_write/cmd_out[24]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.211    39.298    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.330    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.490ns (26.207%)  route 1.380ns (73.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[25]/Q
                         net (fo=2, routed)           1.380    31.443    sd_read_write/sd_addr1[25]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.540 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    31.540    sd_read_write/cmd_out[33]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.211    39.293    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.072    39.365    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         39.365    
                         arrival time                         -31.540    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.761ns  (logic 0.490ns (27.818%)  route 1.271ns (72.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 29.674 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.291    29.674    to_xy_bram/clk_out2
    SLICE_X2Y116         FDRE                                         r  to_xy_bram/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.393    30.067 r  to_xy_bram/sd_addr_reg[9]/Q
                         net (fo=2, routed)           1.271    31.338    sd_read_write/sd_addr1[9]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.097    31.435 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    31.435    sd_read_write/cmd_out[17]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.032    39.331    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.753ns  (logic 0.490ns (27.944%)  route 1.263ns (72.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns = ( 29.676 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.293    29.676    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    30.069 r  to_xy_bram/sd_addr_reg[1]/Q
                         net (fo=2, routed)           1.263    31.332    sd_read_write/sd_addr1[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[9]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.211    39.300    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.032    39.332    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.332    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.490ns (27.856%)  route 1.269ns (72.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[27]/Q
                         net (fo=2, routed)           1.269    31.332    sd_read_write/sd_addr1[27]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[35]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.211    39.293    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.070    39.363    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         39.363    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.818%)  route 1.210ns (71.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[6]/Q
                         net (fo=2, routed)           1.210    31.278    sd_read_write/sd_addr1[6]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.375 r  sd_read_write/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000    31.375    sd_read_write/cmd_out[14]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.331    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.820%)  route 1.210ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 29.673 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.290    29.673    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.393    30.066 r  to_xy_bram/sd_addr_reg[15]/Q
                         net (fo=2, routed)           1.210    31.276    sd_read_write/sd_addr1[15]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.373 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    31.373    sd_read_write/cmd_out[23]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.211    39.298    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.330    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.662ns  (logic 0.490ns (29.490%)  route 1.172ns (70.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           1.172    31.239    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.336 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    31.336    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.211    39.300    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.330    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.336    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.671%)  route 1.161ns (70.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns = ( 29.671 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.288    29.671    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.393    30.064 r  to_xy_bram/sd_addr_reg[20]/Q
                         net (fo=2, routed)           1.161    31.225    sd_read_write/sd_addr1[20]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.097    31.322 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    31.322    sd_read_write/cmd_out[28]
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.220    39.508    
                         clock uncertainty           -0.211    39.297    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.033    39.330    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.322    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        1.640ns  (logic 0.490ns (29.883%)  route 1.150ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[5]/Q
                         net (fo=2, routed)           1.150    31.218    sd_read_write/sd_addr1[5]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.315 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    31.315    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.329    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.329    
                         arrival time                         -31.315    
  -------------------------------------------------------------------
                         slack                                  8.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.381%)  route 0.479ns (69.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.590    -0.574    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  to_xy_bram/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.479     0.069    sd_read_write/sd_addr1[21]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.045     0.114 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.114    sd_read_write/cmd_out[29]
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     0.046    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.423%)  route 0.526ns (71.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[3]/Q
                         net (fo=2, routed)           0.526     0.120    sd_read_write/sd_addr1[3]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.165 r  sd_read_write/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.165    sd_read_write/cmd_out[11]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     0.051    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.411%)  route 0.527ns (71.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.527     0.114    sd_read_write/sd_addr1[30]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.159 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.159    sd_read_write/cmd_out[38]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.045    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.374%)  route 0.528ns (71.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.528     0.115    sd_read_write/sd_addr1[31]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.160 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.160    sd_read_write/cmd_out[39]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.045    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.959%)  route 0.539ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[0]/Q
                         net (fo=2, routed)           0.539     0.132    sd_read_write/sd_addr1[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  sd_read_write/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.177    sd_read_write/cmd_out[8]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.052    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.865%)  route 0.541ns (72.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[2]/Q
                         net (fo=2, routed)           0.541     0.135    sd_read_write/sd_addr1[2]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[10]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.052    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.808%)  route 0.543ns (72.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           0.543     0.136    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     0.051    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.736%)  route 0.545ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.591    -0.573    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  to_xy_bram/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.545     0.135    sd_read_write/sd_addr1[17]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[25]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.211    -0.043    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.496%)  route 0.551ns (72.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.551     0.139    sd_read_write/sd_addr1[28]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.184 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[36]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     0.044    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.381%)  route 0.554ns (72.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.592    -0.572    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  to_xy_bram/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.554     0.146    sd_read_write/sd_addr1[13]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.191    sd_read_write/cmd_out[21]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.211    -0.043    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        7.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        2.020ns  (logic 0.490ns (24.261%)  route 1.530ns (75.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.328ns = ( 29.672 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.289    29.672    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.393    30.065 r  to_xy_bram/sd_addr_reg[16]/Q
                         net (fo=2, routed)           1.530    31.595    sd_read_write/sd_addr1[16]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.692 r  sd_read_write/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    31.692    sd_read_write/cmd_out[24]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[24]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.211    39.298    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.330    sd_read_write/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.870ns  (logic 0.490ns (26.207%)  route 1.380ns (73.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[25]/Q
                         net (fo=2, routed)           1.380    31.443    sd_read_write/sd_addr1[25]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.540 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    31.540    sd_read_write/cmd_out[33]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.211    39.293    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.072    39.365    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         39.365    
                         arrival time                         -31.540    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.761ns  (logic 0.490ns (27.818%)  route 1.271ns (72.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.326ns = ( 29.674 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.291    29.674    to_xy_bram/clk_out2
    SLICE_X2Y116         FDRE                                         r  to_xy_bram/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.393    30.067 r  to_xy_bram/sd_addr_reg[9]/Q
                         net (fo=2, routed)           1.271    31.338    sd_read_write/sd_addr1[9]
    SLICE_X3Y116         LUT6 (Prop_lut6_I0_O)        0.097    31.435 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000    31.435    sd_read_write/cmd_out[17]
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X3Y116         FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.032    39.331    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.753ns  (logic 0.490ns (27.944%)  route 1.263ns (72.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns = ( 29.676 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.293    29.676    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.393    30.069 r  to_xy_bram/sd_addr_reg[1]/Q
                         net (fo=2, routed)           1.263    31.332    sd_read_write/sd_addr1[1]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[9]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.211    39.300    
    SLICE_X1Y114         FDRE (Setup_fdre_C_D)        0.032    39.332    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.332    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.490ns (27.856%)  route 1.269ns (72.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 39.283 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.330ns = ( 29.670 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.287    29.670    to_xy_bram/clk_out2
    SLICE_X2Y120         FDRE                                         r  to_xy_bram/sd_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.393    30.063 r  to_xy_bram/sd_addr_reg[27]/Q
                         net (fo=2, routed)           1.269    31.332    sd_read_write/sd_addr1[27]
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.097    31.429 r  sd_read_write/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    31.429    sd_read_write/cmd_out[35]
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.187    39.283    sd_read_write/clk_out1
    SLICE_X2Y122         FDRE                                         r  sd_read_write/cmd_out_reg[35]/C
                         clock pessimism              0.220    39.504    
                         clock uncertainty           -0.211    39.293    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.070    39.363    sd_read_write/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         39.363    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.818%)  route 1.210ns (71.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[6]/Q
                         net (fo=2, routed)           1.210    31.278    sd_read_write/sd_addr1[6]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.375 r  sd_read_write/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000    31.375    sd_read_write/cmd_out[14]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032    39.331    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.331    
                         arrival time                         -31.375    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.700ns  (logic 0.490ns (28.820%)  route 1.210ns (71.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.327ns = ( 29.673 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.290    29.673    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.393    30.066 r  to_xy_bram/sd_addr_reg[15]/Q
                         net (fo=2, routed)           1.210    31.276    sd_read_write/sd_addr1[15]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.097    31.373 r  sd_read_write/cmd_out[23]_i_1/O
                         net (fo=1, routed)           0.000    31.373    sd_read_write/cmd_out[23]
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.192    39.288    sd_read_write/clk_out1
    SLICE_X1Y117         FDRE                                         r  sd_read_write/cmd_out_reg[23]/C
                         clock pessimism              0.220    39.509    
                         clock uncertainty           -0.211    39.298    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.330    sd_read_write/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.373    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.662ns  (logic 0.490ns (29.490%)  route 1.172ns (70.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 39.290 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           1.172    31.239    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.097    31.336 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000    31.336    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.194    39.290    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.220    39.511    
                         clock uncertainty           -0.211    39.300    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.030    39.330    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.336    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.651ns  (logic 0.490ns (29.671%)  route 1.161ns (70.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.329ns = ( 29.671 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.288    29.671    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.393    30.064 r  to_xy_bram/sd_addr_reg[20]/Q
                         net (fo=2, routed)           1.161    31.225    sd_read_write/sd_addr1[20]
    SLICE_X3Y118         LUT6 (Prop_lut6_I0_O)        0.097    31.322 r  sd_read_write/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    31.322    sd_read_write/cmd_out[28]
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.191    39.287    sd_read_write/clk_out1
    SLICE_X3Y118         FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.220    39.508    
                         clock uncertainty           -0.211    39.297    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.033    39.330    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.330    
                         arrival time                         -31.322    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 to_xy_bram/sd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        1.640ns  (logic 0.490ns (29.883%)  route 1.150ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 39.289 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( 29.675 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.292    29.675    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.393    30.068 r  to_xy_bram/sd_addr_reg[5]/Q
                         net (fo=2, routed)           1.150    31.218    sd_read_write/sd_addr1[5]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.097    31.315 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    31.315    sd_read_write/cmd_out[13]
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.193    39.289    sd_read_write/clk_out1
    SLICE_X0Y115         FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.220    39.510    
                         clock uncertainty           -0.211    39.299    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.030    39.329    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.329    
                         arrival time                         -31.315    
  -------------------------------------------------------------------
                         slack                                  8.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.381%)  route 0.479ns (69.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.590    -0.574    to_xy_bram/clk_out2
    SLICE_X2Y119         FDRE                                         r  to_xy_bram/sd_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  to_xy_bram/sd_addr_reg[21]/Q
                         net (fo=2, routed)           0.479     0.069    sd_read_write/sd_addr1[21]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.045     0.114 r  sd_read_write/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.114    sd_read_write/cmd_out[29]
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.812    sd_read_write/clk_out1
    SLICE_X1Y119         FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.091     0.046    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.423%)  route 0.526ns (71.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[3]/Q
                         net (fo=2, routed)           0.526     0.120    sd_read_write/sd_addr1[3]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.165 r  sd_read_write/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.165    sd_read_write/cmd_out[11]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     0.051    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.411%)  route 0.527ns (71.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.527     0.114    sd_read_write/sd_addr1[30]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.159 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.159    sd_read_write/cmd_out[38]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.045    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.374%)  route 0.528ns (71.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.528     0.115    sd_read_write/sd_addr1[31]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.160 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.160    sd_read_write/cmd_out[39]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     0.045    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.209ns (27.959%)  route 0.539ns (72.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[0]/Q
                         net (fo=2, routed)           0.539     0.132    sd_read_write/sd_addr1[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  sd_read_write/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.177    sd_read_write/cmd_out[8]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[8]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.052    sd_read_write/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.865%)  route 0.541ns (72.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y114         FDRE                                         r  to_xy_bram/sd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[2]/Q
                         net (fo=2, routed)           0.541     0.135    sd_read_write/sd_addr1[2]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[10]
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X1Y114         FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.092     0.052    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.808%)  route 0.543ns (72.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.594    -0.570    to_xy_bram/clk_out2
    SLICE_X2Y115         FDRE                                         r  to_xy_bram/sd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  to_xy_bram/sd_addr_reg[4]/Q
                         net (fo=2, routed)           0.543     0.136    sd_read_write/sd_addr1[4]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.181 r  sd_read_write/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.181    sd_read_write/cmd_out[12]
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.866    -0.807    sd_read_write/clk_out1
    SLICE_X0Y114         FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     0.051    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.736%)  route 0.545ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.591    -0.573    to_xy_bram/clk_out2
    SLICE_X2Y118         FDRE                                         r  to_xy_bram/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  to_xy_bram/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.545     0.135    sd_read_write/sd_addr1[17]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[25]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.211    -0.043    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.496%)  route 0.551ns (72.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.588    -0.576    to_xy_bram/clk_out2
    SLICE_X2Y121         FDRE                                         r  to_xy_bram/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  to_xy_bram/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.551     0.139    sd_read_write/sd_addr1[28]
    SLICE_X1Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.184 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[36]
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.814    sd_read_write/clk_out1
    SLICE_X1Y121         FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     0.044    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 to_xy_bram/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.381%)  route 0.554ns (72.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.592    -0.572    to_xy_bram/clk_out2
    SLICE_X2Y117         FDRE                                         r  to_xy_bram/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  to_xy_bram/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.554     0.146    sd_read_write/sd_addr1[13]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.191    sd_read_write/cmd_out[21]
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.810    sd_read_write/clk_out1
    SLICE_X3Y117         FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.211    -0.043    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.092     0.049    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.049ns (42.512%)  route 4.123ns (57.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.687     6.855    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.049ns (43.368%)  route 3.982ns (56.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[5]
                         net (fo=1, routed)           0.324     2.959    get_contour/P[5]
    SLICE_X11Y121        LUT2 (Prop_lut2_I1_O)        0.097     3.056 r  get_contour/xy_bram_i_37/O
                         net (fo=29, routed)          3.657     6.713    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 3.049ns (43.525%)  route 3.956ns (56.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[1]
                         net (fo=1, routed)           0.442     3.076    get_contour/P[1]
    SLICE_X12Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.173 r  get_contour/xy_bram_i_41/O
                         net (fo=29, routed)          3.515     6.688    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 3.049ns (43.574%)  route 3.948ns (56.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.522     6.680    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.535    
                         clock uncertainty           -0.215     9.321    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.895    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.049ns (44.051%)  route 3.872ns (55.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.447     6.604    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.146     9.242    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.462    
                         clock uncertainty           -0.215     9.248    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.822    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.822    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.049ns (44.239%)  route 3.843ns (55.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 9.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.407     6.575    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.176     9.272    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.492    
                         clock uncertainty           -0.215     9.277    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.835    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 3.049ns (44.317%)  route 3.831ns (55.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[11]
                         net (fo=1, routed)           0.422     3.056    get_contour/P[11]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.153 r  get_contour/xy_bram_i_31/O
                         net (fo=29, routed)          3.409     6.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 3.049ns (44.366%)  route 3.823ns (55.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[3]
                         net (fo=1, routed)           0.470     3.104    get_contour/P[3]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.201 r  get_contour/xy_bram_i_39/O
                         net (fo=29, routed)          3.354     6.555    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.049ns (44.431%)  route 3.813ns (55.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[8]
                         net (fo=1, routed)           0.428     3.062    get_contour/P[8]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.159 r  get_contour/xy_bram_i_34/O
                         net (fo=29, routed)          3.386     6.545    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.215     9.276    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442     8.834    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 3.049ns (44.468%)  route 3.808ns (55.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[14]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[14]
    SLICE_X11Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_28/O
                         net (fo=29, routed)          3.372     6.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.215     9.279    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442     8.837    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.255%)  route 0.555ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[2]/Q
                         net (fo=1, routed)           0.555     0.120    to_xy_bram/dout_reg[7][2]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.057     0.014    to_xy_bram/sd_info_for_bram_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.694%)  route 0.575ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[3]/Q
                         net (fo=1, routed)           0.575     0.140    to_xy_bram/dout_reg[7][3]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.059     0.016    to_xy_bram/sd_info_for_bram_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[1]/Q
                         net (fo=1, routed)           0.577     0.143    to_xy_bram/dout_reg[7][1]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.055     0.014    to_xy_bram/sd_info_for_bram_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.078%)  route 0.598ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[5]/Q
                         net (fo=1, routed)           0.598     0.163    to_xy_bram/dout_reg[7][5]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.017    to_xy_bram/sd_info_for_bram_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.198%)  route 0.634ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[0]/Q
                         net (fo=1, routed)           0.634     0.200    to_xy_bram/dout_reg[7][0]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.059     0.018    to_xy_bram/sd_info_for_bram_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.820%)  route 0.633ns (75.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.633     0.220    to_xy_bram/sd_read_available
    SLICE_X7Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  to_xy_bram/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.265    to_xy_bram/index[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     0.050    to_xy_bram/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[7]/Q
                         net (fo=1, routed)           0.681     0.245    to_xy_bram/dout_reg[7][7]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.017    to_xy_bram/sd_info_for_bram_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[6]/Q
                         net (fo=1, routed)           0.684     0.248    to_xy_bram/dout_reg[7][6]
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.857    -0.815    to_xy_bram/clk_out2
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.215    -0.044    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.061     0.017    to_xy_bram/sd_info_for_bram_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.130%)  route 0.695ns (76.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.695     0.281    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  to_xy_bram/state_i_1/O
                         net (fo=1, routed)           0.000     0.326    to_xy_bram/state_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     0.051    to_xy_bram/state_reg
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.104%)  route 0.696ns (76.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.696     0.282    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  to_xy_bram/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    to_xy_bram/index[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     0.050    to_xy_bram/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.438ns (6.346%)  route 6.464ns (93.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.453     6.580    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.292     9.607    
                         clock uncertainty           -0.074     9.533    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.107    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 to_xy_bram/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.438ns (6.591%)  route 6.207ns (93.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.295    -0.322    to_xy_bram/clk_out2
    SLICE_X4Y112         FDRE                                         r  to_xy_bram/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.341     0.019 r  to_xy_bram/done_reg/Q
                         net (fo=56, routed)          1.012     1.031    to_xy_bram/LED_OBUF[0]
    SLICE_X9Y113         LUT3 (Prop_lut3_I1_O)        0.097     1.128 r  to_xy_bram/xy_bram_i_5/O
                         net (fo=39, routed)          5.195     6.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.218     9.314    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.292     9.606    
                         clock uncertainty           -0.074     9.532    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.426     9.106    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[13]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[14]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[15]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[16]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 3.154ns (45.734%)  route 3.742ns (54.266%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.374     6.514    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.132     9.228    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[17]/C
                         clock pessimism              0.363     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X11Y114        FDRE (Setup_fdre_C_CE)      -0.150     9.366    get_contour/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[11]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.154ns (45.746%)  route 3.741ns (54.254%))
  Logic Levels:           12  (CARRY4=6 LUT1=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.235    -0.382    get_contour/clk_out2
    SLICE_X10Y111        FDRE                                         r  get_contour/addr_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.361    -0.021 f  get_contour/addr_curr_reg[7]/Q
                         net (fo=17, routed)          0.946     0.925    get_contour/addr_curr_reg_n_0_[7]
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.202     1.127 r  get_contour/state2_inferred__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.127    get_contour/state2_inferred__1_carry__0_i_8_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.539 r  get_contour/state2_inferred__1_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.539    get_contour/state2_inferred__1_carry__0_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.773 f  get_contour/state2_inferred__1_carry__1_i_1/O[3]
                         net (fo=4, routed)           0.598     2.371    get_contour/state3[13]
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.234     2.605 r  get_contour/state2_inferred__1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.605    get_contour/state2_inferred__1_carry__2_i_5_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.000 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.000    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.181 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.588     3.769    get_contour/state24_in[19]
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.230     3.999 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.999    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.300 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.300    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.473 f  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.470     4.943    get_contour/state15_out
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.237     5.180 f  get_contour/state[1]_i_3/O
                         net (fo=2, routed)           0.593     5.773    get_contour/state[1]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.097     5.870 f  get_contour/addr[18]_i_3/O
                         net (fo=1, routed)           0.174     6.044    get_contour/addr[18]_i_3_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I3_O)        0.097     6.141 r  get_contour/addr[18]_i_1/O
                         net (fo=19, routed)          0.372     6.513    get_contour/addr[18]_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.133     9.229    get_contour/clk_out2
    SLICE_X11Y113        FDRE                                         r  get_contour/addr_reg[18]/C
                         clock pessimism              0.363     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y113        FDRE (Setup_fdre_C_CE)      -0.150     9.367    get_contour/addr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.050    -0.377    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[9]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.047    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.368    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[1]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.045    -0.323 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[1]
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X10Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.120    -0.388    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y109         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.309    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.807    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y110         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.076    -0.382    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 get_contour/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/addr_curr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.565    -0.599    get_contour/clk_out2
    SLICE_X11Y114        FDRE                                         r  get_contour/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/addr_reg[12]/Q
                         net (fo=3, routed)           0.097    -0.361    get_contour/Q[12]
    SLICE_X10Y114        LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  get_contour/addr_curr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    get_contour/addr_curr[12]_i_1_n_0
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.835    -0.838    get_contour/clk_out2
    SLICE_X10Y114        FDRE                                         r  get_contour/addr_curr_reg[12]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.392    get_contour/addr_curr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.581%)  route 0.108ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X0Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.108    -0.318    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.870    -0.803    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.076    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]_0[4]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.076    -0.402    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.596    -0.568    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.385    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[8]
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.866    -0.806    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y107         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.013    -0.468    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.019%)  route 0.111ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.595    -0.569    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X0Y112         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.111    -0.317    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[10]
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.869    -0.804    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X1Y111         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.403    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.569    -0.595    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y105        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X13Y106        FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.071    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.597    -0.567    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X4Y105         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]_0[6]
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.867    -0.805    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y106         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.066    -0.411    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.049ns (42.512%)  route 4.123ns (57.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.687     6.855    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.049ns (43.368%)  route 3.982ns (56.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[5]
                         net (fo=1, routed)           0.324     2.959    get_contour/P[5]
    SLICE_X11Y121        LUT2 (Prop_lut2_I1_O)        0.097     3.056 r  get_contour/xy_bram_i_37/O
                         net (fo=29, routed)          3.657     6.713    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 3.049ns (43.525%)  route 3.956ns (56.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[1]
                         net (fo=1, routed)           0.442     3.076    get_contour/P[1]
    SLICE_X12Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.173 r  get_contour/xy_bram_i_41/O
                         net (fo=29, routed)          3.515     6.688    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 3.049ns (43.574%)  route 3.948ns (56.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.522     6.680    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.219     9.315    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.535    
                         clock uncertainty           -0.211     9.324    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.898    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 3.049ns (44.051%)  route 3.872ns (55.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[15]
                         net (fo=1, routed)           0.426     3.061    get_contour/P[15]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.158 r  get_contour/xy_bram_i_27/O
                         net (fo=39, routed)          3.447     6.604    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.146     9.242    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.462    
                         clock uncertainty           -0.211     9.251    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.825    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 3.049ns (44.239%)  route 3.843ns (55.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 9.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[10]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[10]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_32/O
                         net (fo=29, routed)          3.407     6.575    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.176     9.272    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.492    
                         clock uncertainty           -0.211     9.281    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.839    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 3.049ns (44.317%)  route 3.831ns (55.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[11]
                         net (fo=1, routed)           0.422     3.056    get_contour/P[11]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.153 r  get_contour/xy_bram_i_31/O
                         net (fo=29, routed)          3.409     6.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 3.049ns (44.366%)  route 3.823ns (55.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[3]
                         net (fo=1, routed)           0.470     3.104    get_contour/P[3]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.097     3.201 r  get_contour/xy_bram_i_39/O
                         net (fo=29, routed)          3.354     6.555    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 3.049ns (44.431%)  route 3.813ns (55.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[8]
                         net (fo=1, routed)           0.428     3.062    get_contour/P[8]
    SLICE_X11Y122        LUT2 (Prop_lut2_I1_O)        0.097     3.159 r  get_contour/xy_bram_i_34/O
                         net (fo=29, routed)          3.386     6.545    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.175     9.271    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.491    
                         clock uncertainty           -0.211     9.280    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.442     8.838    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 3.049ns (44.468%)  route 3.808ns (55.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 9.274 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         1.300    -0.317    video_playback_1/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.952     2.635 r  video_playback_1/memory_addr0/P[14]
                         net (fo=1, routed)           0.436     3.071    get_contour/P[14]
    SLICE_X11Y123        LUT2 (Prop_lut2_I1_O)        0.097     3.168 r  get_contour/xy_bram_i_28/O
                         net (fo=29, routed)          3.372     6.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         1.178     9.274    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.494    
                         clock uncertainty           -0.211     9.283    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442     8.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.255%)  route 0.555ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[2]/Q
                         net (fo=1, routed)           0.555     0.120    to_xy_bram/dout_reg[7][2]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[2]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.057     0.010    to_xy_bram/sd_info_for_bram_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.694%)  route 0.575ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[3]/Q
                         net (fo=1, routed)           0.575     0.140    to_xy_bram/dout_reg[7][3]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[3]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.059     0.012    to_xy_bram/sd_info_for_bram_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.642%)  route 0.577ns (80.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[1]/Q
                         net (fo=1, routed)           0.577     0.143    to_xy_bram/dout_reg[7][1]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.055     0.010    to_xy_bram/sd_info_for_bram_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.078%)  route 0.598ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.576    sd_read_write/clk_out1
    SLICE_X4Y120         FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  sd_read_write/dout_reg[5]/Q
                         net (fo=1, routed)           0.598     0.163    to_xy_bram/dout_reg[7][5]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[5]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.013    to_xy_bram/sd_info_for_bram_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.198%)  route 0.634ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.575    sd_read_write/clk_out1
    SLICE_X3Y120         FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sd_read_write/dout_reg[0]/Q
                         net (fo=1, routed)           0.634     0.200    to_xy_bram/dout_reg[7][0]
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X3Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.059     0.014    to_xy_bram/sd_info_for_bram_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.820%)  route 0.633ns (75.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.633     0.220    to_xy_bram/sd_read_available
    SLICE_X7Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  to_xy_bram/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.265    to_xy_bram/index[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X7Y116         FDRE                                         r  to_xy_bram/index_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     0.046    to_xy_bram/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[7]/Q
                         net (fo=1, routed)           0.681     0.245    to_xy_bram/dout_reg[7][7]
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.859    -0.814    to_xy_bram/clk_out2
    SLICE_X4Y118         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[7]/C
                         clock pessimism              0.557    -0.258    
                         clock uncertainty            0.211    -0.047    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.060     0.013    to_xy_bram/sd_info_for_bram_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/sd_info_for_bram_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.086%)  route 0.684ns (82.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X4Y121         FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  sd_read_write/dout_reg[6]/Q
                         net (fo=1, routed)           0.684     0.248    to_xy_bram/dout_reg[7][6]
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.857    -0.815    to_xy_bram/clk_out2
    SLICE_X4Y119         FDRE                                         r  to_xy_bram/sd_info_for_bram_reg[6]/C
                         clock pessimism              0.557    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.061     0.013    to_xy_bram/sd_info_for_bram_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.130%)  route 0.695ns (76.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.695     0.281    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.326 r  to_xy_bram/state_i_1/O
                         net (fo=1, routed)           0.000     0.326    to_xy_bram/state_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/state_reg/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     0.047    to_xy_bram/state_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sd_read_write/byte_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            to_xy_bram/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.104%)  route 0.696ns (76.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.577    sd_read_write/clk_out1
    SLICE_X6Y122         FDRE                                         r  sd_read_write/byte_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  sd_read_write/byte_available_reg/Q
                         net (fo=6, routed)           0.696     0.282    to_xy_bram/sd_read_available
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  to_xy_bram/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    to_xy_bram/index[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=515, routed)         0.860    -0.812    to_xy_bram/clk_out2
    SLICE_X5Y116         FDRE                                         r  to_xy_bram/index_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.211    -0.045    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     0.046    to_xy_bram/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.281    





