{"core": {
  "data": [
    {"id": "node0","text":"Verilog In for Virtuoso Design Environment User Guide and Reference","parent":"#","href":"verinuserTOC.html","pdfref":"verinuser.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-982743","text":"Preface","parent":"node0","href":"preface.html#pgfId-982743","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-982892","text":"Scope","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-982892","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-982748","text":"Licensing Requirements","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-982748","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-983047","text":"Related Documentation","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-983047","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983048","text":"What&#8217;s New and KPNS","parent":"preface.html#pgfId-983047","href":"preface.html#pgfId-983048","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983053","text":"Installation, Environment, and Infrastructure","parent":"preface.html#pgfId-983047","href":"preface.html#pgfId-983053","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983062","text":"Technology Information","parent":"preface.html#pgfId-983047","href":"preface.html#pgfId-983062","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983501","text":"Virtuoso Tools","parent":"preface.html#pgfId-983047","href":"preface.html#pgfId-983501","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-983088","text":"Additional Learning Resources","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-983088","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983089","text":"Video Library","parent":"preface.html#pgfId-983088","href":"preface.html#pgfId-983089","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983094","text":"Virtuoso Videos Book","parent":"preface.html#pgfId-983088","href":"preface.html#pgfId-983094","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983097","text":"Rapid Adoption Kits","parent":"preface.html#pgfId-983088","href":"preface.html#pgfId-983097","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-983106","text":"Help and Support Facilities","parent":"preface.html#pgfId-983088","href":"preface.html#pgfId-983106","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-983116","text":"Customer Support","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-983116","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-983125","text":"Feedback about Documentation","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-983125","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-983136","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-982743","href":"preface.html#pgfId-983136","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-1014261","text":"Verilog In","parent":"node0","href":"chap1.html#pgfId-1014261","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014281","text":"Introduction","parent":"chap1.html#pgfId-1014261","href":"chap1.html#pgfId-1014281","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014439","text":"Using Verilog In","parent":"chap1.html#pgfId-1014261","href":"chap1.html#pgfId-1014439","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014442","text":"Prerequisites","parent":"chap1.html#pgfId-1014439","href":"chap1.html#pgfId-1014442","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014452","text":"Memory Requirements","parent":"chap1.html#pgfId-1014439","href":"chap1.html#pgfId-1014452","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1036184","text":"Starting Verilog In","parent":"chap1.html#pgfId-1014439","href":"chap1.html#pgfId-1036184","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1034482","text":"Importing Data with Verilog In","parent":"chap1.html#pgfId-1014439","href":"chap1.html#pgfId-1034482","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1044605","text":"Understanding the Verilog In Graphical User Interface","parent":"chap1.html#pgfId-1014261","href":"chap1.html#pgfId-1044605","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1046881","text":"Verilog In Buttons","parent":"chap1.html#pgfId-1044605","href":"chap1.html#pgfId-1046881","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1048896","text":"Import Options Tab","parent":"chap1.html#pgfId-1044605","href":"chap1.html#pgfId-1048896","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1029272","text":"Global Net Options Tab","parent":"chap1.html#pgfId-1044605","href":"chap1.html#pgfId-1029272","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1028485","text":"Schematic Generation Options Tab","parent":"chap1.html#pgfId-1044605","href":"chap1.html#pgfId-1028485","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1015037","text":"How Verilog In Imports Data","parent":"chap1.html#pgfId-1014261","href":"chap1.html#pgfId-1015037","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015046","text":"Types of Modules","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015046","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015094","text":"Guidelines for Modifying Your Design","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015094","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015120","text":"Guidelines for Creating and Editing Symbols","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015120","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015305","text":"How Verilog In Imports Modules","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015305","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1021467","text":"Using Reference Libraries to Import Incomplete Designs","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1021467","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1021559","text":"Escaped Name Mapping","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1021559","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1026683","text":"How Verilog In handles parameters and defparams","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1026683","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015327","text":"Data that is not Imported","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015327","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015341","text":"Problems that Might Occur","parent":"chap1.html#pgfId-1015037","href":"chap1.html#pgfId-1015341","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1015347","text":"Verilog In Output Files","parent":"chap1.html#pgfId-1014261","href":"chap1.html#pgfId-1015347","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015354","text":"The verilogIn.log File","parent":"chap1.html#pgfId-1015347","href":"chap1.html#pgfId-1015354","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1015373","text":"The verilogIn.map.table File","parent":"chap1.html#pgfId-1015347","href":"chap1.html#pgfId-1015373","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-1014261","text":"Verilog In Standalone Mode","parent":"node0","href":"chap2.html#pgfId-1014261","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014273","text":"Introduction ","parent":"chap2.html#pgfId-1014261","href":"chap2.html#pgfId-1014273","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014277","text":"Specifying Internal Options and Parameters","parent":"chap2.html#pgfId-1014261","href":"chap2.html#pgfId-1014277","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014279","text":"Starting in Standalone Mode","parent":"chap2.html#pgfId-1014277","href":"chap2.html#pgfId-1014279","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014291","text":"The ihdl_files File","parent":"chap2.html#pgfId-1014277","href":"chap2.html#pgfId-1014291","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014297","text":"Verilog In Options","parent":"chap2.html#pgfId-1014277","href":"chap2.html#pgfId-1014297","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1020024","text":"The ihdl_parameter File","parent":"chap2.html#pgfId-1014277","href":"chap2.html#pgfId-1020024","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1023195","text":"Parameters","parent":"chap2.html#pgfId-1014277","href":"chap2.html#pgfId-1023195","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1030001","text":"Verilog 2001 Support","parent":"node0","href":"chap3.html#pgfId-1030001","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1030043","text":"Use Model","parent":"chap3.html#pgfId-1030001","href":"chap3.html#pgfId-1030043","state":{"selected":false,"opened":false}},
            {"id":"chap3.html#pgfId-1025064","text":"Verilog 2001 Constructs","parent":"chap3.html#pgfId-1030001","href":"chap3.html#pgfId-1025064","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1025121","text":"Signed Arithmetic","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1025121","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1026328","text":"Sized and Typed Parameters and Local Parameters","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1026328","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1026042","text":"Attributes","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1026042","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1026781","text":"Inherited Connections","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1026781","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1029883","text":"Named Parameter Assignment","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1029883","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1025123","text":"ANSI-C Style Port Declarations","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1025123","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1025124","text":"Combined Port and Type Declaration","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1025124","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1025125","text":"Indexed Part Selects","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1025125","state":{"selected":false,"opened":false}},
                {"id":"chap3.html#pgfId-1029347","text":"Power Operator and Arithmetic Shift Operator","parent":"chap3.html#pgfId-1025064","href":"chap3.html#pgfId-1029347","state":{"selected":false,"opened":false}},
        {"id":"appA.html#pgfId-1014261","text":"Pre-Compiled Libraries","parent":"node0","href":"appA.html#pgfId-1014261","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014292","text":"Introduction","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014292","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1017389","text":"Another instance where Pre-Compiled Libraries can be used effectively","parent":"appA.html#pgfId-1014292","href":"appA.html#pgfId-1017389","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014335","text":"Creating Pre-Compiled Libraries","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014335","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014349","text":"Using Pre-Compiled Libraries","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014349","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014356","text":"Guidelines for Using Pre-Compiled Libraries","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014356","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014362","text":"Limitations","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014362","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014367","text":"Speeding up the Execution Process","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014367","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1014371","text":"Speedup in Case of Netlist View Creation","parent":"appA.html#pgfId-1014367","href":"appA.html#pgfId-1014371","state":{"selected":false,"opened":false}},
                {"id":"appA.html#pgfId-1014373","text":"Speedup in Case of Schematic View Creation","parent":"appA.html#pgfId-1014367","href":"appA.html#pgfId-1014373","state":{"selected":false,"opened":false}},
            {"id":"appA.html#pgfId-1014376","text":"Speedup Results","parent":"appA.html#pgfId-1014261","href":"appA.html#pgfId-1014376","state":{"selected":false,"opened":false}}
  ]
 }
}