Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Cassie/Desktop/10/MyLATCHS/D_FLIPFLOP_D_FLIPFLOP_sch_tb_isim_beh.exe -prj C:/Users/Cassie/Desktop/10/MyLATCHS/D_FLIPFLOP_D_FLIPFLOP_sch_tb_beh.prj work.D_FLIPFLOP_D_FLIPFLOP_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Cassie/Desktop/10/MyLATCHS/D_LATCH.vf" into library work
Analyzing Verilog file "C:/Users/Cassie/Desktop/10/MyLATCHS/CSR_LATCH.vf" into library work
Analyzing Verilog file "C:/Users/Cassie/Desktop/10/MyLATCHS/D_FLIPFLOP.vf" into library work
Analyzing Verilog file "C:/Users/Cassie/Desktop/10/MyLATCHS/D_FLIPFLOP_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module NAND2
Compiling module INV
Compiling module D_LATCH_MUSER_D_FLIPFLOP
Compiling module CSR_LATCH_MUSER_D_FLIPFLOP
Compiling module D_FLIPFLOP
Compiling module D_FLIPFLOP_D_FLIPFLOP_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Cassie/Desktop/10/MyLATCHS/D_FLIPFLOP_D_FLIPFLOP_sch_tb_isim_beh.exe
Fuse Memory Usage: 27128 KB
Fuse CPU Usage: 593 ms
