LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY adder IS
PORT ( mux_sel : IN STD_LOGIC;
	mux_in_a, mux_in_b : IN UNSIGNED (3 downto 0);
	sum : OUT UNSIGNED (3 downto 0));
END ENTITY adder;

ARCHITECTURE logic OF adder IS 
  
BEGIN
sum <= dataa + datab;
END ARCHITECTURE logic;
