

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 21 17:50:22 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.019 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      103|      103| 0.517 us | 0.517 us |   92|   92| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer10_out_V_data_0_V = alloca i11, align 2" [firmware/myproject.cpp:33]   --->   Operation 14 'alloca' 'layer10_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer3_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 15 'alloca' 'layer3_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer3_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 16 'alloca' 'layer3_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer3_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 17 'alloca' 'layer3_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer3_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 18 'alloca' 'layer3_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer3_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 19 'alloca' 'layer3_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer3_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 20 'alloca' 'layer3_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer3_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 21 'alloca' 'layer3_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer3_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:37]   --->   Operation 22 'alloca' 'layer3_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer5_out_V_data_0_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 23 'alloca' 'layer5_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer5_out_V_data_1_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 24 'alloca' 'layer5_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer5_out_V_data_2_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 25 'alloca' 'layer5_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer5_out_V_data_3_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 26 'alloca' 'layer5_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer5_out_V_data_4_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 27 'alloca' 'layer5_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer5_out_V_data_5_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 28 'alloca' 'layer5_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer5_out_V_data_6_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 29 'alloca' 'layer5_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer5_out_V_data_7_V = alloca i12, align 2" [firmware/myproject.cpp:44]   --->   Operation 30 'alloca' 'layer5_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer7_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 31 'alloca' 'layer7_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer7_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 32 'alloca' 'layer7_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer7_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 33 'alloca' 'layer7_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer7_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 34 'alloca' 'layer7_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer7_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 35 'alloca' 'layer7_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer7_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 36 'alloca' 'layer7_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer7_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 37 'alloca' 'layer7_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer7_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 38 'alloca' 'layer7_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer7_out_V_data_8_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 39 'alloca' 'layer7_out_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer7_out_V_data_9_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 40 'alloca' 'layer7_out_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer7_out_V_data_10_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 41 'alloca' 'layer7_out_V_data_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer7_out_V_data_11_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 42 'alloca' 'layer7_out_V_data_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer7_out_V_data_12_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 43 'alloca' 'layer7_out_V_data_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer7_out_V_data_13_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 44 'alloca' 'layer7_out_V_data_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer7_out_V_data_14_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 45 'alloca' 'layer7_out_V_data_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer7_out_V_data_15_V = alloca i16, align 2" [firmware/myproject.cpp:52]   --->   Operation 46 'alloca' 'layer7_out_V_data_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10>"(i16* %input_1_V_data_0_V, i11* %layer10_out_V_data_0_V)" [firmware/myproject.cpp:35]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10>"(i16* %input_1_V_data_0_V, i11* %layer10_out_V_data_0_V)" [firmware/myproject.cpp:35]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config3>"(i11* %layer10_out_V_data_0_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V)" [firmware/myproject.cpp:39]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,8u>,config3>"(i11* %layer10_out_V_data_0_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V)" [firmware/myproject.cpp:39]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i12* %layer5_out_V_data_0_V, i12* %layer5_out_V_data_1_V, i12* %layer5_out_V_data_2_V, i12* %layer5_out_V_data_3_V, i12* %layer5_out_V_data_4_V, i12* %layer5_out_V_data_5_V, i12* %layer5_out_V_data_6_V, i12* %layer5_out_V_data_7_V)" [firmware/myproject.cpp:46]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,8u>,array<ap_ufixed<12,3,4,0,0>,8u>,relu_config5>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_7_V, i12* %layer5_out_V_data_0_V, i12* %layer5_out_V_data_1_V, i12* %layer5_out_V_data_2_V, i12* %layer5_out_V_data_3_V, i12* %layer5_out_V_data_4_V, i12* %layer5_out_V_data_5_V, i12* %layer5_out_V_data_6_V, i12* %layer5_out_V_data_7_V)" [firmware/myproject.cpp:46]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7>"(i12* %layer5_out_V_data_0_V, i12* %layer5_out_V_data_1_V, i12* %layer5_out_V_data_2_V, i12* %layer5_out_V_data_3_V, i12* %layer5_out_V_data_4_V, i12* %layer5_out_V_data_5_V, i12* %layer5_out_V_data_6_V, i12* %layer5_out_V_data_7_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V)" [firmware/myproject.cpp:54]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7>"(i12* %layer5_out_V_data_0_V, i12* %layer5_out_V_data_1_V, i12* %layer5_out_V_data_2_V, i12* %layer5_out_V_data_3_V, i12* %layer5_out_V_data_4_V, i12* %layer5_out_V_data_5_V, i12* %layer5_out_V_data_6_V, i12* %layer5_out_V_data_7_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V)" [firmware/myproject.cpp:54]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 55 [3/3] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,16u>,array<ap_ufixed<9,1,4,0,0>,16u>,relu_config9>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V)" [firmware/myproject.cpp:59]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.01>
ST_11 : Operation 56 [2/3] (4.01ns)   --->   "call fastcc void @"relu<array<ap_fixed,16u>,array<ap_ufixed<9,1,4,0,0>,16u>,relu_config9>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V)" [firmware/myproject.cpp:59]   --->   Operation 56 'call' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 57 [1/3] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,16u>,array<ap_ufixed<9,1,4,0,0>,16u>,relu_config9>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_15_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_10_V, i16* %layer9_out_V_data_11_V, i16* %layer9_out_V_data_12_V, i16* %layer9_out_V_data_13_V, i16* %layer9_out_V_data_14_V, i16* %layer9_out_V_data_15_V)" [firmware/myproject.cpp:59]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:13]   --->   Operation 58 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_15_V), !map !177"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_14_V), !map !183"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_13_V), !map !189"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_12_V), !map !195"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_11_V), !map !201"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_10_V), !map !207"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_9_V), !map !213"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_8_V), !map !219"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_7_V), !map !225"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_6_V), !map !231"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_5_V), !map !237"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_4_V), !map !243"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_3_V), !map !249"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_2_V), !map !255"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_1_V), !map !261"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer9_out_V_data_0_V), !map !267"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_1_V_data_0_V), !map !273"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer10_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 81, i32 81, i11* %layer10_out_V_data_0_V, i11* %layer10_out_V_data_0_V)"   --->   Operation 77 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %layer10_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 16, i32 16, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_0_V)"   --->   Operation 79 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 16, i32 16, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_1_V)"   --->   Operation 81 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 16, i32 16, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_2_V)"   --->   Operation 83 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 16, i32 16, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_3_V)"   --->   Operation 85 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 16, i32 16, i16* %layer3_out_V_data_4_V, i16* %layer3_out_V_data_4_V)"   --->   Operation 87 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 16, i32 16, i16* %layer3_out_V_data_5_V, i16* %layer3_out_V_data_5_V)"   --->   Operation 89 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str174, [1 x i8]* @p_str174, i32 16, i32 16, i16* %layer3_out_V_data_6_V, i16* %layer3_out_V_data_6_V)"   --->   Operation 91 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str181, [1 x i8]* @p_str181, i32 16, i32 16, i16* %layer3_out_V_data_7_V, i16* %layer3_out_V_data_7_V)"   --->   Operation 93 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [1 x i8]* @p_str187)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str188, [1 x i8]* @p_str188, i32 16, i32 16, i12* %layer5_out_V_data_0_V, i12* %layer5_out_V_data_0_V)"   --->   Operation 95 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str189, i32 0, i32 0, [1 x i8]* @p_str190, [1 x i8]* @p_str191, [1 x i8]* @p_str192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str193, [1 x i8]* @p_str194)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str195, [1 x i8]* @p_str195, i32 16, i32 16, i12* %layer5_out_V_data_1_V, i12* %layer5_out_V_data_1_V)"   --->   Operation 97 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str202, [1 x i8]* @p_str202, i32 16, i32 16, i12* %layer5_out_V_data_2_V, i12* %layer5_out_V_data_2_V)"   --->   Operation 99 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str203, i32 0, i32 0, [1 x i8]* @p_str204, [1 x i8]* @p_str205, [1 x i8]* @p_str206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str207, [1 x i8]* @p_str208)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str209, [1 x i8]* @p_str209, i32 16, i32 16, i12* %layer5_out_V_data_3_V, i12* %layer5_out_V_data_3_V)"   --->   Operation 101 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str216, [1 x i8]* @p_str216, i32 16, i32 16, i12* %layer5_out_V_data_4_V, i12* %layer5_out_V_data_4_V)"   --->   Operation 103 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str217, i32 0, i32 0, [1 x i8]* @p_str218, [1 x i8]* @p_str219, [1 x i8]* @p_str220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str221, [1 x i8]* @p_str222)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str223, [1 x i8]* @p_str223, i32 16, i32 16, i12* %layer5_out_V_data_5_V, i12* %layer5_out_V_data_5_V)"   --->   Operation 105 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str230, [1 x i8]* @p_str230, i32 16, i32 16, i12* %layer5_out_V_data_6_V, i12* %layer5_out_V_data_6_V)"   --->   Operation 107 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str237, [1 x i8]* @p_str237, i32 16, i32 16, i12* %layer5_out_V_data_7_V, i12* %layer5_out_V_data_7_V)"   --->   Operation 109 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str244, [1 x i8]* @p_str244, i32 1, i32 1, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_0_V)"   --->   Operation 111 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str245, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str249, [1 x i8]* @p_str250)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str251, [1 x i8]* @p_str251, i32 1, i32 1, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_1_V)"   --->   Operation 113 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str258, [1 x i8]* @p_str258, i32 1, i32 1, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_2_V)"   --->   Operation 115 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str259, i32 0, i32 0, [1 x i8]* @p_str260, [1 x i8]* @p_str261, [1 x i8]* @p_str262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str263, [1 x i8]* @p_str264)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str265, [1 x i8]* @p_str265, i32 1, i32 1, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_3_V)"   --->   Operation 117 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str270, [1 x i8]* @p_str271)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str272, [1 x i8]* @p_str272, i32 1, i32 1, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_4_V)"   --->   Operation 119 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str273, i32 0, i32 0, [1 x i8]* @p_str274, [1 x i8]* @p_str275, [1 x i8]* @p_str276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str277, [1 x i8]* @p_str278)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str279, [1 x i8]* @p_str279, i32 1, i32 1, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_5_V)"   --->   Operation 121 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str286, [1 x i8]* @p_str286, i32 1, i32 1, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_6_V)"   --->   Operation 123 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str287, i32 0, i32 0, [1 x i8]* @p_str288, [1 x i8]* @p_str289, [1 x i8]* @p_str290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str291, [1 x i8]* @p_str292)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str293, [1 x i8]* @p_str293, i32 1, i32 1, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_7_V)"   --->   Operation 125 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str294, i32 0, i32 0, [1 x i8]* @p_str295, [1 x i8]* @p_str296, [1 x i8]* @p_str297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str298, [1 x i8]* @p_str299)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str300, [1 x i8]* @p_str300, i32 1, i32 1, i16* %layer7_out_V_data_8_V, i16* %layer7_out_V_data_8_V)"   --->   Operation 127 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str301, i32 0, i32 0, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str305, [1 x i8]* @p_str306)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str307, [1 x i8]* @p_str307, i32 1, i32 1, i16* %layer7_out_V_data_9_V, i16* %layer7_out_V_data_9_V)"   --->   Operation 129 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str314, [1 x i8]* @p_str314, i32 1, i32 1, i16* %layer7_out_V_data_10_V, i16* %layer7_out_V_data_10_V)"   --->   Operation 131 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str315, i32 0, i32 0, [1 x i8]* @p_str316, [1 x i8]* @p_str317, [1 x i8]* @p_str318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str319, [1 x i8]* @p_str320)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str321, [1 x i8]* @p_str321, i32 1, i32 1, i16* %layer7_out_V_data_11_V, i16* %layer7_out_V_data_11_V)"   --->   Operation 133 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str328, [1 x i8]* @p_str328, i32 1, i32 1, i16* %layer7_out_V_data_12_V, i16* %layer7_out_V_data_12_V)"   --->   Operation 135 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str329, i32 0, i32 0, [1 x i8]* @p_str330, [1 x i8]* @p_str331, [1 x i8]* @p_str332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str333, [1 x i8]* @p_str334)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str335, [1 x i8]* @p_str335, i32 1, i32 1, i16* %layer7_out_V_data_13_V, i16* %layer7_out_V_data_13_V)"   --->   Operation 137 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str336, i32 0, i32 0, [1 x i8]* @p_str337, [1 x i8]* @p_str338, [1 x i8]* @p_str339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str340, [1 x i8]* @p_str341)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str342, [1 x i8]* @p_str342, i32 1, i32 1, i16* %layer7_out_V_data_14_V, i16* %layer7_out_V_data_14_V)"   --->   Operation 139 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str343, i32 0, i32 0, [1 x i8]* @p_str344, [1 x i8]* @p_str345, [1 x i8]* @p_str346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str347, [1 x i8]* @p_str348)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @layer7_out_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str349, [1 x i8]* @p_str349, i32 1, i32 1, i16* %layer7_out_V_data_15_V, i16* %layer7_out_V_data_15_V)"   --->   Operation 141 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str350, i32 0, i32 0, [1 x i8]* @p_str351, [1 x i8]* @p_str352, [1 x i8]* @p_str353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str354, [1 x i8]* @p_str355)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_1_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_10_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_11_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_12_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_13_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_14_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_15_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:64]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 4.01ns
The critical path consists of the following:
	'call' operation ('call_ln59', firmware/myproject.cpp:59) to 'relu<array<ap_fixed,16u>,array<ap_ufixed<9,1,4,0,0>,16u>,relu_config9>' [172]  (4.01 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
