#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 11 01:57:54 2020
# Process ID: 2544
# Current directory: /home/gsaied/Desktop/old_rtl/fire9_expand3
# Command line: vivado -mode tcl -project post_synth.dcp
# Log file: /home/gsaied/Desktop/old_rtl/fire9_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire9_expand3/vivado.jou
#-----------------------------------------------------------
open_checkpoint post_synth.dcp
Command: open_checkpoint post_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1304.176 ; gain = 0.000 ; free physical = 5713 ; free virtual = 9021
INFO: [Netlist 29-17] Analyzing 3671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.379 ; gain = 0.000 ; free physical = 4231 ; free virtual = 7765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2571.379 ; gain = 1267.203 ; free physical = 4230 ; free virtual = 7765
open_checkpoint post_route.dcp 
Command: open_checkpoint post_route.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.379 ; gain = 0.000 ; free physical = 4238 ; free virtual = 7764
INFO: [Netlist 29-17] Analyzing 3671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2900.793 ; gain = 26.070 ; free physical = 3941 ; free virtual = 7480
Restored from archive | CPU: 1.800000 secs | Memory: 35.040840 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2900.793 ; gain = 26.070 ; free physical = 3941 ; free virtual = 7480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2900.793 ; gain = 0.000 ; free physical = 3942 ; free virtual = 7481
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2900.793 ; gain = 329.414 ; free physical = 3941 ; free virtual = 7480
checkpoint_post_route
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 11 01:59:28 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire9_expand3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 1794 |     0 |    433200 |  0.41 |
|   LUT as Logic          | 1794 |     0 |    433200 |  0.41 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 6251 |     0 |    866400 |  0.72 |
|   Register as Flip Flop | 6251 |     0 |    866400 |  0.72 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 6250  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 3893 |     0 |    108300 |  3.59 |
|   SLICEL                                   | 2000 |     0 |           |       |
|   SLICEM                                   | 1893 |     0 |           |       |
| LUT as Logic                               | 1794 |     0 |    433200 |  0.41 |
|   using O5 output only                     |   10 |       |           |       |
|   using O6 output only                     | 1774 |       |           |       |
|   using O5 and O6                          |   10 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 6251 |     0 |    866400 |  0.72 |
|   Register driven from within the Slice    |  877 |       |           |       |
|   Register driven from outside the Slice   | 5374 |       |           |       |
|     LUT in front of the register is unused | 4860 |       |           |       |
|     LUT in front of the register is used   |  514 |       |           |       |
| Unique Control Sets                        |  514 |       |    108300 |  0.47 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  184 |     0 |      1470 | 12.52 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |  368 |     0 |      2940 | 12.52 |
|     RAMB18E1 only |  368 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  368 |     0 |      3600 | 10.22 |
|   DSP48E1 only |  368 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6250 |        Flop & Latch |
| CARRY4   | 2935 |          CarryLogic |
| LUT1     | 1300 |                 LUT |
| LUT2     |  471 |                 LUT |
| RAMB18E1 |  368 |        Block Memory |
| DSP48E1  |  368 |    Block Arithmetic |
| LUT3     |   12 |                 LUT |
| LUT5     |    9 |                 LUT |
| LUT6     |    7 |                 LUT |
| LUT4     |    5 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 11 01:59:55 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire9_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 genblk1[7].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ofm_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.172ns (49.439%)  route 1.199ns (50.561%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 3.568 - 2.500 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6986, unset)         1.235     1.235    genblk1[7].mac_i/clk
    DSP48_X11Y82         DSP48E1                                      r  genblk1[7].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X11Y82         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     1.559 r  genblk1[7].mac_i/mul_out_reg/P[0]
                         net (fo=1, routed)           0.509     2.068    genblk1[7].mac_i/mul_out_reg_n_105
    SLICE_X142Y200       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.281     2.349 r  genblk1[7].mac_i/ofm_reg[7][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.349    genblk1[7].mac_i/ofm_reg[7][1]_i_4_n_0
    SLICE_X142Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.399 r  genblk1[7].mac_i/ofm_reg[7][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.399    genblk1[7].mac_i/ofm_reg[7][1]_i_3_n_0
    SLICE_X142Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.449 r  genblk1[7].mac_i/ofm_reg[7][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.449    genblk1[7].mac_i/ofm_reg[7][1]_i_2_n_0
    SLICE_X142Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.499 r  genblk1[7].mac_i/ofm_reg[7][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.499    genblk1[7].mac_i/ofm_reg[7][1]_i_1_n_0
    SLICE_X142Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.549 r  genblk1[7].mac_i/ofm_reg[7][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.549    genblk1[7].mac_i/ofm_reg[7][5]_i_1_n_0
    SLICE_X142Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.599 r  genblk1[7].mac_i/ofm_reg[7][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.599    genblk1[7].mac_i/ofm_reg[7][9]_i_1_n_0
    SLICE_X142Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.649 r  genblk1[7].mac_i/ofm_reg[7][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.649    genblk1[7].mac_i/ofm_reg[7][13]_i_1_n_0
    SLICE_X142Y207       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.796 r  genblk1[7].mac_i/ofm_reg[7][15]_i_2/O[3]
                         net (fo=3, routed)           0.339     3.135    ofmw2[7][31]
    SLICE_X143Y207       LUT2 (Prop_lut2_I1_O)        0.120     3.255 r  ofm[7][15]_i_1_replica/O
                         net (fo=8, routed)           0.350     3.606    ofm[7][15]_i_1_n_0_repN
    SLICE_X142Y207       FDRE                                         r  ofm_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=6986, unset)         1.068     3.568    clk
    SLICE_X142Y207       FDRE                                         r  ofm_reg[7][0]/C
                         clock pessimism              0.093     3.661    
                         clock uncertainty           -0.035     3.626    
    SLICE_X142Y207       FDRE (Setup_fdre_C_R)       -0.271     3.355    ofm_reg[7][0]
  -------------------------------------------------------------------
                         required time                          3.355    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                 -0.251    




start_gui 
show_objects -name find_1 [get_sites "*DSP48E1*" ]
WARNING: [Vivado 12-3731] No sites matched '*DSP48E1*'
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name find_1 [get_sites "*DSP48_X11Y82*" ]
show_objects -name find_2 [get_sites "*SLICE_X142Y207*" ]
show_objects -name find_3 [get_iobanks "*BUF*" ]
WARNING: [Common 17-346] No IO Banks matched '*BUF*'
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name find_3 [get_clock_regions "*BUF*" ]
WARNING: [Vivado 12-2775] No clock_regions matched '*BUF*'
WARNING: [Coretcl 2-1122] No objects found.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 02:15:56 2020...
