
srprojekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053d4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  0800555c  0800555c  0000655c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055a4  080055a4  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080055a4  080055a4  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080055a4  080055a4  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055a4  080055a4  000065a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055a8  080055a8  000065a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080055ac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000010  080055bc  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  080055bc  000071ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012358  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee0  00000000  00000000  00019398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0001c278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e25  00000000  00000000  0001d4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002858c  00000000  00000000  0001e2e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fb9  00000000  00000000  00046871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f54ec  00000000  00000000  0005e82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153d16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf8  00000000  00000000  00153d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00158954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005544 	.word	0x08005544

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08005544 	.word	0x08005544

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr
 80009a4:	0000      	movs	r0, r0
	...

080009a8 <HAL_TIM_IC_CaptureCallback>:
uint32_t SecondVal; //koniec impulsu na echo
uint32_t impulse_width;
uint32_t distance=5;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) //nadpisanie _weak funkcji z "stm32f4xx_hal_tim.c "
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	if(!capturestate){
 80009b0:	4b45      	ldr	r3, [pc, #276]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x120>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d11f      	bne.n	80009f8 <HAL_TIM_IC_CaptureCallback+0x50>
		FirstVal = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 80009b8:	2100      	movs	r1, #0
 80009ba:	4844      	ldr	r0, [pc, #272]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009bc:	f004 faba 	bl	8004f34 <HAL_TIM_ReadCapturedValue>
 80009c0:	4603      	mov	r3, r0
 80009c2:	4a43      	ldr	r2, [pc, #268]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x128>)
 80009c4:	6013      	str	r3, [r2, #0]
		capturestate = 1;
 80009c6:	4b40      	ldr	r3, [pc, #256]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x120>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(&htim1, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80009cc:	4b3f      	ldr	r3, [pc, #252]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	6a1a      	ldr	r2, [r3, #32]
 80009d2:	4b3e      	ldr	r3, [pc, #248]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f022 020a 	bic.w	r2, r2, #10
 80009da:	621a      	str	r2, [r3, #32]
 80009dc:	4b3b      	ldr	r3, [pc, #236]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	6a1a      	ldr	r2, [r3, #32]
 80009e2:	4b3a      	ldr	r3, [pc, #232]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f042 0202 	orr.w	r2, r2, #2
 80009ea:	621a      	str	r2, [r3, #32]
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1);
 80009ec:	4b37      	ldr	r3, [pc, #220]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f06f 0202 	mvn.w	r2, #2
 80009f4:	611a      	str	r2, [r3, #16]
		//wzor z dokumentacji
		distance = (uint32_t)((float)impulse_width / 2.0 * 0.0343);
		//wyłaczenie przerwań
		__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
	}
}
 80009f6:	e05e      	b.n	8000ab6 <HAL_TIM_IC_CaptureCallback+0x10e>
		SecondVal = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 80009f8:	2100      	movs	r1, #0
 80009fa:	4834      	ldr	r0, [pc, #208]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 80009fc:	f004 fa9a 	bl	8004f34 <HAL_TIM_ReadCapturedValue>
 8000a00:	4603      	mov	r3, r0
 8000a02:	4a34      	ldr	r2, [pc, #208]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000a04:	6013      	str	r3, [r2, #0]
		capturestate=0;
 8000a06:	4b30      	ldr	r3, [pc, #192]	@ (8000ac8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(&htim1, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	6a1a      	ldr	r2, [r3, #32]
 8000a12:	4b2e      	ldr	r3, [pc, #184]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f022 020a 	bic.w	r2, r2, #10
 8000a1a:	621a      	str	r2, [r3, #32]
 8000a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b2a      	ldr	r3, [pc, #168]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	6a12      	ldr	r2, [r2, #32]
 8000a26:	621a      	str	r2, [r3, #32]
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1);
 8000a28:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f06f 0202 	mvn.w	r2, #2
 8000a30:	611a      	str	r2, [r3, #16]
		if (SecondVal >= FirstVal) //licznik nie został przepełniony
 8000a32:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	4b26      	ldr	r3, [pc, #152]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d307      	bcc.n	8000a4e <HAL_TIM_IC_CaptureCallback+0xa6>
		    impulse_width = SecondVal - FirstVal;
 8000a3e:	4b25      	ldr	r3, [pc, #148]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	4b23      	ldr	r3, [pc, #140]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	4a23      	ldr	r2, [pc, #140]	@ (8000ad8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000a4a:	6013      	str	r3, [r2, #0]
 8000a4c:	e009      	b.n	8000a62 <HAL_TIM_IC_CaptureCallback+0xba>
		    impulse_width = (TIM1->ARR - FirstVal) + SecondVal;
 8000a4e:	4b23      	ldr	r3, [pc, #140]	@ (8000adc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a52:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1ad2      	subs	r2, r2, r3
 8000a58:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ad8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000a60:	6013      	str	r3, [r2, #0]
		distance = (uint32_t)((float)impulse_width / 2.0 * 0.0343);
 8000a62:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	ee07 3a90 	vmov	s15, r3
 8000a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a6e:	ee17 0a90 	vmov	r0, s15
 8000a72:	f7ff fd0d 	bl	8000490 <__aeabi_f2d>
 8000a76:	f04f 0200 	mov.w	r2, #0
 8000a7a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a7e:	f7ff fe89 	bl	8000794 <__aeabi_ddiv>
 8000a82:	4602      	mov	r2, r0
 8000a84:	460b      	mov	r3, r1
 8000a86:	4610      	mov	r0, r2
 8000a88:	4619      	mov	r1, r3
 8000a8a:	a30d      	add	r3, pc, #52	@ (adr r3, 8000ac0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a90:	f7ff fd56 	bl	8000540 <__aeabi_dmul>
 8000a94:	4602      	mov	r2, r0
 8000a96:	460b      	mov	r3, r1
 8000a98:	4610      	mov	r0, r2
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	f7ff ff62 	bl	8000964 <__aeabi_d2uiz>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000aa4:	6013      	str	r3, [r2, #0]
		__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000aa6:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	68da      	ldr	r2, [r3, #12]
 8000aac:	4b07      	ldr	r3, [pc, #28]	@ (8000acc <HAL_TIM_IC_CaptureCallback+0x124>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f022 0202 	bic.w	r2, r2, #2
 8000ab4:	60da      	str	r2, [r3, #12]
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	04816f00 	.word	0x04816f00
 8000ac4:	3fa18fc5 	.word	0x3fa18fc5
 8000ac8:	20000030 	.word	0x20000030
 8000acc:	2000019c 	.word	0x2000019c
 8000ad0:	2000002c 	.word	0x2000002c
 8000ad4:	20000034 	.word	0x20000034
 8000ad8:	20000038 	.word	0x20000038
 8000adc:	40012c00 	.word	0x40012c00
 8000ae0:	20000000 	.word	0x20000000

08000ae4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_DMA_Init+0x38>)
 8000aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aee:	4a0b      	ldr	r2, [pc, #44]	@ (8000b1c <MX_DMA_Init+0x38>)
 8000af0:	f043 0302 	orr.w	r3, r3, #2
 8000af4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_DMA_Init+0x38>)
 8000af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2100      	movs	r1, #0
 8000b06:	2038      	movs	r0, #56	@ 0x38
 8000b08:	f000 fe15 	bl	8001736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000b0c:	2038      	movs	r0, #56	@ 0x38
 8000b0e:	f000 fe2e 	bl	800176e <HAL_NVIC_EnableIRQ>

}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08c      	sub	sp, #48	@ 0x30
 8000b24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b36:	4b3f      	ldr	r3, [pc, #252]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b3c:	f043 0310 	orr.w	r3, r3, #16
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4b3c      	ldr	r3, [pc, #240]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	61bb      	str	r3, [r7, #24]
 8000b4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4e:	4b39      	ldr	r3, [pc, #228]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b52:	4a38      	ldr	r2, [pc, #224]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b5a:	4b36      	ldr	r3, [pc, #216]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b66:	4b33      	ldr	r3, [pc, #204]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	4a32      	ldr	r2, [pc, #200]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b6c:	f043 0304 	orr.w	r3, r3, #4
 8000b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b72:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	f003 0304 	and.w	r3, r3, #4
 8000b7a:	613b      	str	r3, [r7, #16]
 8000b7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	4a2c      	ldr	r2, [pc, #176]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b96:	4b27      	ldr	r3, [pc, #156]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	4a26      	ldr	r2, [pc, #152]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b9c:	f043 0302 	orr.w	r3, r3, #2
 8000ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba2:	4b24      	ldr	r3, [pc, #144]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	f003 0302 	and.w	r3, r3, #2
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bae:	4b21      	ldr	r3, [pc, #132]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	4a20      	ldr	r2, [pc, #128]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000bb4:	f043 0308 	orr.w	r3, r3, #8
 8000bb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bba:	4b1e      	ldr	r3, [pc, #120]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	f003 0308 	and.w	r3, r3, #8
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2108      	movs	r1, #8
 8000bca:	481b      	ldr	r0, [pc, #108]	@ (8000c38 <MX_GPIO_Init+0x118>)
 8000bcc:	f001 f8fc 	bl	8001dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2104      	movs	r1, #4
 8000bd4:	4819      	ldr	r0, [pc, #100]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000bd6:	f001 f8f7 	bl	8001dc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bda:	2308      	movs	r3, #8
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bea:	f107 031c 	add.w	r3, r7, #28
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4811      	ldr	r0, [pc, #68]	@ (8000c38 <MX_GPIO_Init+0x118>)
 8000bf2:	f000 ff3f 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_Center_Pin JOY_Left_Pin JOY_Right_Pin JOY_Up_Pin
                           JOY_Down_Pin */
  GPIO_InitStruct.Pin = JOY_Center_Pin|JOY_Left_Pin|JOY_Right_Pin|JOY_Up_Pin
 8000bf6:	232f      	movs	r3, #47	@ 0x2f
 8000bf8:	61fb      	str	r3, [r7, #28]
                          |JOY_Down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	4619      	mov	r1, r3
 8000c08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c0c:	f000 ff32 	bl	8001a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8000c10:	2304      	movs	r3, #4
 8000c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 031c 	add.w	r3, r7, #28
 8000c24:	4619      	mov	r1, r3
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000c28:	f000 ff24 	bl	8001a74 <HAL_GPIO_Init>

}
 8000c2c:	bf00      	nop
 8000c2e:	3730      	adds	r7, #48	@ 0x30
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40021000 	.word	0x40021000
 8000c38:	48001000 	.word	0x48001000
 8000c3c:	48000c00 	.word	0x48000c00

08000c40 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c44:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c46:	4a1c      	ldr	r2, [pc, #112]	@ (8000cb8 <MX_I2C1_Init+0x78>)
 8000c48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cbc <MX_I2C1_Init+0x7c>)
 8000c4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c50:	4b18      	ldr	r3, [pc, #96]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c56:	4b17      	ldr	r3, [pc, #92]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c5c:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c62:	4b14      	ldr	r3, [pc, #80]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c68:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c6e:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c7a:	480e      	ldr	r0, [pc, #56]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c7c:	f001 f8bc 	bl	8001df8 <HAL_I2C_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c86:	f000 f9e6 	bl	8001056 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4809      	ldr	r0, [pc, #36]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000c8e:	f001 f94e 	bl	8001f2e <HAL_I2CEx_ConfigAnalogFilter>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c98:	f000 f9dd 	bl	8001056 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <MX_I2C1_Init+0x74>)
 8000ca0:	f001 f990 	bl	8001fc4 <HAL_I2CEx_ConfigDigitalFilter>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000caa:	f000 f9d4 	bl	8001056 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	2000003c 	.word	0x2000003c
 8000cb8:	40005400 	.word	0x40005400
 8000cbc:	10d19ce4 	.word	0x10d19ce4

08000cc0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b0ac      	sub	sp, #176	@ 0xb0
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2288      	movs	r2, #136	@ 0x88
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f004 fc03 	bl	80054ec <memset>
  if(i2cHandle->Instance==I2C1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a21      	ldr	r2, [pc, #132]	@ (8000d70 <HAL_I2C_MspInit+0xb0>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d13a      	bne.n	8000d66 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cf0:	2340      	movs	r3, #64	@ 0x40
 8000cf2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f002 f8f3 	bl	8002ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000d08:	f000 f9a5 	bl	8001056 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0c:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d10:	4a18      	ldr	r2, [pc, #96]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d12:	f043 0302 	orr.w	r3, r3, #2
 8000d16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d18:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d24:	23c0      	movs	r3, #192	@ 0xc0
 8000d26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d2a:	2312      	movs	r3, #18
 8000d2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	2303      	movs	r3, #3
 8000d38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d42:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d46:	4619      	mov	r1, r3
 8000d48:	480b      	ldr	r0, [pc, #44]	@ (8000d78 <HAL_I2C_MspInit+0xb8>)
 8000d4a:	f000 fe93 	bl	8001a74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d4e:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d52:	4a08      	ldr	r2, [pc, #32]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d58:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_I2C_MspInit+0xb4>)
 8000d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d66:	bf00      	nop
 8000d68:	37b0      	adds	r7, #176	@ 0xb0
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40005400 	.word	0x40005400
 8000d74:	40021000 	.word	0x40021000
 8000d78:	48000400 	.word	0x48000400

08000d7c <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000d80:	4b19      	ldr	r3, [pc, #100]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000d82:	4a1a      	ldr	r2, [pc, #104]	@ (8000dec <MX_LCD_Init+0x70>)
 8000d84:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_16;
 8000d86:	4b18      	ldr	r3, [pc, #96]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000d88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000d8c:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_17;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000d90:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d94:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000d96:	4b14      	ldr	r3, [pc, #80]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000d98:	220c      	movs	r2, #12
 8000d9a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000d9c:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000da2:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_ENABLE;
 8000dba:	4b0b      	ldr	r3, [pc, #44]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000dc6:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000dd2:	4805      	ldr	r0, [pc, #20]	@ (8000de8 <MX_LCD_Init+0x6c>)
 8000dd4:	f001 f942 	bl	800205c <HAL_LCD_Init>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_LCD_Init+0x66>
  {
    Error_Handler();
 8000dde:	f000 f93a 	bl	8001056 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000090 	.word	0x20000090
 8000dec:	40002400 	.word	0x40002400

08000df0 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b0ae      	sub	sp, #184	@ 0xb8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	2288      	movs	r2, #136	@ 0x88
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f004 fb6b 	bl	80054ec <memset>
  if(lcdHandle->Instance==LCD)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a57      	ldr	r2, [pc, #348]	@ (8000f78 <HAL_LCD_MspInit+0x188>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	f040 80a6 	bne.w	8000f6e <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e26:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000e28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e30:	f107 031c 	add.w	r3, r7, #28
 8000e34:	4618      	mov	r0, r3
 8000e36:	f002 f857 	bl	8002ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8000e40:	f000 f909 	bl	8001056 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000e44:	4b4d      	ldr	r3, [pc, #308]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e48:	4a4c      	ldr	r2, [pc, #304]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e50:	4b4a      	ldr	r3, [pc, #296]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e58:	61bb      	str	r3, [r7, #24]
 8000e5a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5c:	4b47      	ldr	r3, [pc, #284]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e60:	4a46      	ldr	r2, [pc, #280]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e62:	f043 0304 	orr.w	r3, r3, #4
 8000e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e68:	4b44      	ldr	r3, [pc, #272]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6c:	f003 0304 	and.w	r3, r3, #4
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e74:	4b41      	ldr	r3, [pc, #260]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e78:	4a40      	ldr	r2, [pc, #256]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e80:	4b3e      	ldr	r3, [pc, #248]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e84:	f003 0301 	and.w	r3, r3, #1
 8000e88:	613b      	str	r3, [r7, #16]
 8000e8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e90:	4a3a      	ldr	r2, [pc, #232]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e92:	f043 0302 	orr.w	r3, r3, #2
 8000e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e98:	4b38      	ldr	r3, [pc, #224]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea4:	4b35      	ldr	r3, [pc, #212]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea8:	4a34      	ldr	r2, [pc, #208]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000eaa:	f043 0308 	orr.w	r3, r3, #8
 8000eae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb0:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <HAL_LCD_MspInit+0x18c>)
 8000eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb4:	f003 0308 	and.w	r3, r3, #8
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000ebc:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000ec0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000ed6:	230b      	movs	r3, #11
 8000ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000edc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4827      	ldr	r0, [pc, #156]	@ (8000f80 <HAL_LCD_MspInit+0x190>)
 8000ee4:	f000 fdc6 	bl	8001a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000ee8:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 8000eec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_10|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000f02:	230b      	movs	r3, #11
 8000f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f12:	f000 fdaf 	bl	8001a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13
 8000f16:	f24f 2333 	movw	r3, #62003	@ 0xf233
 8000f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000f30:	230b      	movs	r3, #11
 8000f32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f36:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4811      	ldr	r0, [pc, #68]	@ (8000f84 <HAL_LCD_MspInit+0x194>)
 8000f3e:	f000 fd99 	bl	8001a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f42:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000f46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000f5c:	230b      	movs	r3, #11
 8000f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f62:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f66:	4619      	mov	r1, r3
 8000f68:	4807      	ldr	r0, [pc, #28]	@ (8000f88 <HAL_LCD_MspInit+0x198>)
 8000f6a:	f000 fd83 	bl	8001a74 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000f6e:	bf00      	nop
 8000f70:	37b8      	adds	r7, #184	@ 0xb8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40002400 	.word	0x40002400
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	48000800 	.word	0x48000800
 8000f84:	48000400 	.word	0x48000400
 8000f88:	48000c00 	.word	0x48000c00

08000f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f90:	f000 fa81 	bl	8001496 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f94:	f000 f80e 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f98:	f7ff fdc2 	bl	8000b20 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f9c:	f7ff fda2 	bl	8000ae4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000fa0:	f7ff fe4e 	bl	8000c40 <MX_I2C1_Init>
  MX_SAI1_Init();
 8000fa4:	f000 f85e 	bl	8001064 <MX_SAI1_Init>
  MX_TIM1_Init();
 8000fa8:	f000 f9a6 	bl	80012f8 <MX_TIM1_Init>
  MX_LCD_Init();
 8000fac:	f7ff fee6 	bl	8000d7c <MX_LCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <main+0x24>

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b096      	sub	sp, #88	@ 0x58
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	2244      	movs	r2, #68	@ 0x44
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f004 fa92 	bl	80054ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc8:	463b      	mov	r3, r7
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fd6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000fda:	f001 f92f 	bl	800223c <HAL_PWREx_ControlVoltageScaling>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fe4:	f000 f837 	bl	8001056 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000fe8:	2309      	movs	r3, #9
 8000fea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ffe:	2301      	movs	r3, #1
 8001000:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001002:	2314      	movs	r3, #20
 8001004:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001006:	2307      	movs	r3, #7
 8001008:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800100a:	2302      	movs	r3, #2
 800100c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800100e:	2302      	movs	r3, #2
 8001010:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4618      	mov	r0, r3
 8001018:	f001 f966 	bl	80022e8 <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001022:	f000 f818 	bl	8001056 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	230f      	movs	r3, #15
 8001028:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2303      	movs	r3, #3
 800102c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800103a:	463b      	mov	r3, r7
 800103c:	2104      	movs	r1, #4
 800103e:	4618      	mov	r0, r3
 8001040:	f001 fd2e 	bl	8002aa0 <HAL_RCC_ClockConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800104a:	f000 f804 	bl	8001056 <Error_Handler>
  }
}
 800104e:	bf00      	nop
 8001050:	3758      	adds	r7, #88	@ 0x58
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105a:	b672      	cpsid	i
}
 800105c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800105e:	bf00      	nop
 8001060:	e7fd      	b.n	800105e <Error_Handler+0x8>
	...

08001064 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_SAI1_Init+0x64>)
 800106a:	4a18      	ldr	r2, [pc, #96]	@ (80010cc <MX_SAI1_Init+0x68>)
 800106c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_SAI1_Init+0x64>)
 8001070:	2200      	movs	r2, #0
 8001072:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_SAI1_Init+0x64>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_SAI1_Init+0x64>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_SAI1_Init+0x64>)
 8001082:	2200      	movs	r2, #0
 8001084:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001086:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <MX_SAI1_Init+0x64>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 800108c:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_SAI1_Init+0x64>)
 800108e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001092:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_SAI1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <MX_SAI1_Init+0x64>)
 800109c:	2200      	movs	r2, #0
 800109e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80010a0:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_SAI1_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <MX_SAI1_Init+0x64>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80010ac:	2302      	movs	r3, #2
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_SAI1_Init+0x64>)
 80010b4:	f003 fa32 	bl	800451c <HAL_SAI_InitProtocol>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
 80010be:	f7ff ffca 	bl	8001056 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200000cc 	.word	0x200000cc
 80010cc:	40015404 	.word	0x40015404

080010d0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b0aa      	sub	sp, #168	@ 0xa8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d8:	f107 030c 	add.w	r3, r7, #12
 80010dc:	2288      	movs	r2, #136	@ 0x88
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f004 fa03 	bl	80054ec <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a40      	ldr	r2, [pc, #256]	@ (80011ec <HAL_SAI_MspInit+0x11c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d179      	bne.n	80011e4 <HAL_SAI_MspInit+0x114>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80010f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80010fa:	2303      	movs	r3, #3
 80010fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010fe:	2301      	movs	r3, #1
 8001100:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001102:	2308      	movs	r3, #8
 8001104:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001106:	2307      	movs	r3, #7
 8001108:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800110a:	2302      	movs	r3, #2
 800110c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800110e:	2302      	movs	r3, #2
 8001110:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001112:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001116:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	4618      	mov	r0, r3
 800111e:	f001 fee3 	bl	8002ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8001128:	f7ff ff95 	bl	8001056 <Error_Handler>
    }

    if (SAI1_client == 0)
 800112c:	4b30      	ldr	r3, [pc, #192]	@ (80011f0 <HAL_SAI_MspInit+0x120>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d10b      	bne.n	800114c <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001134:	4b2f      	ldr	r3, [pc, #188]	@ (80011f4 <HAL_SAI_MspInit+0x124>)
 8001136:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001138:	4a2e      	ldr	r2, [pc, #184]	@ (80011f4 <HAL_SAI_MspInit+0x124>)
 800113a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800113e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001140:	4b2c      	ldr	r3, [pc, #176]	@ (80011f4 <HAL_SAI_MspInit+0x124>)
 8001142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001144:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 800114c:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <HAL_SAI_MspInit+0x120>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	3301      	adds	r3, #1
 8001152:	4a27      	ldr	r2, [pc, #156]	@ (80011f0 <HAL_SAI_MspInit+0x120>)
 8001154:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001156:	2374      	movs	r3, #116	@ 0x74
 8001158:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800116e:	230d      	movs	r3, #13
 8001170:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001174:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001178:	4619      	mov	r1, r3
 800117a:	481f      	ldr	r0, [pc, #124]	@ (80011f8 <HAL_SAI_MspInit+0x128>)
 800117c:	f000 fc7a 	bl	8001a74 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 8001180:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 8001182:	4a1f      	ldr	r2, [pc, #124]	@ (8001200 <HAL_SAI_MspInit+0x130>)
 8001184:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8001186:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 8001188:	2201      	movs	r2, #1
 800118a:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800118c:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 800118e:	2210      	movs	r2, #16
 8001190:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001192:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001198:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 800119a:	2280      	movs	r2, #128	@ 0x80
 800119c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800119e:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011a4:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ac:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80011ae:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011b0:	2220      	movs	r2, #32
 80011b2:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 80011b4:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80011bc:	480f      	ldr	r0, [pc, #60]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011be:	f000 faf1 	bl	80017a4 <HAL_DMA_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <HAL_SAI_MspInit+0xfc>
    {
      Error_Handler();
 80011c8:	f7ff ff45 	bl	8001056 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011d0:	671a      	str	r2, [r3, #112]	@ 0x70
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011dc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80011de:	4a07      	ldr	r2, [pc, #28]	@ (80011fc <HAL_SAI_MspInit+0x12c>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80011e4:	bf00      	nop
 80011e6:	37a8      	adds	r7, #168	@ 0xa8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40015404 	.word	0x40015404
 80011f0:	20000198 	.word	0x20000198
 80011f4:	40021000 	.word	0x40021000
 80011f8:	48001000 	.word	0x48001000
 80011fc:	20000150 	.word	0x20000150
 8001200:	40020408 	.word	0x40020408

08001204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <HAL_MspInit+0x44>)
 800120c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120e:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <HAL_MspInit+0x44>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6613      	str	r3, [r2, #96]	@ 0x60
 8001216:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <HAL_MspInit+0x44>)
 8001218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001222:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <HAL_MspInit+0x44>)
 8001224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001226:	4a08      	ldr	r2, [pc, #32]	@ (8001248 <HAL_MspInit+0x44>)
 8001228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800122c:	6593      	str	r3, [r2, #88]	@ 0x58
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_MspInit+0x44>)
 8001230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001236:	603b      	str	r3, [r7, #0]
 8001238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40021000 	.word	0x40021000

0800124c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <NMI_Handler+0x4>

08001254 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <HardFault_Handler+0x4>

0800125c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <MemManage_Handler+0x4>

08001264 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <BusFault_Handler+0x4>

0800126c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <UsageFault_Handler+0x4>

08001274 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a2:	f000 f94d 	bl	8001540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <TIM1_CC_IRQHandler+0x10>)
 80012b2:	f003 fc9c 	bl	8004bee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000019c 	.word	0x2000019c

080012c0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <DMA2_Channel1_IRQHandler+0x10>)
 80012c6:	f000 fb25 	bl	8001914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000150 	.word	0x20000150

080012d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <SystemInit+0x20>)
 80012da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012de:	4a05      	ldr	r2, [pc, #20]	@ (80012f4 <SystemInit+0x20>)
 80012e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001316:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001318:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <MX_TIM1_Init+0xb0>)
 800131a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 800131c:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800131e:	224f      	movs	r2, #79	@ 0x4f
 8001320:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b20      	ldr	r3, [pc, #128]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001328:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800132a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800132e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1c      	ldr	r3, [pc, #112]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001336:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133c:	4b19      	ldr	r3, [pc, #100]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001342:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001344:	f003 fbfc 	bl	8004b40 <HAL_TIM_IC_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800134e:	f7ff fe82 	bl	8001056 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	480f      	ldr	r0, [pc, #60]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001366:	f004 f81b 	bl	80053a0 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001370:	f7ff fe71 	bl	8001056 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001378:	2301      	movs	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800138c:	f003 fd36 	bl	8004dfc <HAL_TIM_IC_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001396:	f7ff fe5e 	bl	8001056 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	3720      	adds	r7, #32
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	2000019c 	.word	0x2000019c
 80013a8:	40012c00 	.word	0x40012c00

080013ac <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <HAL_TIM_IC_MspInit+0x8c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d130      	bne.n	8001430 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d2:	4a1a      	ldr	r2, [pc, #104]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	4a14      	ldr	r2, [pc, #80]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f2:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_TIM_IC_MspInit+0x90>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	f003 0310 	and.w	r3, r3, #16
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80013fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001410:	2301      	movs	r3, #1
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	4809      	ldr	r0, [pc, #36]	@ (8001440 <HAL_TIM_IC_MspInit+0x94>)
 800141c:	f000 fb2a 	bl	8001a74 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001420:	2200      	movs	r2, #0
 8001422:	2100      	movs	r1, #0
 8001424:	201b      	movs	r0, #27
 8001426:	f000 f986 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800142a:	201b      	movs	r0, #27
 800142c:	f000 f99f 	bl	800176e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001430:	bf00      	nop
 8001432:	3728      	adds	r7, #40	@ 0x28
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40012c00 	.word	0x40012c00
 800143c:	40021000 	.word	0x40021000
 8001440:	48001000 	.word	0x48001000

08001444 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001444:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800147c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001448:	f7ff ff44 	bl	80012d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800144c:	480c      	ldr	r0, [pc, #48]	@ (8001480 <LoopForever+0x6>)
  ldr r1, =_edata
 800144e:	490d      	ldr	r1, [pc, #52]	@ (8001484 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001450:	4a0d      	ldr	r2, [pc, #52]	@ (8001488 <LoopForever+0xe>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001454:	e002      	b.n	800145c <LoopCopyDataInit>

08001456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145a:	3304      	adds	r3, #4

0800145c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800145c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001460:	d3f9      	bcc.n	8001456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001464:	4c0a      	ldr	r4, [pc, #40]	@ (8001490 <LoopForever+0x16>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001468:	e001      	b.n	800146e <LoopFillZerobss>

0800146a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800146c:	3204      	adds	r2, #4

0800146e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001470:	d3fb      	bcc.n	800146a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001472:	f004 f843 	bl	80054fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001476:	f7ff fd89 	bl	8000f8c <main>

0800147a <LoopForever>:

LoopForever:
    b LoopForever
 800147a:	e7fe      	b.n	800147a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800147c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001484:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001488:	080055ac 	.word	0x080055ac
  ldr r2, =_sbss
 800148c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001490:	200001ec 	.word	0x200001ec

08001494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001494:	e7fe      	b.n	8001494 <ADC1_2_IRQHandler>

08001496 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800149c:	2300      	movs	r3, #0
 800149e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a0:	2003      	movs	r0, #3
 80014a2:	f000 f93d 	bl	8001720 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014a6:	200f      	movs	r0, #15
 80014a8:	f000 f80e 	bl	80014c8 <HAL_InitTick>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d002      	beq.n	80014b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	71fb      	strb	r3, [r7, #7]
 80014b6:	e001      	b.n	80014bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014b8:	f7ff fea4 	bl	8001204 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014bc:	79fb      	ldrb	r3, [r7, #7]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014d0:	2300      	movs	r3, #0
 80014d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80014d4:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <HAL_InitTick+0x6c>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d023      	beq.n	8001524 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80014dc:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <HAL_InitTick+0x70>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <HAL_InitTick+0x6c>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f949 	bl	800178a <HAL_SYSTICK_Config>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10f      	bne.n	800151e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d809      	bhi.n	8001518 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001504:	2200      	movs	r2, #0
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	f04f 30ff 	mov.w	r0, #4294967295
 800150c:	f000 f913 	bl	8001736 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001510:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <HAL_InitTick+0x74>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e007      	b.n	8001528 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	73fb      	strb	r3, [r7, #15]
 800151c:	e004      	b.n	8001528 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	73fb      	strb	r3, [r7, #15]
 8001522:	e001      	b.n	8001528 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001528:	7bfb      	ldrb	r3, [r7, #15]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	2000000c 	.word	0x2000000c
 8001538:	20000004 	.word	0x20000004
 800153c:	20000008 	.word	0x20000008

08001540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_IncTick+0x20>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	461a      	mov	r2, r3
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <HAL_IncTick+0x24>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4413      	add	r3, r2
 8001550:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <HAL_IncTick+0x24>)
 8001552:	6013      	str	r3, [r2, #0]
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	2000000c 	.word	0x2000000c
 8001564:	200001e8 	.word	0x200001e8

08001568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return uwTick;
 800156c:	4b03      	ldr	r3, [pc, #12]	@ (800157c <HAL_GetTick+0x14>)
 800156e:	681b      	ldr	r3, [r3, #0]
}
 8001570:	4618      	mov	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	200001e8 	.word	0x200001e8

08001580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800159c:	4013      	ands	r3, r2
 800159e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b2:	4a04      	ldr	r2, [pc, #16]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	60d3      	str	r3, [r2, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015cc:	4b04      	ldr	r3, [pc, #16]	@ (80015e0 <__NVIC_GetPriorityGrouping+0x18>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	f003 0307 	and.w	r3, r3, #7
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	db0b      	blt.n	800160e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	f003 021f 	and.w	r2, r3, #31
 80015fc:	4907      	ldr	r1, [pc, #28]	@ (800161c <__NVIC_EnableIRQ+0x38>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	2001      	movs	r0, #1
 8001606:	fa00 f202 	lsl.w	r2, r0, r2
 800160a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000e100 	.word	0xe000e100

08001620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	6039      	str	r1, [r7, #0]
 800162a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	db0a      	blt.n	800164a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	490c      	ldr	r1, [pc, #48]	@ (800166c <__NVIC_SetPriority+0x4c>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	0112      	lsls	r2, r2, #4
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	440b      	add	r3, r1
 8001644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001648:	e00a      	b.n	8001660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4908      	ldr	r1, [pc, #32]	@ (8001670 <__NVIC_SetPriority+0x50>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	3b04      	subs	r3, #4
 8001658:	0112      	lsls	r2, r2, #4
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	440b      	add	r3, r1
 800165e:	761a      	strb	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000e100 	.word	0xe000e100
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	@ 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f1c3 0307 	rsb	r3, r3, #7
 800168e:	2b04      	cmp	r3, #4
 8001690:	bf28      	it	cs
 8001692:	2304      	movcs	r3, #4
 8001694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3304      	adds	r3, #4
 800169a:	2b06      	cmp	r3, #6
 800169c:	d902      	bls.n	80016a4 <NVIC_EncodePriority+0x30>
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3b03      	subs	r3, #3
 80016a2:	e000      	b.n	80016a6 <NVIC_EncodePriority+0x32>
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43da      	mvns	r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	401a      	ands	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	43d9      	mvns	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	4313      	orrs	r3, r2
         );
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	@ 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016ec:	d301      	bcc.n	80016f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00f      	b.n	8001712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <SysTick_Config+0x40>)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fa:	210f      	movs	r1, #15
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f7ff ff8e 	bl	8001620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <SysTick_Config+0x40>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170a:	4b04      	ldr	r3, [pc, #16]	@ (800171c <SysTick_Config+0x40>)
 800170c:	2207      	movs	r2, #7
 800170e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	e000e010 	.word	0xe000e010

08001720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff29 	bl	8001580 <__NVIC_SetPriorityGrouping>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001748:	f7ff ff3e 	bl	80015c8 <__NVIC_GetPriorityGrouping>
 800174c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	6978      	ldr	r0, [r7, #20]
 8001754:	f7ff ff8e 	bl	8001674 <NVIC_EncodePriority>
 8001758:	4602      	mov	r2, r0
 800175a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff5d 	bl	8001620 <__NVIC_SetPriority>
}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff31 	bl	80015e4 <__NVIC_EnableIRQ>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ffa2 	bl	80016dc <SysTick_Config>
 8001798:	4603      	mov	r3, r0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e098      	b.n	80018e8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b4d      	ldr	r3, [pc, #308]	@ (80018f4 <HAL_DMA_Init+0x150>)
 80017be:	429a      	cmp	r2, r3
 80017c0:	d80f      	bhi.n	80017e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b4b      	ldr	r3, [pc, #300]	@ (80018f8 <HAL_DMA_Init+0x154>)
 80017ca:	4413      	add	r3, r2
 80017cc:	4a4b      	ldr	r2, [pc, #300]	@ (80018fc <HAL_DMA_Init+0x158>)
 80017ce:	fba2 2303 	umull	r2, r3, r2, r3
 80017d2:	091b      	lsrs	r3, r3, #4
 80017d4:	009a      	lsls	r2, r3, #2
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a48      	ldr	r2, [pc, #288]	@ (8001900 <HAL_DMA_Init+0x15c>)
 80017de:	641a      	str	r2, [r3, #64]	@ 0x40
 80017e0:	e00e      	b.n	8001800 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b46      	ldr	r3, [pc, #280]	@ (8001904 <HAL_DMA_Init+0x160>)
 80017ea:	4413      	add	r3, r2
 80017ec:	4a43      	ldr	r2, [pc, #268]	@ (80018fc <HAL_DMA_Init+0x158>)
 80017ee:	fba2 2303 	umull	r2, r3, r2, r3
 80017f2:	091b      	lsrs	r3, r3, #4
 80017f4:	009a      	lsls	r2, r3, #2
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a42      	ldr	r2, [pc, #264]	@ (8001908 <HAL_DMA_Init+0x164>)
 80017fe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2202      	movs	r2, #2
 8001804:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800181a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001824:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001830:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800183c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	4313      	orrs	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800185a:	d039      	beq.n	80018d0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001860:	4a27      	ldr	r2, [pc, #156]	@ (8001900 <HAL_DMA_Init+0x15c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d11a      	bne.n	800189c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001866:	4b29      	ldr	r3, [pc, #164]	@ (800190c <HAL_DMA_Init+0x168>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186e:	f003 031c 	and.w	r3, r3, #28
 8001872:	210f      	movs	r1, #15
 8001874:	fa01 f303 	lsl.w	r3, r1, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	4924      	ldr	r1, [pc, #144]	@ (800190c <HAL_DMA_Init+0x168>)
 800187c:	4013      	ands	r3, r2
 800187e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <HAL_DMA_Init+0x168>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6859      	ldr	r1, [r3, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188c:	f003 031c 	and.w	r3, r3, #28
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	491d      	ldr	r1, [pc, #116]	@ (800190c <HAL_DMA_Init+0x168>)
 8001896:	4313      	orrs	r3, r2
 8001898:	600b      	str	r3, [r1, #0]
 800189a:	e019      	b.n	80018d0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800189c:	4b1c      	ldr	r3, [pc, #112]	@ (8001910 <HAL_DMA_Init+0x16c>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a4:	f003 031c 	and.w	r3, r3, #28
 80018a8:	210f      	movs	r1, #15
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	43db      	mvns	r3, r3
 80018b0:	4917      	ldr	r1, [pc, #92]	@ (8001910 <HAL_DMA_Init+0x16c>)
 80018b2:	4013      	ands	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018b6:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <HAL_DMA_Init+0x16c>)
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6859      	ldr	r1, [r3, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	f003 031c 	and.w	r3, r3, #28
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	4911      	ldr	r1, [pc, #68]	@ (8001910 <HAL_DMA_Init+0x16c>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2201      	movs	r2, #1
 80018da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40020407 	.word	0x40020407
 80018f8:	bffdfff8 	.word	0xbffdfff8
 80018fc:	cccccccd 	.word	0xcccccccd
 8001900:	40020000 	.word	0x40020000
 8001904:	bffdfbf8 	.word	0xbffdfbf8
 8001908:	40020400 	.word	0x40020400
 800190c:	400200a8 	.word	0x400200a8
 8001910:	400204a8 	.word	0x400204a8

08001914 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001930:	f003 031c 	and.w	r3, r3, #28
 8001934:	2204      	movs	r2, #4
 8001936:	409a      	lsls	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d026      	beq.n	800198e <HAL_DMA_IRQHandler+0x7a>
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	f003 0304 	and.w	r3, r3, #4
 8001946:	2b00      	cmp	r3, #0
 8001948:	d021      	beq.n	800198e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0320 	and.w	r3, r3, #32
 8001954:	2b00      	cmp	r3, #0
 8001956:	d107      	bne.n	8001968 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 0204 	bic.w	r2, r2, #4
 8001966:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196c:	f003 021c 	and.w	r2, r3, #28
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	2104      	movs	r1, #4
 8001976:	fa01 f202 	lsl.w	r2, r1, r2
 800197a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001980:	2b00      	cmp	r3, #0
 8001982:	d071      	beq.n	8001a68 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800198c:	e06c      	b.n	8001a68 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f003 031c 	and.w	r3, r3, #28
 8001996:	2202      	movs	r2, #2
 8001998:	409a      	lsls	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4013      	ands	r3, r2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d02e      	beq.n	8001a00 <HAL_DMA_IRQHandler+0xec>
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d029      	beq.n	8001a00 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0320 	and.w	r3, r3, #32
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10b      	bne.n	80019d2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f022 020a 	bic.w	r2, r2, #10
 80019c8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	f003 021c 	and.w	r2, r3, #28
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019de:	2102      	movs	r1, #2
 80019e0:	fa01 f202 	lsl.w	r2, r1, r2
 80019e4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d038      	beq.n	8001a68 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80019fe:	e033      	b.n	8001a68 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a04:	f003 031c 	and.w	r3, r3, #28
 8001a08:	2208      	movs	r2, #8
 8001a0a:	409a      	lsls	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d02a      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x156>
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	f003 0308 	and.w	r3, r3, #8
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d025      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 020e 	bic.w	r2, r2, #14
 8001a2c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	f003 021c 	and.w	r2, r3, #28
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a40:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2201      	movs	r2, #1
 8001a46:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d004      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
}
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a82:	e17f      	b.n	8001d84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	2101      	movs	r1, #1
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a90:	4013      	ands	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f000 8171 	beq.w	8001d7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 0303 	and.w	r3, r3, #3
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d005      	beq.n	8001ab4 <HAL_GPIO_Init+0x40>
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d130      	bne.n	8001b16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	2203      	movs	r2, #3
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001aea:	2201      	movs	r2, #1
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43db      	mvns	r3, r3
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4013      	ands	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	091b      	lsrs	r3, r3, #4
 8001b00:	f003 0201 	and.w	r2, r3, #1
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d118      	bne.n	8001b54 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	08db      	lsrs	r3, r3, #3
 8001b3e:	f003 0201 	and.w	r2, r3, #1
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d017      	beq.n	8001b90 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	4013      	ands	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f003 0303 	and.w	r3, r3, #3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d123      	bne.n	8001be4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	08da      	lsrs	r2, r3, #3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3208      	adds	r2, #8
 8001ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	220f      	movs	r2, #15
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	691a      	ldr	r2, [r3, #16]
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	08da      	lsrs	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3208      	adds	r2, #8
 8001bde:	6939      	ldr	r1, [r7, #16]
 8001be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	2203      	movs	r2, #3
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0203 	and.w	r2, r3, #3
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 80ac 	beq.w	8001d7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c26:	4b5f      	ldr	r3, [pc, #380]	@ (8001da4 <HAL_GPIO_Init+0x330>)
 8001c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2a:	4a5e      	ldr	r2, [pc, #376]	@ (8001da4 <HAL_GPIO_Init+0x330>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c32:	4b5c      	ldr	r3, [pc, #368]	@ (8001da4 <HAL_GPIO_Init+0x330>)
 8001c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001da8 <HAL_GPIO_Init+0x334>)
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	089b      	lsrs	r3, r3, #2
 8001c44:	3302      	adds	r3, #2
 8001c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	220f      	movs	r2, #15
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c68:	d025      	beq.n	8001cb6 <HAL_GPIO_Init+0x242>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4f      	ldr	r2, [pc, #316]	@ (8001dac <HAL_GPIO_Init+0x338>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d01f      	beq.n	8001cb2 <HAL_GPIO_Init+0x23e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4e      	ldr	r2, [pc, #312]	@ (8001db0 <HAL_GPIO_Init+0x33c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d019      	beq.n	8001cae <HAL_GPIO_Init+0x23a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4d      	ldr	r2, [pc, #308]	@ (8001db4 <HAL_GPIO_Init+0x340>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d013      	beq.n	8001caa <HAL_GPIO_Init+0x236>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4c      	ldr	r2, [pc, #304]	@ (8001db8 <HAL_GPIO_Init+0x344>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00d      	beq.n	8001ca6 <HAL_GPIO_Init+0x232>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4b      	ldr	r2, [pc, #300]	@ (8001dbc <HAL_GPIO_Init+0x348>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d007      	beq.n	8001ca2 <HAL_GPIO_Init+0x22e>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc0 <HAL_GPIO_Init+0x34c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d101      	bne.n	8001c9e <HAL_GPIO_Init+0x22a>
 8001c9a:	2306      	movs	r3, #6
 8001c9c:	e00c      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001c9e:	2307      	movs	r3, #7
 8001ca0:	e00a      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001ca2:	2305      	movs	r3, #5
 8001ca4:	e008      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	e006      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001caa:	2303      	movs	r3, #3
 8001cac:	e004      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e002      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e000      	b.n	8001cb8 <HAL_GPIO_Init+0x244>
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	f002 0203 	and.w	r2, r2, #3
 8001cbe:	0092      	lsls	r2, r2, #2
 8001cc0:	4093      	lsls	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cc8:	4937      	ldr	r1, [pc, #220]	@ (8001da8 <HAL_GPIO_Init+0x334>)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	089b      	lsrs	r3, r3, #2
 8001cce:	3302      	adds	r3, #2
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	43db      	mvns	r3, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cfa:	4a32      	ldr	r2, [pc, #200]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d24:	4a27      	ldr	r2, [pc, #156]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4013      	ands	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d4e:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d78:	4a12      	ldr	r2, [pc, #72]	@ (8001dc4 <HAL_GPIO_Init+0x350>)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f47f ae78 	bne.w	8001a84 <HAL_GPIO_Init+0x10>
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	371c      	adds	r7, #28
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40010000 	.word	0x40010000
 8001dac:	48000400 	.word	0x48000400
 8001db0:	48000800 	.word	0x48000800
 8001db4:	48000c00 	.word	0x48000c00
 8001db8:	48001000 	.word	0x48001000
 8001dbc:	48001400 	.word	0x48001400
 8001dc0:	48001800 	.word	0x48001800
 8001dc4:	40010400 	.word	0x40010400

08001dc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	807b      	strh	r3, [r7, #2]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dd8:	787b      	ldrb	r3, [r7, #1]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d003      	beq.n	8001de6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dde:	887a      	ldrh	r2, [r7, #2]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001de4:	e002      	b.n	8001dec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001de6:	887a      	ldrh	r2, [r7, #2]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e08d      	b.n	8001f26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7fe ff4e 	bl	8000cc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2224      	movs	r2, #36	@ 0x24
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d107      	bne.n	8001e72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	e006      	b.n	8001e80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d108      	bne.n	8001e9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	e007      	b.n	8001eaa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ea8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ebc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ecc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69d9      	ldr	r1, [r3, #28]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1a      	ldr	r2, [r3, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 0201 	orr.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2220      	movs	r2, #32
 8001f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	b083      	sub	sp, #12
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
 8001f36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b20      	cmp	r3, #32
 8001f42:	d138      	bne.n	8001fb6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e032      	b.n	8001fb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2224      	movs	r2, #36	@ 0x24
 8001f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0201 	bic.w	r2, r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f80:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6819      	ldr	r1, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 0201 	orr.w	r2, r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e000      	b.n	8001fb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fb6:	2302      	movs	r3, #2
  }
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b20      	cmp	r3, #32
 8001fd8:	d139      	bne.n	800204e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d101      	bne.n	8001fe8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e033      	b.n	8002050 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2224      	movs	r2, #36	@ 0x24
 8001ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0201 	bic.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002016:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	4313      	orrs	r3, r2
 8002020:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0201 	orr.w	r2, r2, #1
 8002038:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2220      	movs	r2, #32
 800203e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800204a:	2300      	movs	r3, #0
 800204c:	e000      	b.n	8002050 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800204e:	2302      	movs	r3, #2
  }
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e0af      	b.n	80021ce <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d106      	bne.n	8002088 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7fe feb4 	bl	8000df0 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2202      	movs	r2, #2
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	e00a      	b.n	80020bc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3304      	adds	r3, #4
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	3301      	adds	r3, #1
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2b0f      	cmp	r3, #15
 80020c0:	d9f1      	bls.n	80020a6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0204 	orr.w	r2, r2, #4
 80020d0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	4b3f      	ldr	r3, [pc, #252]	@ (80021d8 <HAL_LCD_Init+0x17c>)
 80020da:	4013      	ands	r3, r2
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6851      	ldr	r1, [r2, #4]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6892      	ldr	r2, [r2, #8]
 80020e4:	4311      	orrs	r1, r2
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80020ea:	4311      	orrs	r1, r2
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80020f0:	4311      	orrs	r1, r2
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	69d2      	ldr	r2, [r2, #28]
 80020f6:	4311      	orrs	r1, r2
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6a12      	ldr	r2, [r2, #32]
 80020fc:	4311      	orrs	r1, r2
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6992      	ldr	r2, [r2, #24]
 8002102:	4311      	orrs	r1, r2
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002108:	4311      	orrs	r1, r2
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6812      	ldr	r2, [r2, #0]
 800210e:	430b      	orrs	r3, r1
 8002110:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f862 	bl	80021dc <LCD_WaitForSynchro>
 8002118:	4603      	mov	r3, r0
 800211a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800211c:	7cfb      	ldrb	r3, [r7, #19]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <HAL_LCD_Init+0xca>
  {
    return status;
 8002122:	7cfb      	ldrb	r3, [r7, #19]
 8002124:	e053      	b.n	80021ce <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	431a      	orrs	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	431a      	orrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f042 0201 	orr.w	r2, r2, #1
 800215c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800215e:	f7ff fa03 	bl	8001568 <HAL_GetTick>
 8002162:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002164:	e00c      	b.n	8002180 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002166:	f7ff f9ff 	bl	8001568 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002174:	d904      	bls.n	8002180 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2208      	movs	r2, #8
 800217a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e026      	b.n	80021ce <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b01      	cmp	r3, #1
 800218c:	d1eb      	bne.n	8002166 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800218e:	f7ff f9eb 	bl	8001568 <HAL_GetTick>
 8002192:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002194:	e00c      	b.n	80021b0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002196:	f7ff f9e7 	bl	8001568 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021a4:	d904      	bls.n	80021b0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2210      	movs	r2, #16
 80021aa:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e00e      	b.n	80021ce <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b10      	cmp	r3, #16
 80021bc:	d1eb      	bne.n	8002196 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 80021cc:	7cfb      	ldrb	r3, [r7, #19]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	fc00000e 	.word	0xfc00000e

080021dc <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80021e4:	f7ff f9c0 	bl	8001568 <HAL_GetTick>
 80021e8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80021ea:	e00c      	b.n	8002206 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80021ec:	f7ff f9bc 	bl	8001568 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021fa:	d904      	bls.n	8002206 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e007      	b.n	8002216 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 0320 	and.w	r3, r3, #32
 8002210:	2b20      	cmp	r3, #32
 8002212:	d1eb      	bne.n	80021ec <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002224:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <HAL_PWREx_GetVoltageRange+0x18>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800222c:	4618      	mov	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40007000 	.word	0x40007000

0800223c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800224a:	d130      	bne.n	80022ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800224c:	4b23      	ldr	r3, [pc, #140]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002258:	d038      	beq.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800225a:	4b20      	ldr	r3, [pc, #128]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002262:	4a1e      	ldr	r2, [pc, #120]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002264:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002268:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800226a:	4b1d      	ldr	r3, [pc, #116]	@ (80022e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2232      	movs	r2, #50	@ 0x32
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	4a1b      	ldr	r2, [pc, #108]	@ (80022e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	0c9b      	lsrs	r3, r3, #18
 800227c:	3301      	adds	r3, #1
 800227e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002280:	e002      	b.n	8002288 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	3b01      	subs	r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002288:	4b14      	ldr	r3, [pc, #80]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002294:	d102      	bne.n	800229c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f2      	bne.n	8002282 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800229c:	4b0f      	ldr	r3, [pc, #60]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a8:	d110      	bne.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e00f      	b.n	80022ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022ae:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ba:	d007      	beq.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022bc:	4b07      	ldr	r3, [pc, #28]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022c4:	4a05      	ldr	r2, [pc, #20]	@ (80022dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40007000 	.word	0x40007000
 80022e0:	20000004 	.word	0x20000004
 80022e4:	431bde83 	.word	0x431bde83

080022e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e3ca      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022fa:	4b97      	ldr	r3, [pc, #604]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002304:	4b94      	ldr	r3, [pc, #592]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0310 	and.w	r3, r3, #16
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 80e4 	beq.w	80024e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d007      	beq.n	8002332 <HAL_RCC_OscConfig+0x4a>
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	2b0c      	cmp	r3, #12
 8002326:	f040 808b 	bne.w	8002440 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	2b01      	cmp	r3, #1
 800232e:	f040 8087 	bne.w	8002440 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002332:	4b89      	ldr	r3, [pc, #548]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d005      	beq.n	800234a <HAL_RCC_OscConfig+0x62>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e3a2      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	4b82      	ldr	r3, [pc, #520]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	2b00      	cmp	r3, #0
 8002358:	d004      	beq.n	8002364 <HAL_RCC_OscConfig+0x7c>
 800235a:	4b7f      	ldr	r3, [pc, #508]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002362:	e005      	b.n	8002370 <HAL_RCC_OscConfig+0x88>
 8002364:	4b7c      	ldr	r3, [pc, #496]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800236a:	091b      	lsrs	r3, r3, #4
 800236c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002370:	4293      	cmp	r3, r2
 8002372:	d223      	bcs.n	80023bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fd55 	bl	8002e28 <RCC_SetFlashLatencyFromMSIRange>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e383      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002388:	4b73      	ldr	r3, [pc, #460]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a72      	ldr	r2, [pc, #456]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800238e:	f043 0308 	orr.w	r3, r3, #8
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b70      	ldr	r3, [pc, #448]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	496d      	ldr	r1, [pc, #436]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023a6:	4b6c      	ldr	r3, [pc, #432]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	4968      	ldr	r1, [pc, #416]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	604b      	str	r3, [r1, #4]
 80023ba:	e025      	b.n	8002408 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023bc:	4b66      	ldr	r3, [pc, #408]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a65      	ldr	r2, [pc, #404]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023c2:	f043 0308 	orr.w	r3, r3, #8
 80023c6:	6013      	str	r3, [r2, #0]
 80023c8:	4b63      	ldr	r3, [pc, #396]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4960      	ldr	r1, [pc, #384]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023da:	4b5f      	ldr	r3, [pc, #380]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	495b      	ldr	r1, [pc, #364]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a1b      	ldr	r3, [r3, #32]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f000 fd15 	bl	8002e28 <RCC_SetFlashLatencyFromMSIRange>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e343      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002408:	f000 fc4a 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b52      	ldr	r3, [pc, #328]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	091b      	lsrs	r3, r3, #4
 8002414:	f003 030f 	and.w	r3, r3, #15
 8002418:	4950      	ldr	r1, [pc, #320]	@ (800255c <HAL_RCC_OscConfig+0x274>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	4a4e      	ldr	r2, [pc, #312]	@ (8002560 <HAL_RCC_OscConfig+0x278>)
 8002426:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002428:	4b4e      	ldr	r3, [pc, #312]	@ (8002564 <HAL_RCC_OscConfig+0x27c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff f84b 	bl	80014c8 <HAL_InitTick>
 8002432:	4603      	mov	r3, r0
 8002434:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002436:	7bfb      	ldrb	r3, [r7, #15]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d052      	beq.n	80024e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	e327      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d032      	beq.n	80024ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002448:	4b43      	ldr	r3, [pc, #268]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a42      	ldr	r2, [pc, #264]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002454:	f7ff f888 	bl	8001568 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800245c:	f7ff f884 	bl	8001568 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e310      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800246e:	4b3a      	ldr	r3, [pc, #232]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800247a:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a36      	ldr	r2, [pc, #216]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002480:	f043 0308 	orr.w	r3, r3, #8
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b34      	ldr	r3, [pc, #208]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	4931      	ldr	r1, [pc, #196]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002498:	4b2f      	ldr	r3, [pc, #188]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	021b      	lsls	r3, r3, #8
 80024a6:	492c      	ldr	r1, [pc, #176]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
 80024ac:	e01a      	b.n	80024e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a29      	ldr	r2, [pc, #164]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024ba:	f7ff f855 	bl	8001568 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024c2:	f7ff f851 	bl	8001568 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e2dd      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024d4:	4b20      	ldr	r3, [pc, #128]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1f0      	bne.n	80024c2 <HAL_RCC_OscConfig+0x1da>
 80024e0:	e000      	b.n	80024e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d074      	beq.n	80025da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d005      	beq.n	8002502 <HAL_RCC_OscConfig+0x21a>
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	2b0c      	cmp	r3, #12
 80024fa:	d10e      	bne.n	800251a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d10b      	bne.n	800251a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d064      	beq.n	80025d8 <HAL_RCC_OscConfig+0x2f0>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d160      	bne.n	80025d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e2ba      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002522:	d106      	bne.n	8002532 <HAL_RCC_OscConfig+0x24a>
 8002524:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0b      	ldr	r2, [pc, #44]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800252a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800252e:	6013      	str	r3, [r2, #0]
 8002530:	e026      	b.n	8002580 <HAL_RCC_OscConfig+0x298>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800253a:	d115      	bne.n	8002568 <HAL_RCC_OscConfig+0x280>
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 8002542:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b03      	ldr	r3, [pc, #12]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a02      	ldr	r2, [pc, #8]	@ (8002558 <HAL_RCC_OscConfig+0x270>)
 800254e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	e014      	b.n	8002580 <HAL_RCC_OscConfig+0x298>
 8002556:	bf00      	nop
 8002558:	40021000 	.word	0x40021000
 800255c:	0800555c 	.word	0x0800555c
 8002560:	20000004 	.word	0x20000004
 8002564:	20000008 	.word	0x20000008
 8002568:	4ba0      	ldr	r3, [pc, #640]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a9f      	ldr	r2, [pc, #636]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800256e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b9d      	ldr	r3, [pc, #628]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a9c      	ldr	r2, [pc, #624]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800257a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800257e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d013      	beq.n	80025b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002588:	f7fe ffee 	bl	8001568 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002590:	f7fe ffea 	bl	8001568 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	@ 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e276      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025a2:	4b92      	ldr	r3, [pc, #584]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0x2a8>
 80025ae:	e014      	b.n	80025da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b0:	f7fe ffda 	bl	8001568 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025b8:	f7fe ffd6 	bl	8001568 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b64      	cmp	r3, #100	@ 0x64
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e262      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ca:	4b88      	ldr	r3, [pc, #544]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x2d0>
 80025d6:	e000      	b.n	80025da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d060      	beq.n	80026a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d005      	beq.n	80025f8 <HAL_RCC_OscConfig+0x310>
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2b0c      	cmp	r3, #12
 80025f0:	d119      	bne.n	8002626 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d116      	bne.n	8002626 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f8:	4b7c      	ldr	r3, [pc, #496]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002600:	2b00      	cmp	r3, #0
 8002602:	d005      	beq.n	8002610 <HAL_RCC_OscConfig+0x328>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e23f      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002610:	4b76      	ldr	r3, [pc, #472]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	061b      	lsls	r3, r3, #24
 800261e:	4973      	ldr	r1, [pc, #460]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002620:	4313      	orrs	r3, r2
 8002622:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002624:	e040      	b.n	80026a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d023      	beq.n	8002676 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800262e:	4b6f      	ldr	r3, [pc, #444]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a6e      	ldr	r2, [pc, #440]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263a:	f7fe ff95 	bl	8001568 <HAL_GetTick>
 800263e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002640:	e008      	b.n	8002654 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002642:	f7fe ff91 	bl	8001568 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e21d      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002654:	4b65      	ldr	r3, [pc, #404]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0f0      	beq.n	8002642 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002660:	4b62      	ldr	r3, [pc, #392]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	061b      	lsls	r3, r3, #24
 800266e:	495f      	ldr	r1, [pc, #380]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002670:	4313      	orrs	r3, r2
 8002672:	604b      	str	r3, [r1, #4]
 8002674:	e018      	b.n	80026a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002676:	4b5d      	ldr	r3, [pc, #372]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5c      	ldr	r2, [pc, #368]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800267c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7fe ff71 	bl	8001568 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800268a:	f7fe ff6d 	bl	8001568 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e1f9      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800269c:	4b53      	ldr	r3, [pc, #332]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1f0      	bne.n	800268a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0308 	and.w	r3, r3, #8
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d03c      	beq.n	800272e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d01c      	beq.n	80026f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026bc:	4b4b      	ldr	r3, [pc, #300]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80026be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c2:	4a4a      	ldr	r2, [pc, #296]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026cc:	f7fe ff4c 	bl	8001568 <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d4:	f7fe ff48 	bl	8001568 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e1d4      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026e6:	4b41      	ldr	r3, [pc, #260]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80026e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ef      	beq.n	80026d4 <HAL_RCC_OscConfig+0x3ec>
 80026f4:	e01b      	b.n	800272e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f6:	4b3d      	ldr	r3, [pc, #244]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80026f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026fc:	4a3b      	ldr	r2, [pc, #236]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80026fe:	f023 0301 	bic.w	r3, r3, #1
 8002702:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002706:	f7fe ff2f 	bl	8001568 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800270e:	f7fe ff2b 	bl	8001568 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e1b7      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002720:	4b32      	ldr	r3, [pc, #200]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002722:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1ef      	bne.n	800270e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 80a6 	beq.w	8002888 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002740:	4b2a      	ldr	r3, [pc, #168]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10d      	bne.n	8002768 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800274c:	4b27      	ldr	r3, [pc, #156]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800274e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002750:	4a26      	ldr	r2, [pc, #152]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 8002752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002756:	6593      	str	r3, [r2, #88]	@ 0x58
 8002758:	4b24      	ldr	r3, [pc, #144]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 800275a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002760:	60bb      	str	r3, [r7, #8]
 8002762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002764:	2301      	movs	r3, #1
 8002766:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002768:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <HAL_RCC_OscConfig+0x508>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002770:	2b00      	cmp	r3, #0
 8002772:	d118      	bne.n	80027a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002774:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <HAL_RCC_OscConfig+0x508>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1d      	ldr	r2, [pc, #116]	@ (80027f0 <HAL_RCC_OscConfig+0x508>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800277e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002780:	f7fe fef2 	bl	8001568 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002788:	f7fe feee 	bl	8001568 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e17a      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <HAL_RCC_OscConfig+0x508>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0f0      	beq.n	8002788 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d108      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4d8>
 80027ae:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b4:	4a0d      	ldr	r2, [pc, #52]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027be:	e029      	b.n	8002814 <HAL_RCC_OscConfig+0x52c>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b05      	cmp	r3, #5
 80027c6:	d115      	bne.n	80027f4 <HAL_RCC_OscConfig+0x50c>
 80027c8:	4b08      	ldr	r3, [pc, #32]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ce:	4a07      	ldr	r2, [pc, #28]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027d8:	4b04      	ldr	r3, [pc, #16]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027de:	4a03      	ldr	r2, [pc, #12]	@ (80027ec <HAL_RCC_OscConfig+0x504>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027e8:	e014      	b.n	8002814 <HAL_RCC_OscConfig+0x52c>
 80027ea:	bf00      	nop
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40007000 	.word	0x40007000
 80027f4:	4b9c      	ldr	r3, [pc, #624]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80027f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fa:	4a9b      	ldr	r2, [pc, #620]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80027fc:	f023 0301 	bic.w	r3, r3, #1
 8002800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002804:	4b98      	ldr	r3, [pc, #608]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280a:	4a97      	ldr	r2, [pc, #604]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800280c:	f023 0304 	bic.w	r3, r3, #4
 8002810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d016      	beq.n	800284a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281c:	f7fe fea4 	bl	8001568 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002822:	e00a      	b.n	800283a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002824:	f7fe fea0 	bl	8001568 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002832:	4293      	cmp	r3, r2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e12a      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800283a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800283c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d0ed      	beq.n	8002824 <HAL_RCC_OscConfig+0x53c>
 8002848:	e015      	b.n	8002876 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284a:	f7fe fe8d 	bl	8001568 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002850:	e00a      	b.n	8002868 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002852:	f7fe fe89 	bl	8001568 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002860:	4293      	cmp	r3, r2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e113      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002868:	4b7f      	ldr	r3, [pc, #508]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1ed      	bne.n	8002852 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002876:	7ffb      	ldrb	r3, [r7, #31]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d105      	bne.n	8002888 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287c:	4b7a      	ldr	r3, [pc, #488]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800287e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002880:	4a79      	ldr	r2, [pc, #484]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002886:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 80fe 	beq.w	8002a8e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002896:	2b02      	cmp	r3, #2
 8002898:	f040 80d0 	bne.w	8002a3c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800289c:	4b72      	ldr	r3, [pc, #456]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	f003 0203 	and.w	r2, r3, #3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d130      	bne.n	8002912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	3b01      	subs	r3, #1
 80028bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	429a      	cmp	r2, r3
 80028c0:	d127      	bne.n	8002912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d11f      	bne.n	8002912 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028dc:	2a07      	cmp	r2, #7
 80028de:	bf14      	ite	ne
 80028e0:	2201      	movne	r2, #1
 80028e2:	2200      	moveq	r2, #0
 80028e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d113      	bne.n	8002912 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	3b01      	subs	r3, #1
 80028f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d109      	bne.n	8002912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	3b01      	subs	r3, #1
 800290c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800290e:	429a      	cmp	r2, r3
 8002910:	d06e      	beq.n	80029f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b0c      	cmp	r3, #12
 8002916:	d069      	beq.n	80029ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002918:	4b53      	ldr	r3, [pc, #332]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d105      	bne.n	8002930 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002924:	4b50      	ldr	r3, [pc, #320]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0ad      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002934:	4b4c      	ldr	r3, [pc, #304]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a4b      	ldr	r2, [pc, #300]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800293a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800293e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002940:	f7fe fe12 	bl	8001568 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002946:	e008      	b.n	800295a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002948:	f7fe fe0e 	bl	8001568 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d901      	bls.n	800295a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e09a      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800295a:	4b43      	ldr	r3, [pc, #268]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1f0      	bne.n	8002948 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002966:	4b40      	ldr	r3, [pc, #256]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	4b40      	ldr	r3, [pc, #256]	@ (8002a6c <HAL_RCC_OscConfig+0x784>)
 800296c:	4013      	ands	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002976:	3a01      	subs	r2, #1
 8002978:	0112      	lsls	r2, r2, #4
 800297a:	4311      	orrs	r1, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002980:	0212      	lsls	r2, r2, #8
 8002982:	4311      	orrs	r1, r2
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002988:	0852      	lsrs	r2, r2, #1
 800298a:	3a01      	subs	r2, #1
 800298c:	0552      	lsls	r2, r2, #21
 800298e:	4311      	orrs	r1, r2
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002994:	0852      	lsrs	r2, r2, #1
 8002996:	3a01      	subs	r2, #1
 8002998:	0652      	lsls	r2, r2, #25
 800299a:	4311      	orrs	r1, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029a0:	0912      	lsrs	r2, r2, #4
 80029a2:	0452      	lsls	r2, r2, #17
 80029a4:	430a      	orrs	r2, r1
 80029a6:	4930      	ldr	r1, [pc, #192]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029c4:	f7fe fdd0 	bl	8001568 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029cc:	f7fe fdcc 	bl	8001568 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e058      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029de:	4b22      	ldr	r3, [pc, #136]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d0f0      	beq.n	80029cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029ea:	e050      	b.n	8002a8e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e04f      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d148      	bne.n	8002a8e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a19      	ldr	r2, [pc, #100]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a08:	4b17      	ldr	r3, [pc, #92]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4a16      	ldr	r2, [pc, #88]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a14:	f7fe fda8 	bl	8001568 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1c:	f7fe fda4 	bl	8001568 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e030      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0f0      	beq.n	8002a1c <HAL_RCC_OscConfig+0x734>
 8002a3a:	e028      	b.n	8002a8e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	2b0c      	cmp	r3, #12
 8002a40:	d023      	beq.n	8002a8a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <HAL_RCC_OscConfig+0x780>)
 8002a48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7fe fd8b 	bl	8001568 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a54:	e00c      	b.n	8002a70 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a56:	f7fe fd87 	bl	8001568 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d905      	bls.n	8002a70 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e013      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a70:	4b09      	ldr	r3, [pc, #36]	@ (8002a98 <HAL_RCC_OscConfig+0x7b0>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1ec      	bne.n	8002a56 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a7c:	4b06      	ldr	r3, [pc, #24]	@ (8002a98 <HAL_RCC_OscConfig+0x7b0>)
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	4905      	ldr	r1, [pc, #20]	@ (8002a98 <HAL_RCC_OscConfig+0x7b0>)
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_RCC_OscConfig+0x7b4>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	60cb      	str	r3, [r1, #12]
 8002a88:	e001      	b.n	8002a8e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	feeefffc 	.word	0xfeeefffc

08002aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e0e7      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab4:	4b75      	ldr	r3, [pc, #468]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d910      	bls.n	8002ae4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac2:	4b72      	ldr	r3, [pc, #456]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f023 0207 	bic.w	r2, r3, #7
 8002aca:	4970      	ldr	r1, [pc, #448]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad2:	4b6e      	ldr	r3, [pc, #440]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0307 	and.w	r3, r3, #7
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d001      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e0cf      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d010      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	4b66      	ldr	r3, [pc, #408]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d908      	bls.n	8002b12 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b00:	4b63      	ldr	r3, [pc, #396]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	4960      	ldr	r1, [pc, #384]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d04c      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b26:	4b5a      	ldr	r3, [pc, #360]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d121      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e0a6      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b3e:	4b54      	ldr	r3, [pc, #336]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d115      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e09a      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d107      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b56:	4b4e      	ldr	r3, [pc, #312]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e08e      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b66:	4b4a      	ldr	r3, [pc, #296]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e086      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b76:	4b46      	ldr	r3, [pc, #280]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4943      	ldr	r1, [pc, #268]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b88:	f7fe fcee 	bl	8001568 <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7fe fcea 	bl	8001568 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e06e      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 020c 	and.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d1eb      	bne.n	8002b90 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d010      	beq.n	8002be6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	4b31      	ldr	r3, [pc, #196]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d208      	bcs.n	8002be6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	492b      	ldr	r1, [pc, #172]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002be6:	4b29      	ldr	r3, [pc, #164]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d210      	bcs.n	8002c16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf4:	4b25      	ldr	r3, [pc, #148]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f023 0207 	bic.w	r2, r3, #7
 8002bfc:	4923      	ldr	r1, [pc, #140]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c04:	4b21      	ldr	r3, [pc, #132]	@ (8002c8c <HAL_RCC_ClockConfig+0x1ec>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d001      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e036      	b.n	8002c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d008      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c22:	4b1b      	ldr	r3, [pc, #108]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	4918      	ldr	r1, [pc, #96]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d009      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	4910      	ldr	r1, [pc, #64]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c54:	f000 f824 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c90 <HAL_RCC_ClockConfig+0x1f0>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	091b      	lsrs	r3, r3, #4
 8002c60:	f003 030f 	and.w	r3, r3, #15
 8002c64:	490b      	ldr	r1, [pc, #44]	@ (8002c94 <HAL_RCC_ClockConfig+0x1f4>)
 8002c66:	5ccb      	ldrb	r3, [r1, r3]
 8002c68:	f003 031f 	and.w	r3, r3, #31
 8002c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c70:	4a09      	ldr	r2, [pc, #36]	@ (8002c98 <HAL_RCC_ClockConfig+0x1f8>)
 8002c72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HAL_RCC_ClockConfig+0x1fc>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7fe fc25 	bl	80014c8 <HAL_InitTick>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c82:	7afb      	ldrb	r3, [r7, #11]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40022000 	.word	0x40022000
 8002c90:	40021000 	.word	0x40021000
 8002c94:	0800555c 	.word	0x0800555c
 8002c98:	20000004 	.word	0x20000004
 8002c9c:	20000008 	.word	0x20000008

08002ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b089      	sub	sp, #36	@ 0x24
 8002ca4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61fb      	str	r3, [r7, #28]
 8002caa:	2300      	movs	r3, #0
 8002cac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cae:	4b3e      	ldr	r3, [pc, #248]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f003 0303 	and.w	r3, r3, #3
 8002cc0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	2b0c      	cmp	r3, #12
 8002ccc:	d121      	bne.n	8002d12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d11e      	bne.n	8002d12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cd4:	4b34      	ldr	r3, [pc, #208]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d107      	bne.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ce0:	4b31      	ldr	r3, [pc, #196]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ce6:	0a1b      	lsrs	r3, r3, #8
 8002ce8:	f003 030f 	and.w	r3, r3, #15
 8002cec:	61fb      	str	r3, [r7, #28]
 8002cee:	e005      	b.n	8002cfc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	091b      	lsrs	r3, r3, #4
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002cfc:	4a2b      	ldr	r2, [pc, #172]	@ (8002dac <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10d      	bne.n	8002d28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d10:	e00a      	b.n	8002d28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d102      	bne.n	8002d1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d18:	4b25      	ldr	r3, [pc, #148]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d1a:	61bb      	str	r3, [r7, #24]
 8002d1c:	e004      	b.n	8002d28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	2b08      	cmp	r3, #8
 8002d22:	d101      	bne.n	8002d28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d24:	4b23      	ldr	r3, [pc, #140]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	2b0c      	cmp	r3, #12
 8002d2c:	d134      	bne.n	8002d98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d003      	beq.n	8002d46 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2b03      	cmp	r3, #3
 8002d42:	d003      	beq.n	8002d4c <HAL_RCC_GetSysClockFreq+0xac>
 8002d44:	e005      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d46:	4b1a      	ldr	r3, [pc, #104]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d48:	617b      	str	r3, [r7, #20]
      break;
 8002d4a:	e005      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d4c:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d4e:	617b      	str	r3, [r7, #20]
      break;
 8002d50:	e002      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	617b      	str	r3, [r7, #20]
      break;
 8002d56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d58:	4b13      	ldr	r3, [pc, #76]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	091b      	lsrs	r3, r3, #4
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	3301      	adds	r3, #1
 8002d64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d66:	4b10      	ldr	r3, [pc, #64]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	0a1b      	lsrs	r3, r3, #8
 8002d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	fb03 f202 	mul.w	r2, r3, r2
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	0e5b      	lsrs	r3, r3, #25
 8002d84:	f003 0303 	and.w	r3, r3, #3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d98:	69bb      	ldr	r3, [r7, #24]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3724      	adds	r7, #36	@ 0x24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000
 8002dac:	08005574 	.word	0x08005574
 8002db0:	00f42400 	.word	0x00f42400
 8002db4:	007a1200 	.word	0x007a1200

08002db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dbc:	4b03      	ldr	r3, [pc, #12]	@ (8002dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	20000004 	.word	0x20000004

08002dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002dd4:	f7ff fff0 	bl	8002db8 <HAL_RCC_GetHCLKFreq>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	0a1b      	lsrs	r3, r3, #8
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	4904      	ldr	r1, [pc, #16]	@ (8002df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002de6:	5ccb      	ldrb	r3, [r1, r3]
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40021000 	.word	0x40021000
 8002df8:	0800556c 	.word	0x0800556c

08002dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e00:	f7ff ffda 	bl	8002db8 <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	0adb      	lsrs	r3, r3, #11
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4904      	ldr	r1, [pc, #16]	@ (8002e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	0800556c 	.word	0x0800556c

08002e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e30:	2300      	movs	r3, #0
 8002e32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e34:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e40:	f7ff f9ee 	bl	8002220 <HAL_PWREx_GetVoltageRange>
 8002e44:	6178      	str	r0, [r7, #20]
 8002e46:	e014      	b.n	8002e72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	4b25      	ldr	r3, [pc, #148]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4c:	4a24      	ldr	r2, [pc, #144]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e54:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e60:	f7ff f9de 	bl	8002220 <HAL_PWREx_GetVoltageRange>
 8002e64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e78:	d10b      	bne.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2b80      	cmp	r3, #128	@ 0x80
 8002e7e:	d919      	bls.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e84:	d902      	bls.n	8002e8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e86:	2302      	movs	r3, #2
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	e013      	b.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	e010      	b.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b80      	cmp	r3, #128	@ 0x80
 8002e96:	d902      	bls.n	8002e9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e98:	2303      	movs	r3, #3
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	e00a      	b.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b80      	cmp	r3, #128	@ 0x80
 8002ea2:	d102      	bne.n	8002eaa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	e004      	b.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b70      	cmp	r3, #112	@ 0x70
 8002eae:	d101      	bne.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f023 0207 	bic.w	r2, r3, #7
 8002ebc:	4909      	ldr	r1, [pc, #36]	@ (8002ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ec4:	4b07      	ldr	r3, [pc, #28]	@ (8002ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d001      	beq.n	8002ed6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40022000 	.word	0x40022000

08002ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d041      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f0c:	d02a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f12:	d824      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f18:	d008      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f1e:	d81e      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00a      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f28:	d010      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f2a:	e018      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f2c:	4b86      	ldr	r3, [pc, #536]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	4a85      	ldr	r2, [pc, #532]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f38:	e015      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	f001 f829 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 8002f46:	4603      	mov	r3, r0
 8002f48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f4a:	e00c      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3320      	adds	r3, #32
 8002f50:	2100      	movs	r1, #0
 8002f52:	4618      	mov	r0, r3
 8002f54:	f001 f914 	bl	8004180 <RCCEx_PLLSAI2_Config>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f5c:	e003      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	74fb      	strb	r3, [r7, #19]
      break;
 8002f62:	e000      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f66:	7cfb      	ldrb	r3, [r7, #19]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10b      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f6c:	4b76      	ldr	r3, [pc, #472]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f7a:	4973      	ldr	r1, [pc, #460]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f82:	e001      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d041      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f9c:	d02a      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002fa2:	d824      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fa8:	d008      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002faa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fae:	d81e      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fb8:	d010      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002fba:	e018      	b.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fbc:	4b62      	ldr	r3, [pc, #392]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4a61      	ldr	r2, [pc, #388]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fc8:	e015      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	2100      	movs	r1, #0
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 ffe1 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fda:	e00c      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3320      	adds	r3, #32
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f001 f8cc 	bl	8004180 <RCCEx_PLLSAI2_Config>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fec:	e003      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8002ff2:	e000      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ff6:	7cfb      	ldrb	r3, [r7, #19]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10b      	bne.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ffc:	4b52      	ldr	r3, [pc, #328]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003002:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800300a:	494f      	ldr	r1, [pc, #316]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003012:	e001      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003014:	7cfb      	ldrb	r3, [r7, #19]
 8003016:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 80a0 	beq.w	8003166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003026:	2300      	movs	r3, #0
 8003028:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800302a:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800302e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800303a:	2300      	movs	r3, #0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00d      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003040:	4b41      	ldr	r3, [pc, #260]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003044:	4a40      	ldr	r2, [pc, #256]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800304a:	6593      	str	r3, [r2, #88]	@ 0x58
 800304c:	4b3e      	ldr	r3, [pc, #248]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800304e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003054:	60bb      	str	r3, [r7, #8]
 8003056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003058:	2301      	movs	r3, #1
 800305a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800305c:	4b3b      	ldr	r3, [pc, #236]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a3a      	ldr	r2, [pc, #232]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003068:	f7fe fa7e 	bl	8001568 <HAL_GetTick>
 800306c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800306e:	e009      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003070:	f7fe fa7a 	bl	8001568 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d902      	bls.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	74fb      	strb	r3, [r7, #19]
        break;
 8003082:	e005      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003084:	4b31      	ldr	r3, [pc, #196]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0ef      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d15c      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003096:	4b2c      	ldr	r3, [pc, #176]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800309c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d01f      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d019      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80030b4:	4b24      	ldr	r3, [pc, #144]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030c0:	4b21      	ldr	r3, [pc, #132]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c6:	4a20      	ldr	r2, [pc, #128]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030e0:	4a19      	ldr	r2, [pc, #100]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d016      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f2:	f7fe fa39 	bl	8001568 <HAL_GetTick>
 80030f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f8:	e00b      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fa:	f7fe fa35 	bl	8001568 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003108:	4293      	cmp	r3, r2
 800310a:	d902      	bls.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	74fb      	strb	r3, [r7, #19]
            break;
 8003110:	e006      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003112:	4b0d      	ldr	r3, [pc, #52]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0ec      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003120:	7cfb      	ldrb	r3, [r7, #19]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10c      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003126:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003136:	4904      	ldr	r1, [pc, #16]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003138:	4313      	orrs	r3, r2
 800313a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800313e:	e009      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003140:	7cfb      	ldrb	r3, [r7, #19]
 8003142:	74bb      	strb	r3, [r7, #18]
 8003144:	e006      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003150:	7cfb      	ldrb	r3, [r7, #19]
 8003152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003154:	7c7b      	ldrb	r3, [r7, #17]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d105      	bne.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800315a:	4b9e      	ldr	r3, [pc, #632]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315e:	4a9d      	ldr	r2, [pc, #628]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003164:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003172:	4b98      	ldr	r3, [pc, #608]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003178:	f023 0203 	bic.w	r2, r3, #3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003180:	4994      	ldr	r1, [pc, #592]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00a      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003194:	4b8f      	ldr	r3, [pc, #572]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319a:	f023 020c 	bic.w	r2, r3, #12
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a2:	498c      	ldr	r1, [pc, #560]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0304 	and.w	r3, r3, #4
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00a      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031b6:	4b87      	ldr	r3, [pc, #540]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	4983      	ldr	r1, [pc, #524]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00a      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031d8:	4b7e      	ldr	r3, [pc, #504]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	497b      	ldr	r1, [pc, #492]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0310 	and.w	r3, r3, #16
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00a      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031fa:	4b76      	ldr	r3, [pc, #472]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003208:	4972      	ldr	r1, [pc, #456]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00a      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800321c:	4b6d      	ldr	r3, [pc, #436]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003222:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322a:	496a      	ldr	r1, [pc, #424]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800322c:	4313      	orrs	r3, r2
 800322e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00a      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800323e:	4b65      	ldr	r3, [pc, #404]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003244:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800324c:	4961      	ldr	r1, [pc, #388]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324e:	4313      	orrs	r3, r2
 8003250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00a      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003260:	4b5c      	ldr	r3, [pc, #368]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003266:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800326e:	4959      	ldr	r1, [pc, #356]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00a      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003282:	4b54      	ldr	r3, [pc, #336]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003288:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003290:	4950      	ldr	r1, [pc, #320]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003292:	4313      	orrs	r3, r2
 8003294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032a4:	4b4b      	ldr	r3, [pc, #300]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b2:	4948      	ldr	r1, [pc, #288]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00a      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032c6:	4b43      	ldr	r3, [pc, #268]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	493f      	ldr	r1, [pc, #252]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d028      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032e8:	4b3a      	ldr	r3, [pc, #232]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032f6:	4937      	ldr	r1, [pc, #220]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003306:	d106      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003308:	4b32      	ldr	r3, [pc, #200]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a31      	ldr	r2, [pc, #196]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003312:	60d3      	str	r3, [r2, #12]
 8003314:	e011      	b.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800331a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800331e:	d10c      	bne.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3304      	adds	r3, #4
 8003324:	2101      	movs	r1, #1
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fe36 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 800332c:	4603      	mov	r3, r0
 800332e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003330:	7cfb      	ldrb	r3, [r7, #19]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003336:	7cfb      	ldrb	r3, [r7, #19]
 8003338:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d028      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003346:	4b23      	ldr	r3, [pc, #140]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800334c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003354:	491f      	ldr	r1, [pc, #124]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003356:	4313      	orrs	r3, r2
 8003358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003360:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003364:	d106      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003366:	4b1b      	ldr	r3, [pc, #108]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	4a1a      	ldr	r2, [pc, #104]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800336c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003370:	60d3      	str	r3, [r2, #12]
 8003372:	e011      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003378:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800337c:	d10c      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3304      	adds	r3, #4
 8003382:	2101      	movs	r1, #1
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fe07 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800338e:	7cfb      	ldrb	r3, [r7, #19]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003394:	7cfb      	ldrb	r3, [r7, #19]
 8003396:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d02b      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033a4:	4b0b      	ldr	r3, [pc, #44]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b2:	4908      	ldr	r1, [pc, #32]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033c2:	d109      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a02      	ldr	r2, [pc, #8]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ce:	60d3      	str	r3, [r2, #12]
 80033d0:	e014      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033e0:	d10c      	bne.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3304      	adds	r3, #4
 80033e6:	2101      	movs	r1, #1
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 fdd5 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 80033ee:	4603      	mov	r3, r0
 80033f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033f2:	7cfb      	ldrb	r3, [r7, #19]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d02f      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003408:	4b2b      	ldr	r3, [pc, #172]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800340a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800340e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003416:	4928      	ldr	r1, [pc, #160]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003418:	4313      	orrs	r3, r2
 800341a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003426:	d10d      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3304      	adds	r3, #4
 800342c:	2102      	movs	r1, #2
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fdb2 	bl	8003f98 <RCCEx_PLLSAI1_Config>
 8003434:	4603      	mov	r3, r0
 8003436:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d014      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800343e:	7cfb      	ldrb	r3, [r7, #19]
 8003440:	74bb      	strb	r3, [r7, #18]
 8003442:	e011      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800344c:	d10c      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3320      	adds	r3, #32
 8003452:	2102      	movs	r1, #2
 8003454:	4618      	mov	r0, r3
 8003456:	f000 fe93 	bl	8004180 <RCCEx_PLLSAI2_Config>
 800345a:	4603      	mov	r3, r0
 800345c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800345e:	7cfb      	ldrb	r3, [r7, #19]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003464:	7cfb      	ldrb	r3, [r7, #19]
 8003466:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003474:	4b10      	ldr	r3, [pc, #64]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003482:	490d      	ldr	r1, [pc, #52]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00b      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003496:	4b08      	ldr	r3, [pc, #32]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a6:	4904      	ldr	r1, [pc, #16]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40021000 	.word	0x40021000

080034bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b088      	sub	sp, #32
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034ce:	d13e      	bne.n	800354e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80034d0:	4bb2      	ldr	r3, [pc, #712]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034da:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034e2:	d028      	beq.n	8003536 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034ea:	f200 8542 	bhi.w	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034f4:	d005      	beq.n	8003502 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034fc:	d00e      	beq.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80034fe:	f000 bd38 	b.w	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003502:	4ba6      	ldr	r3, [pc, #664]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	f040 8532 	bne.w	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003516:	61fb      	str	r3, [r7, #28]
      break;
 8003518:	f000 bd2d 	b.w	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800351c:	4b9f      	ldr	r3, [pc, #636]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800351e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b02      	cmp	r3, #2
 8003528:	f040 8527 	bne.w	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800352c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003530:	61fb      	str	r3, [r7, #28]
      break;
 8003532:	f000 bd22 	b.w	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003536:	4b99      	ldr	r3, [pc, #612]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003542:	f040 851c 	bne.w	8003f7e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003546:	4b96      	ldr	r3, [pc, #600]	@ (80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003548:	61fb      	str	r3, [r7, #28]
      break;
 800354a:	f000 bd18 	b.w	8003f7e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800354e:	4b93      	ldr	r3, [pc, #588]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	2b03      	cmp	r3, #3
 800355c:	d036      	beq.n	80035cc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b03      	cmp	r3, #3
 8003562:	d840      	bhi.n	80035e6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d003      	beq.n	8003572 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d020      	beq.n	80035b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003570:	e039      	b.n	80035e6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003572:	4b8a      	ldr	r3, [pc, #552]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b02      	cmp	r3, #2
 800357c:	d116      	bne.n	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800357e:	4b87      	ldr	r3, [pc, #540]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800358a:	4b84      	ldr	r3, [pc, #528]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	091b      	lsrs	r3, r3, #4
 8003590:	f003 030f 	and.w	r3, r3, #15
 8003594:	e005      	b.n	80035a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003596:	4b81      	ldr	r3, [pc, #516]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003598:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800359c:	0a1b      	lsrs	r3, r3, #8
 800359e:	f003 030f 	and.w	r3, r3, #15
 80035a2:	4a80      	ldr	r2, [pc, #512]	@ (80037a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80035a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80035aa:	e01f      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61bb      	str	r3, [r7, #24]
      break;
 80035b0:	e01c      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035b2:	4b7a      	ldr	r3, [pc, #488]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035be:	d102      	bne.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80035c0:	4b79      	ldr	r3, [pc, #484]	@ (80037a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80035c2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80035c4:	e012      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
      break;
 80035ca:	e00f      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80035cc:	4b73      	ldr	r3, [pc, #460]	@ (800379c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035d8:	d102      	bne.n	80035e0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80035da:	4b74      	ldr	r3, [pc, #464]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80035de:	e005      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	61bb      	str	r3, [r7, #24]
      break;
 80035e4:	e002      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	61bb      	str	r3, [r7, #24]
      break;
 80035ea:	bf00      	nop
    }

    switch(PeriphClk)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035f2:	f000 80dd 	beq.w	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80035fc:	f200 84c1 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003606:	f000 80d3 	beq.w	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003610:	f200 84b7 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800361a:	f000 835f 	beq.w	8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003624:	f200 84ad 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800362e:	f000 847e 	beq.w	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003638:	f200 84a3 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003642:	f000 82cd 	beq.w	8003be0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800364c:	f200 8499 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003656:	f000 80ab 	beq.w	80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003660:	f200 848f 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800366a:	f000 8090 	beq.w	800378e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003674:	f200 8485 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367e:	d07f      	beq.n	8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003686:	f200 847c 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003690:	f000 8403 	beq.w	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800369a:	f200 8472 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036a4:	f000 83af 	beq.w	8003e06 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036ae:	f200 8468 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036b8:	f000 8379 	beq.w	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c2:	f200 845e 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b80      	cmp	r3, #128	@ 0x80
 80036ca:	f000 8344 	beq.w	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b80      	cmp	r3, #128	@ 0x80
 80036d2:	f200 8456 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2b20      	cmp	r3, #32
 80036da:	d84b      	bhi.n	8003774 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 844f 	beq.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	2b1f      	cmp	r3, #31
 80036ea:	f200 844a 	bhi.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80036ee:	a201      	add	r2, pc, #4	@ (adr r2, 80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80036f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f4:	080038dd 	.word	0x080038dd
 80036f8:	0800394b 	.word	0x0800394b
 80036fc:	08003f83 	.word	0x08003f83
 8003700:	080039df 	.word	0x080039df
 8003704:	08003f83 	.word	0x08003f83
 8003708:	08003f83 	.word	0x08003f83
 800370c:	08003f83 	.word	0x08003f83
 8003710:	08003a65 	.word	0x08003a65
 8003714:	08003f83 	.word	0x08003f83
 8003718:	08003f83 	.word	0x08003f83
 800371c:	08003f83 	.word	0x08003f83
 8003720:	08003f83 	.word	0x08003f83
 8003724:	08003f83 	.word	0x08003f83
 8003728:	08003f83 	.word	0x08003f83
 800372c:	08003f83 	.word	0x08003f83
 8003730:	08003add 	.word	0x08003add
 8003734:	08003f83 	.word	0x08003f83
 8003738:	08003f83 	.word	0x08003f83
 800373c:	08003f83 	.word	0x08003f83
 8003740:	08003f83 	.word	0x08003f83
 8003744:	08003f83 	.word	0x08003f83
 8003748:	08003f83 	.word	0x08003f83
 800374c:	08003f83 	.word	0x08003f83
 8003750:	08003f83 	.word	0x08003f83
 8003754:	08003f83 	.word	0x08003f83
 8003758:	08003f83 	.word	0x08003f83
 800375c:	08003f83 	.word	0x08003f83
 8003760:	08003f83 	.word	0x08003f83
 8003764:	08003f83 	.word	0x08003f83
 8003768:	08003f83 	.word	0x08003f83
 800376c:	08003f83 	.word	0x08003f83
 8003770:	08003b5f 	.word	0x08003b5f
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b40      	cmp	r3, #64	@ 0x40
 8003778:	f000 82c1 	beq.w	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800377c:	f000 bc01 	b.w	8003f82 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003780:	69b9      	ldr	r1, [r7, #24]
 8003782:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003786:	f000 fdd9 	bl	800433c <RCCEx_GetSAIxPeriphCLKFreq>
 800378a:	61f8      	str	r0, [r7, #28]
      break;
 800378c:	e3fa      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800378e:	69b9      	ldr	r1, [r7, #24]
 8003790:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003794:	f000 fdd2 	bl	800433c <RCCEx_GetSAIxPeriphCLKFreq>
 8003798:	61f8      	str	r0, [r7, #28]
      break;
 800379a:	e3f3      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800379c:	40021000 	.word	0x40021000
 80037a0:	0003d090 	.word	0x0003d090
 80037a4:	08005574 	.word	0x08005574
 80037a8:	00f42400 	.word	0x00f42400
 80037ac:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80037b0:	4ba9      	ldr	r3, [pc, #676]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80037ba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80037c2:	d00c      	beq.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80037ca:	d87f      	bhi.n	80038cc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037d2:	d04e      	beq.n	8003872 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037da:	d01d      	beq.n	8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80037dc:	e076      	b.n	80038cc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80037de:	4b9e      	ldr	r3, [pc, #632]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d172      	bne.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80037ea:	4b9b      	ldr	r3, [pc, #620]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d005      	beq.n	8003802 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80037f6:	4b98      	ldr	r3, [pc, #608]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	091b      	lsrs	r3, r3, #4
 80037fc:	f003 030f 	and.w	r3, r3, #15
 8003800:	e005      	b.n	800380e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003802:	4b95      	ldr	r3, [pc, #596]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003804:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003808:	0a1b      	lsrs	r3, r3, #8
 800380a:	f003 030f 	and.w	r3, r3, #15
 800380e:	4a93      	ldr	r2, [pc, #588]	@ (8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003814:	61fb      	str	r3, [r7, #28]
          break;
 8003816:	e05b      	b.n	80038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003818:	4b8f      	ldr	r3, [pc, #572]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003820:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003824:	d156      	bne.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003826:	4b8c      	ldr	r3, [pc, #560]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800382e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003832:	d14f      	bne.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003834:	4b88      	ldr	r3, [pc, #544]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800383e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	fb03 f202 	mul.w	r2, r3, r2
 8003848:	4b83      	ldr	r3, [pc, #524]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	3301      	adds	r3, #1
 8003854:	fbb2 f3f3 	udiv	r3, r2, r3
 8003858:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800385a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	0d5b      	lsrs	r3, r3, #21
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	3301      	adds	r3, #1
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	fbb2 f3f3 	udiv	r3, r2, r3
 800386e:	61fb      	str	r3, [r7, #28]
          break;
 8003870:	e030      	b.n	80038d4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003872:	4b79      	ldr	r3, [pc, #484]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800387a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800387e:	d12b      	bne.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003880:	4b75      	ldr	r3, [pc, #468]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003888:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800388c:	d124      	bne.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800388e:	4b72      	ldr	r3, [pc, #456]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	0a1b      	lsrs	r3, r3, #8
 8003894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003898:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	fb03 f202 	mul.w	r2, r3, r2
 80038a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	3301      	adds	r3, #1
 80038ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80038b4:	4b68      	ldr	r3, [pc, #416]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	0d5b      	lsrs	r3, r3, #21
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	3301      	adds	r3, #1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c8:	61fb      	str	r3, [r7, #28]
          break;
 80038ca:	e005      	b.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80038cc:	bf00      	nop
 80038ce:	e359      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038d0:	bf00      	nop
 80038d2:	e357      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038d4:	bf00      	nop
 80038d6:	e355      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038d8:	bf00      	nop
        break;
 80038da:	e353      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80038dc:	4b5e      	ldr	r3, [pc, #376]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	d827      	bhi.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80038ee:	a201      	add	r2, pc, #4	@ (adr r2, 80038f4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80038f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f4:	08003905 	.word	0x08003905
 80038f8:	0800390d 	.word	0x0800390d
 80038fc:	08003915 	.word	0x08003915
 8003900:	08003929 	.word	0x08003929
          frequency = HAL_RCC_GetPCLK2Freq();
 8003904:	f7ff fa7a 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8003908:	61f8      	str	r0, [r7, #28]
          break;
 800390a:	e01d      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800390c:	f7ff f9c8 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003910:	61f8      	str	r0, [r7, #28]
          break;
 8003912:	e019      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003914:	4b50      	ldr	r3, [pc, #320]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003920:	d10f      	bne.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003922:	4b4f      	ldr	r3, [pc, #316]	@ (8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003924:	61fb      	str	r3, [r7, #28]
          break;
 8003926:	e00c      	b.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003928:	4b4b      	ldr	r3, [pc, #300]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b02      	cmp	r3, #2
 8003934:	d107      	bne.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800393a:	61fb      	str	r3, [r7, #28]
          break;
 800393c:	e003      	b.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800393e:	bf00      	nop
 8003940:	e320      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003942:	bf00      	nop
 8003944:	e31e      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003946:	bf00      	nop
        break;
 8003948:	e31c      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800394a:	4b43      	ldr	r3, [pc, #268]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800394c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003950:	f003 030c 	and.w	r3, r3, #12
 8003954:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	2b0c      	cmp	r3, #12
 800395a:	d83a      	bhi.n	80039d2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800395c:	a201      	add	r2, pc, #4	@ (adr r2, 8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800395e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003962:	bf00      	nop
 8003964:	08003999 	.word	0x08003999
 8003968:	080039d3 	.word	0x080039d3
 800396c:	080039d3 	.word	0x080039d3
 8003970:	080039d3 	.word	0x080039d3
 8003974:	080039a1 	.word	0x080039a1
 8003978:	080039d3 	.word	0x080039d3
 800397c:	080039d3 	.word	0x080039d3
 8003980:	080039d3 	.word	0x080039d3
 8003984:	080039a9 	.word	0x080039a9
 8003988:	080039d3 	.word	0x080039d3
 800398c:	080039d3 	.word	0x080039d3
 8003990:	080039d3 	.word	0x080039d3
 8003994:	080039bd 	.word	0x080039bd
          frequency = HAL_RCC_GetPCLK1Freq();
 8003998:	f7ff fa1a 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 800399c:	61f8      	str	r0, [r7, #28]
          break;
 800399e:	e01d      	b.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80039a0:	f7ff f97e 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 80039a4:	61f8      	str	r0, [r7, #28]
          break;
 80039a6:	e019      	b.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80039a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b4:	d10f      	bne.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80039b6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80039b8:	61fb      	str	r3, [r7, #28]
          break;
 80039ba:	e00c      	b.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80039bc:	4b26      	ldr	r3, [pc, #152]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d107      	bne.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80039ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ce:	61fb      	str	r3, [r7, #28]
          break;
 80039d0:	e003      	b.n	80039da <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80039d2:	bf00      	nop
 80039d4:	e2d6      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039d6:	bf00      	nop
 80039d8:	e2d4      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80039da:	bf00      	nop
        break;
 80039dc:	e2d2      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80039de:	4b1e      	ldr	r3, [pc, #120]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80039e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80039e8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	2b30      	cmp	r3, #48	@ 0x30
 80039ee:	d021      	beq.n	8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	2b30      	cmp	r3, #48	@ 0x30
 80039f4:	d829      	bhi.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	d011      	beq.n	8003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	2b20      	cmp	r3, #32
 8003a00:	d823      	bhi.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d004      	beq.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8003a0e:	e01c      	b.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a10:	f7ff f9de 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003a14:	61f8      	str	r0, [r7, #28]
          break;
 8003a16:	e01d      	b.n	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a18:	f7ff f942 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003a1c:	61f8      	str	r0, [r7, #28]
          break;
 8003a1e:	e019      	b.n	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a20:	4b0d      	ldr	r3, [pc, #52]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a2c:	d10f      	bne.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8003a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003a30:	61fb      	str	r3, [r7, #28]
          break;
 8003a32:	e00c      	b.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a34:	4b08      	ldr	r3, [pc, #32]	@ (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8003a42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a46:	61fb      	str	r3, [r7, #28]
          break;
 8003a48:	e003      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003a4a:	bf00      	nop
 8003a4c:	e29a      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a4e:	bf00      	nop
 8003a50:	e298      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a52:	bf00      	nop
        break;
 8003a54:	e296      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003a56:	bf00      	nop
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	08005574 	.word	0x08005574
 8003a60:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003a64:	4b9b      	ldr	r3, [pc, #620]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a6e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a74:	d021      	beq.n	8003aba <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a7a:	d829      	bhi.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	2b80      	cmp	r3, #128	@ 0x80
 8003a80:	d011      	beq.n	8003aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	2b80      	cmp	r3, #128	@ 0x80
 8003a86:	d823      	bhi.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	2b40      	cmp	r3, #64	@ 0x40
 8003a92:	d004      	beq.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8003a94:	e01c      	b.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a96:	f7ff f99b 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003a9a:	61f8      	str	r0, [r7, #28]
          break;
 8003a9c:	e01d      	b.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a9e:	f7ff f8ff 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003aa2:	61f8      	str	r0, [r7, #28]
          break;
 8003aa4:	e019      	b.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003aa6:	4b8b      	ldr	r3, [pc, #556]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab2:	d10f      	bne.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003ab4:	4b88      	ldr	r3, [pc, #544]	@ (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003ab6:	61fb      	str	r3, [r7, #28]
          break;
 8003ab8:	e00c      	b.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003aba:	4b86      	ldr	r3, [pc, #536]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d107      	bne.n	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003ac8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003acc:	61fb      	str	r3, [r7, #28]
          break;
 8003ace:	e003      	b.n	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003ad0:	bf00      	nop
 8003ad2:	e257      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ad4:	bf00      	nop
 8003ad6:	e255      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ad8:	bf00      	nop
        break;
 8003ada:	e253      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003adc:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aee:	d025      	beq.n	8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003af6:	d82c      	bhi.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003afe:	d013      	beq.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b06:	d824      	bhi.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d004      	beq.n	8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b14:	d004      	beq.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003b16:	e01c      	b.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b18:	f7ff f95a 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003b1c:	61f8      	str	r0, [r7, #28]
          break;
 8003b1e:	e01d      	b.n	8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b20:	f7ff f8be 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003b24:	61f8      	str	r0, [r7, #28]
          break;
 8003b26:	e019      	b.n	8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b28:	4b6a      	ldr	r3, [pc, #424]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b34:	d10f      	bne.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003b36:	4b68      	ldr	r3, [pc, #416]	@ (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003b38:	61fb      	str	r3, [r7, #28]
          break;
 8003b3a:	e00c      	b.n	8003b56 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003b3c:	4b65      	ldr	r3, [pc, #404]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d107      	bne.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003b4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b4e:	61fb      	str	r3, [r7, #28]
          break;
 8003b50:	e003      	b.n	8003b5a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003b52:	bf00      	nop
 8003b54:	e216      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b56:	bf00      	nop
 8003b58:	e214      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b5a:	bf00      	nop
        break;
 8003b5c:	e212      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003b5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b68:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b70:	d025      	beq.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b78:	d82c      	bhi.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b80:	d013      	beq.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b88:	d824      	bhi.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d004      	beq.n	8003b9a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b96:	d004      	beq.n	8003ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003b98:	e01c      	b.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b9a:	f7ff f919 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003b9e:	61f8      	str	r0, [r7, #28]
          break;
 8003ba0:	e01d      	b.n	8003bde <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ba2:	f7ff f87d 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003ba6:	61f8      	str	r0, [r7, #28]
          break;
 8003ba8:	e019      	b.n	8003bde <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003baa:	4b4a      	ldr	r3, [pc, #296]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb6:	d10f      	bne.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003bb8:	4b47      	ldr	r3, [pc, #284]	@ (8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003bba:	61fb      	str	r3, [r7, #28]
          break;
 8003bbc:	e00c      	b.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003bbe:	4b45      	ldr	r3, [pc, #276]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d107      	bne.n	8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bd0:	61fb      	str	r3, [r7, #28]
          break;
 8003bd2:	e003      	b.n	8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003bd4:	bf00      	nop
 8003bd6:	e1d5      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bd8:	bf00      	nop
 8003bda:	e1d3      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bdc:	bf00      	nop
        break;
 8003bde:	e1d1      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003be0:	4b3c      	ldr	r3, [pc, #240]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bea:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bf2:	d00c      	beq.n	8003c0e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bfa:	d864      	bhi.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c02:	d008      	beq.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c0a:	d030      	beq.n	8003c6e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003c0c:	e05b      	b.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c0e:	f7ff f847 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003c12:	61f8      	str	r0, [r7, #28]
          break;
 8003c14:	e05c      	b.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003c16:	4b2f      	ldr	r3, [pc, #188]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c22:	d152      	bne.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003c24:	4b2b      	ldr	r3, [pc, #172]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d04c      	beq.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003c30:	4b28      	ldr	r3, [pc, #160]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c3a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	fb03 f202 	mul.w	r2, r3, r2
 8003c44:	4b23      	ldr	r3, [pc, #140]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	3301      	adds	r3, #1
 8003c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c54:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003c56:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	0e5b      	lsrs	r3, r3, #25
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	3301      	adds	r3, #1
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6a:	61fb      	str	r3, [r7, #28]
          break;
 8003c6c:	e02d      	b.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003c6e:	4b19      	ldr	r3, [pc, #100]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c7a:	d128      	bne.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003c7c:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d022      	beq.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003c88:	4b12      	ldr	r3, [pc, #72]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	0a1b      	lsrs	r3, r3, #8
 8003c8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c92:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	fb03 f202 	mul.w	r2, r3, r2
 8003c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	091b      	lsrs	r3, r3, #4
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cac:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003cae:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	0e5b      	lsrs	r3, r3, #25
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	3301      	adds	r3, #1
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	61fb      	str	r3, [r7, #28]
          break;
 8003cc4:	e003      	b.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003cc6:	bf00      	nop
 8003cc8:	e15c      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cca:	bf00      	nop
 8003ccc:	e15a      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cce:	bf00      	nop
        break;
 8003cd0:	e158      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003cd2:	bf00      	nop
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003cdc:	4b9d      	ldr	r3, [pc, #628]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ce6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d103      	bne.n	8003cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003cee:	f7ff f885 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8003cf2:	61f8      	str	r0, [r7, #28]
        break;
 8003cf4:	e146      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cf6:	f7fe ffd3 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003cfa:	61f8      	str	r0, [r7, #28]
        break;
 8003cfc:	e142      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003cfe:	4b95      	ldr	r3, [pc, #596]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d04:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003d08:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d10:	d013      	beq.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d18:	d819      	bhi.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d26:	d004      	beq.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003d28:	e011      	b.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d2a:	f7ff f851 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003d2e:	61f8      	str	r0, [r7, #28]
          break;
 8003d30:	e010      	b.n	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d32:	f7fe ffb5 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003d36:	61f8      	str	r0, [r7, #28]
          break;
 8003d38:	e00c      	b.n	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d3a:	4b86      	ldr	r3, [pc, #536]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d46:	d104      	bne.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003d48:	4b83      	ldr	r3, [pc, #524]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d4a:	61fb      	str	r3, [r7, #28]
          break;
 8003d4c:	e001      	b.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003d4e:	bf00      	nop
 8003d50:	e118      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d52:	bf00      	nop
        break;
 8003d54:	e116      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003d56:	4b7f      	ldr	r3, [pc, #508]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d60:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d68:	d013      	beq.n	8003d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d70:	d819      	bhi.n	8003da6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d004      	beq.n	8003d82 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d7e:	d004      	beq.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003d80:	e011      	b.n	8003da6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d82:	f7ff f825 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003d86:	61f8      	str	r0, [r7, #28]
          break;
 8003d88:	e010      	b.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d8a:	f7fe ff89 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003d8e:	61f8      	str	r0, [r7, #28]
          break;
 8003d90:	e00c      	b.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d92:	4b70      	ldr	r3, [pc, #448]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9e:	d104      	bne.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003da0:	4b6d      	ldr	r3, [pc, #436]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003da2:	61fb      	str	r3, [r7, #28]
          break;
 8003da4:	e001      	b.n	8003daa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003da6:	bf00      	nop
 8003da8:	e0ec      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003daa:	bf00      	nop
        break;
 8003dac:	e0ea      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003dae:	4b69      	ldr	r3, [pc, #420]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003db8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dc0:	d013      	beq.n	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dc8:	d819      	bhi.n	8003dfe <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d004      	beq.n	8003dda <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd6:	d004      	beq.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003dd8:	e011      	b.n	8003dfe <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003dda:	f7fe fff9 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003dde:	61f8      	str	r0, [r7, #28]
          break;
 8003de0:	e010      	b.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003de2:	f7fe ff5d 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8003de6:	61f8      	str	r0, [r7, #28]
          break;
 8003de8:	e00c      	b.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003dea:	4b5a      	ldr	r3, [pc, #360]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df6:	d104      	bne.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003df8:	4b57      	ldr	r3, [pc, #348]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003dfa:	61fb      	str	r3, [r7, #28]
          break;
 8003dfc:	e001      	b.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003dfe:	bf00      	nop
 8003e00:	e0c0      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e02:	bf00      	nop
        break;
 8003e04:	e0be      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003e06:	4b53      	ldr	r3, [pc, #332]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003e10:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e18:	d02c      	beq.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e20:	d833      	bhi.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e28:	d01a      	beq.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e30:	d82b      	bhi.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d004      	beq.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e3e:	d004      	beq.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003e40:	e023      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e42:	f7fe ffc5 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003e46:	61f8      	str	r0, [r7, #28]
          break;
 8003e48:	e026      	b.n	8003e98 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003e4a:	4b42      	ldr	r3, [pc, #264]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d11a      	bne.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003e58:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003e5c:	61fb      	str	r3, [r7, #28]
          break;
 8003e5e:	e016      	b.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e60:	4b3c      	ldr	r3, [pc, #240]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6c:	d111      	bne.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003e6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e70:	61fb      	str	r3, [r7, #28]
          break;
 8003e72:	e00e      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e74:	4b37      	ldr	r3, [pc, #220]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d109      	bne.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003e82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e86:	61fb      	str	r3, [r7, #28]
          break;
 8003e88:	e005      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003e8a:	bf00      	nop
 8003e8c:	e07a      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e8e:	bf00      	nop
 8003e90:	e078      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e92:	bf00      	nop
 8003e94:	e076      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e96:	bf00      	nop
        break;
 8003e98:	e074      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003ea4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003eac:	d02c      	beq.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003eb4:	d833      	bhi.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ebc:	d01a      	beq.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ec4:	d82b      	bhi.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ed2:	d004      	beq.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003ed4:	e023      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ed6:	f7fe ff7b 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003eda:	61f8      	str	r0, [r7, #28]
          break;
 8003edc:	e026      	b.n	8003f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003ede:	4b1d      	ldr	r3, [pc, #116]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d11a      	bne.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003eec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003ef0:	61fb      	str	r3, [r7, #28]
          break;
 8003ef2:	e016      	b.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ef4:	4b17      	ldr	r3, [pc, #92]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f00:	d111      	bne.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003f02:	4b15      	ldr	r3, [pc, #84]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003f04:	61fb      	str	r3, [r7, #28]
          break;
 8003f06:	e00e      	b.n	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f08:	4b12      	ldr	r3, [pc, #72]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d109      	bne.n	8003f2a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003f16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f1a:	61fb      	str	r3, [r7, #28]
          break;
 8003f1c:	e005      	b.n	8003f2a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003f1e:	bf00      	nop
 8003f20:	e030      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f22:	bf00      	nop
 8003f24:	e02e      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f26:	bf00      	nop
 8003f28:	e02c      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f2a:	bf00      	nop
        break;
 8003f2c:	e02a      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003f2e:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003f38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d004      	beq.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f46:	d009      	beq.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003f48:	e012      	b.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f4a:	f7fe ff41 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003f4e:	61f8      	str	r0, [r7, #28]
          break;
 8003f50:	e00e      	b.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003f52:	bf00      	nop
 8003f54:	40021000 	.word	0x40021000
 8003f58:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f68:	d101      	bne.n	8003f6e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003f6c:	61fb      	str	r3, [r7, #28]
          break;
 8003f6e:	bf00      	nop
        break;
 8003f70:	e008      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f72:	bf00      	nop
 8003f74:	e006      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f76:	bf00      	nop
 8003f78:	e004      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f7a:	bf00      	nop
 8003f7c:	e002      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f7e:	bf00      	nop
 8003f80:	e000      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003f82:	bf00      	nop
    }
  }

  return(frequency);
 8003f84:	69fb      	ldr	r3, [r7, #28]
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3720      	adds	r7, #32
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40021000 	.word	0x40021000
 8003f94:	00f42400 	.word	0x00f42400

08003f98 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fa6:	4b75      	ldr	r3, [pc, #468]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d018      	beq.n	8003fe4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003fb2:	4b72      	ldr	r3, [pc, #456]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f003 0203 	and.w	r2, r3, #3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d10d      	bne.n	8003fde <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
       ||
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d009      	beq.n	8003fde <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003fca:	4b6c      	ldr	r3, [pc, #432]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	091b      	lsrs	r3, r3, #4
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	1c5a      	adds	r2, r3, #1
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
       ||
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d047      	beq.n	800406e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	73fb      	strb	r3, [r7, #15]
 8003fe2:	e044      	b.n	800406e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b03      	cmp	r3, #3
 8003fea:	d018      	beq.n	800401e <RCCEx_PLLSAI1_Config+0x86>
 8003fec:	2b03      	cmp	r3, #3
 8003fee:	d825      	bhi.n	800403c <RCCEx_PLLSAI1_Config+0xa4>
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d002      	beq.n	8003ffa <RCCEx_PLLSAI1_Config+0x62>
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d009      	beq.n	800400c <RCCEx_PLLSAI1_Config+0x74>
 8003ff8:	e020      	b.n	800403c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ffa:	4b60      	ldr	r3, [pc, #384]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d11d      	bne.n	8004042 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800400a:	e01a      	b.n	8004042 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800400c:	4b5b      	ldr	r3, [pc, #364]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004014:	2b00      	cmp	r3, #0
 8004016:	d116      	bne.n	8004046 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800401c:	e013      	b.n	8004046 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800401e:	4b57      	ldr	r3, [pc, #348]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10f      	bne.n	800404a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800402a:	4b54      	ldr	r3, [pc, #336]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800403a:	e006      	b.n	800404a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]
      break;
 8004040:	e004      	b.n	800404c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004042:	bf00      	nop
 8004044:	e002      	b.n	800404c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004046:	bf00      	nop
 8004048:	e000      	b.n	800404c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800404a:	bf00      	nop
    }

    if(status == HAL_OK)
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10d      	bne.n	800406e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004052:	4b4a      	ldr	r3, [pc, #296]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6819      	ldr	r1, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	3b01      	subs	r3, #1
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	430b      	orrs	r3, r1
 8004068:	4944      	ldr	r1, [pc, #272]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800406e:	7bfb      	ldrb	r3, [r7, #15]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d17d      	bne.n	8004170 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004074:	4b41      	ldr	r3, [pc, #260]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a40      	ldr	r2, [pc, #256]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800407a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800407e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004080:	f7fd fa72 	bl	8001568 <HAL_GetTick>
 8004084:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004086:	e009      	b.n	800409c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004088:	f7fd fa6e 	bl	8001568 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d902      	bls.n	800409c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	73fb      	strb	r3, [r7, #15]
        break;
 800409a:	e005      	b.n	80040a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800409c:	4b37      	ldr	r3, [pc, #220]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1ef      	bne.n	8004088 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d160      	bne.n	8004170 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d111      	bne.n	80040d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040b4:	4b31      	ldr	r3, [pc, #196]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80040bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6892      	ldr	r2, [r2, #8]
 80040c4:	0211      	lsls	r1, r2, #8
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68d2      	ldr	r2, [r2, #12]
 80040ca:	0912      	lsrs	r2, r2, #4
 80040cc:	0452      	lsls	r2, r2, #17
 80040ce:	430a      	orrs	r2, r1
 80040d0:	492a      	ldr	r1, [pc, #168]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	610b      	str	r3, [r1, #16]
 80040d6:	e027      	b.n	8004128 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d112      	bne.n	8004104 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040de:	4b27      	ldr	r3, [pc, #156]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80040e6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	6892      	ldr	r2, [r2, #8]
 80040ee:	0211      	lsls	r1, r2, #8
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6912      	ldr	r2, [r2, #16]
 80040f4:	0852      	lsrs	r2, r2, #1
 80040f6:	3a01      	subs	r2, #1
 80040f8:	0552      	lsls	r2, r2, #21
 80040fa:	430a      	orrs	r2, r1
 80040fc:	491f      	ldr	r1, [pc, #124]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	610b      	str	r3, [r1, #16]
 8004102:	e011      	b.n	8004128 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004104:	4b1d      	ldr	r3, [pc, #116]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800410c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6892      	ldr	r2, [r2, #8]
 8004114:	0211      	lsls	r1, r2, #8
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6952      	ldr	r2, [r2, #20]
 800411a:	0852      	lsrs	r2, r2, #1
 800411c:	3a01      	subs	r2, #1
 800411e:	0652      	lsls	r2, r2, #25
 8004120:	430a      	orrs	r2, r1
 8004122:	4916      	ldr	r1, [pc, #88]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004124:	4313      	orrs	r3, r2
 8004126:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004128:	4b14      	ldr	r3, [pc, #80]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a13      	ldr	r2, [pc, #76]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800412e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004132:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fd fa18 	bl	8001568 <HAL_GetTick>
 8004138:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800413a:	e009      	b.n	8004150 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800413c:	f7fd fa14 	bl	8001568 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d902      	bls.n	8004150 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	73fb      	strb	r3, [r7, #15]
          break;
 800414e:	e005      	b.n	800415c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004150:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0ef      	beq.n	800413c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004162:	4b06      	ldr	r3, [pc, #24]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004164:	691a      	ldr	r2, [r3, #16]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	4904      	ldr	r1, [pc, #16]	@ (800417c <RCCEx_PLLSAI1_Config+0x1e4>)
 800416c:	4313      	orrs	r3, r2
 800416e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004170:	7bfb      	ldrb	r3, [r7, #15]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000

08004180 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800418e:	4b6a      	ldr	r3, [pc, #424]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f003 0303 	and.w	r3, r3, #3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d018      	beq.n	80041cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800419a:	4b67      	ldr	r3, [pc, #412]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f003 0203 	and.w	r2, r3, #3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d10d      	bne.n	80041c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
       ||
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d009      	beq.n	80041c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80041b2:	4b61      	ldr	r3, [pc, #388]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	091b      	lsrs	r3, r3, #4
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
       ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d047      	beq.n	8004256 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	73fb      	strb	r3, [r7, #15]
 80041ca:	e044      	b.n	8004256 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d018      	beq.n	8004206 <RCCEx_PLLSAI2_Config+0x86>
 80041d4:	2b03      	cmp	r3, #3
 80041d6:	d825      	bhi.n	8004224 <RCCEx_PLLSAI2_Config+0xa4>
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d002      	beq.n	80041e2 <RCCEx_PLLSAI2_Config+0x62>
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d009      	beq.n	80041f4 <RCCEx_PLLSAI2_Config+0x74>
 80041e0:	e020      	b.n	8004224 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041e2:	4b55      	ldr	r3, [pc, #340]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d11d      	bne.n	800422a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041f2:	e01a      	b.n	800422a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041f4:	4b50      	ldr	r3, [pc, #320]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d116      	bne.n	800422e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004204:	e013      	b.n	800422e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004206:	4b4c      	ldr	r3, [pc, #304]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10f      	bne.n	8004232 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004212:	4b49      	ldr	r3, [pc, #292]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d109      	bne.n	8004232 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004222:	e006      	b.n	8004232 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
      break;
 8004228:	e004      	b.n	8004234 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800422a:	bf00      	nop
 800422c:	e002      	b.n	8004234 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800422e:	bf00      	nop
 8004230:	e000      	b.n	8004234 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004232:	bf00      	nop
    }

    if(status == HAL_OK)
 8004234:	7bfb      	ldrb	r3, [r7, #15]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10d      	bne.n	8004256 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800423a:	4b3f      	ldr	r3, [pc, #252]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6819      	ldr	r1, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	3b01      	subs	r3, #1
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	430b      	orrs	r3, r1
 8004250:	4939      	ldr	r1, [pc, #228]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004252:	4313      	orrs	r3, r2
 8004254:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004256:	7bfb      	ldrb	r3, [r7, #15]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d167      	bne.n	800432c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800425c:	4b36      	ldr	r3, [pc, #216]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a35      	ldr	r2, [pc, #212]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004262:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004266:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004268:	f7fd f97e 	bl	8001568 <HAL_GetTick>
 800426c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800426e:	e009      	b.n	8004284 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004270:	f7fd f97a 	bl	8001568 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d902      	bls.n	8004284 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	73fb      	strb	r3, [r7, #15]
        break;
 8004282:	e005      	b.n	8004290 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004284:	4b2c      	ldr	r3, [pc, #176]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1ef      	bne.n	8004270 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004290:	7bfb      	ldrb	r3, [r7, #15]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d14a      	bne.n	800432c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d111      	bne.n	80042c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800429c:	4b26      	ldr	r3, [pc, #152]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80042a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6892      	ldr	r2, [r2, #8]
 80042ac:	0211      	lsls	r1, r2, #8
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	68d2      	ldr	r2, [r2, #12]
 80042b2:	0912      	lsrs	r2, r2, #4
 80042b4:	0452      	lsls	r2, r2, #17
 80042b6:	430a      	orrs	r2, r1
 80042b8:	491f      	ldr	r1, [pc, #124]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	614b      	str	r3, [r1, #20]
 80042be:	e011      	b.n	80042e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80042c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6892      	ldr	r2, [r2, #8]
 80042d0:	0211      	lsls	r1, r2, #8
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6912      	ldr	r2, [r2, #16]
 80042d6:	0852      	lsrs	r2, r2, #1
 80042d8:	3a01      	subs	r2, #1
 80042da:	0652      	lsls	r2, r2, #25
 80042dc:	430a      	orrs	r2, r1
 80042de:	4916      	ldr	r1, [pc, #88]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042e4:	4b14      	ldr	r3, [pc, #80]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a13      	ldr	r2, [pc, #76]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f0:	f7fd f93a 	bl	8001568 <HAL_GetTick>
 80042f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042f6:	e009      	b.n	800430c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042f8:	f7fd f936 	bl	8001568 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d902      	bls.n	800430c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	73fb      	strb	r3, [r7, #15]
          break;
 800430a:	e005      	b.n	8004318 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800430c:	4b0a      	ldr	r3, [pc, #40]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ef      	beq.n	80042f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004318:	7bfb      	ldrb	r3, [r7, #15]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d106      	bne.n	800432c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800431e:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	4904      	ldr	r1, [pc, #16]	@ (8004338 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004328:	4313      	orrs	r3, r2
 800432a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800432c:	7bfb      	ldrb	r3, [r7, #15]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40021000 	.word	0x40021000

0800433c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800433c:	b480      	push	{r7}
 800433e:	b089      	sub	sp, #36	@ 0x24
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800434a:	2300      	movs	r3, #0
 800434c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004358:	d10c      	bne.n	8004374 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800435a:	4b6e      	ldr	r3, [pc, #440]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800435c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004360:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004364:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800436c:	d112      	bne.n	8004394 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800436e:	4b6a      	ldr	r3, [pc, #424]	@ (8004518 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	e00f      	b.n	8004394 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800437a:	d10b      	bne.n	8004394 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800437c:	4b65      	ldr	r3, [pc, #404]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800437e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004382:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004386:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800438e:	d101      	bne.n	8004394 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004390:	4b61      	ldr	r3, [pc, #388]	@ (8004518 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004392:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	f040 80b4 	bne.w	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043a6:	d003      	beq.n	80043b0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043ae:	d135      	bne.n	800441c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80043b0:	4b58      	ldr	r3, [pc, #352]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043bc:	f040 80a1 	bne.w	8004502 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80043c0:	4b54      	ldr	r3, [pc, #336]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 809a 	beq.w	8004502 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80043ce:	4b51      	ldr	r3, [pc, #324]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	091b      	lsrs	r3, r3, #4
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	3301      	adds	r3, #1
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80043e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	0a1b      	lsrs	r3, r3, #8
 80043e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043ec:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80043f4:	4b47      	ldr	r3, [pc, #284]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004400:	2311      	movs	r3, #17
 8004402:	617b      	str	r3, [r7, #20]
 8004404:	e001      	b.n	800440a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004406:	2307      	movs	r3, #7
 8004408:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	fb03 f202 	mul.w	r2, r3, r2
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	fbb2 f3f3 	udiv	r3, r2, r3
 8004418:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800441a:	e072      	b.n	8004502 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d133      	bne.n	800448a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004422:	4b3c      	ldr	r3, [pc, #240]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800442a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800442e:	d169      	bne.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004430:	4b38      	ldr	r3, [pc, #224]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004432:	691b      	ldr	r3, [r3, #16]
 8004434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d063      	beq.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800443c:	4b35      	ldr	r3, [pc, #212]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	091b      	lsrs	r3, r3, #4
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	3301      	adds	r3, #1
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	fbb2 f3f3 	udiv	r3, r2, r3
 800444e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004450:	4b30      	ldr	r3, [pc, #192]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	0a1b      	lsrs	r3, r3, #8
 8004456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800445a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10a      	bne.n	8004478 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004462:	4b2c      	ldr	r3, [pc, #176]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d002      	beq.n	8004474 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800446e:	2311      	movs	r3, #17
 8004470:	617b      	str	r3, [r7, #20]
 8004472:	e001      	b.n	8004478 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004474:	2307      	movs	r3, #7
 8004476:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	fb03 f202 	mul.w	r2, r3, r2
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	fbb2 f3f3 	udiv	r3, r2, r3
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	e03c      	b.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004490:	d003      	beq.n	800449a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004498:	d134      	bne.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800449a:	4b1e      	ldr	r3, [pc, #120]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044a6:	d12d      	bne.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80044a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d027      	beq.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80044b4:	4b17      	ldr	r3, [pc, #92]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	091b      	lsrs	r3, r3, #4
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	3301      	adds	r3, #1
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80044c8:	4b12      	ldr	r3, [pc, #72]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	0a1b      	lsrs	r3, r3, #8
 80044ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044d2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10a      	bne.n	80044f0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80044da:	4b0e      	ldr	r3, [pc, #56]	@ (8004514 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d002      	beq.n	80044ec <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80044e6:	2311      	movs	r3, #17
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	e001      	b.n	80044f0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80044ec:	2307      	movs	r3, #7
 80044ee:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	fb03 f202 	mul.w	r2, r3, r2
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	e000      	b.n	8004504 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004502:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004504:	69fb      	ldr	r3, [r7, #28]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3724      	adds	r7, #36	@ 0x24
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40021000 	.word	0x40021000
 8004518:	001fff68 	.word	0x001fff68

0800451c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2b02      	cmp	r3, #2
 800452e:	d904      	bls.n	800453a <HAL_SAI_InitProtocol+0x1e>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	3b03      	subs	r3, #3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d812      	bhi.n	800455e <HAL_SAI_InitProtocol+0x42>
 8004538:	e008      	b.n	800454c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	68b9      	ldr	r1, [r7, #8]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 f98f 	bl	8004864 <SAI_InitI2S>
 8004546:	4603      	mov	r3, r0
 8004548:	75fb      	strb	r3, [r7, #23]
      break;
 800454a:	e00b      	b.n	8004564 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	68b9      	ldr	r1, [r7, #8]
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fa38 	bl	80049c8 <SAI_InitPCM>
 8004558:	4603      	mov	r3, r0
 800455a:	75fb      	strb	r3, [r7, #23]
      break;
 800455c:	e002      	b.n	8004564 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	75fb      	strb	r3, [r7, #23]
      break;
 8004562:	bf00      	nop
  }

  if (status == HAL_OK)
 8004564:	7dfb      	ldrb	r3, [r7, #23]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d104      	bne.n	8004574 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f808 	bl	8004580 <HAL_SAI_Init>
 8004570:	4603      	mov	r3, r0
 8004572:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004574:	7dfb      	ldrb	r3, [r7, #23]
}
 8004576:	4618      	mov	r0, r3
 8004578:	3718      	adds	r7, #24
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b088      	sub	sp, #32
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e155      	b.n	800483e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7fc fd92 	bl	80010d0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fa8d 	bl	8004acc <SAI_Disable>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e140      	b.n	800483e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d00c      	beq.n	80045e6 <HAL_SAI_Init+0x66>
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d80d      	bhi.n	80045ec <HAL_SAI_Init+0x6c>
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_SAI_Init+0x5a>
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d003      	beq.n	80045e0 <HAL_SAI_Init+0x60>
 80045d8:	e008      	b.n	80045ec <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80045da:	2300      	movs	r3, #0
 80045dc:	61fb      	str	r3, [r7, #28]
      break;
 80045de:	e008      	b.n	80045f2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80045e0:	2310      	movs	r3, #16
 80045e2:	61fb      	str	r3, [r7, #28]
      break;
 80045e4:	e005      	b.n	80045f2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80045e6:	2320      	movs	r3, #32
 80045e8:	61fb      	str	r3, [r7, #28]
      break;
 80045ea:	e002      	b.n	80045f2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	61fb      	str	r3, [r7, #28]
      break;
 80045f0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d81d      	bhi.n	8004636 <HAL_SAI_Init+0xb6>
 80045fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004600 <HAL_SAI_Init+0x80>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004611 	.word	0x08004611
 8004604:	08004617 	.word	0x08004617
 8004608:	0800461f 	.word	0x0800461f
 800460c:	08004627 	.word	0x08004627
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
      break;
 8004614:	e012      	b.n	800463c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004616:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800461a:	617b      	str	r3, [r7, #20]
      break;
 800461c:	e00e      	b.n	800463c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800461e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004622:	617b      	str	r3, [r7, #20]
      break;
 8004624:	e00a      	b.n	800463c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004626:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800462a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	f043 0301 	orr.w	r3, r3, #1
 8004632:	61fb      	str	r3, [r7, #28]
      break;
 8004634:	e002      	b.n	800463c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]
      break;
 800463a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a81      	ldr	r2, [pc, #516]	@ (8004848 <HAL_SAI_Init+0x2c8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_SAI_Init+0xd0>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a80      	ldr	r2, [pc, #512]	@ (800484c <HAL_SAI_Init+0x2cc>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d103      	bne.n	8004658 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004650:	4a7f      	ldr	r2, [pc, #508]	@ (8004850 <HAL_SAI_Init+0x2d0>)
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	e002      	b.n	800465e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004658:	4a7e      	ldr	r2, [pc, #504]	@ (8004854 <HAL_SAI_Init+0x2d4>)
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d041      	beq.n	80046ea <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a77      	ldr	r2, [pc, #476]	@ (8004848 <HAL_SAI_Init+0x2c8>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d004      	beq.n	800467a <HAL_SAI_Init+0xfa>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a75      	ldr	r2, [pc, #468]	@ (800484c <HAL_SAI_Init+0x2cc>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d105      	bne.n	8004686 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800467a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800467e:	f7fe ff1d 	bl	80034bc <HAL_RCCEx_GetPeriphCLKFreq>
 8004682:	6138      	str	r0, [r7, #16]
 8004684:	e004      	b.n	8004690 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004686:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800468a:	f7fe ff17 	bl	80034bc <HAL_RCCEx_GetPeriphCLKFreq>
 800468e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4613      	mov	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4413      	add	r3, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	461a      	mov	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	025b      	lsls	r3, r3, #9
 80046a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a6:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4a6b      	ldr	r2, [pc, #428]	@ (8004858 <HAL_SAI_Init+0x2d8>)
 80046ac:	fba2 2303 	umull	r2, r3, r2, r3
 80046b0:	08da      	lsrs	r2, r3, #3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80046b6:	68f9      	ldr	r1, [r7, #12]
 80046b8:	4b67      	ldr	r3, [pc, #412]	@ (8004858 <HAL_SAI_Init+0x2d8>)
 80046ba:	fba3 2301 	umull	r2, r3, r3, r1
 80046be:	08da      	lsrs	r2, r3, #3
 80046c0:	4613      	mov	r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	1aca      	subs	r2, r1, r3
 80046ca:	2a08      	cmp	r2, #8
 80046cc:	d904      	bls.n	80046d8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d104      	bne.n	80046ea <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	085a      	lsrs	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_SAI_Init+0x17a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d109      	bne.n	800470e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d101      	bne.n	8004706 <HAL_SAI_Init+0x186>
 8004702:	2300      	movs	r3, #0
 8004704:	e001      	b.n	800470a <HAL_SAI_Init+0x18a>
 8004706:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800470a:	61bb      	str	r3, [r7, #24]
 800470c:	e008      	b.n	8004720 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004712:	2b01      	cmp	r3, #1
 8004714:	d102      	bne.n	800471c <HAL_SAI_Init+0x19c>
 8004716:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800471a:	e000      	b.n	800471e <HAL_SAI_Init+0x19e>
 800471c:	2300      	movs	r3, #0
 800471e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6819      	ldr	r1, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	4b4c      	ldr	r3, [pc, #304]	@ (800485c <HAL_SAI_Init+0x2dc>)
 800472c:	400b      	ands	r3, r1
 800472e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004744:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474a:	431a      	orrs	r2, r3
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004758:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004764:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	051b      	lsls	r3, r3, #20
 800476c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004784:	f023 030f 	bic.w	r3, r3, #15
 8004788:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004798:	431a      	orrs	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6899      	ldr	r1, [r3, #8]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004860 <HAL_SAI_Init+0x2e0>)
 80047b4:	400b      	ands	r3, r1
 80047b6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6899      	ldr	r1, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047c8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80047ce:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80047d4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047da:	3b01      	subs	r3, #1
 80047dc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80047de:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68d9      	ldr	r1, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80047f6:	400b      	ands	r3, r1
 80047f8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68d9      	ldr	r1, [r3, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004808:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800480e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004810:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004816:	3b01      	subs	r3, #1
 8004818:	021b      	lsls	r3, r3, #8
 800481a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3720      	adds	r7, #32
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40015404 	.word	0x40015404
 800484c:	40015424 	.word	0x40015424
 8004850:	40015400 	.word	0x40015400
 8004854:	40015800 	.word	0x40015800
 8004858:	cccccccd 	.word	0xcccccccd
 800485c:	ff05c010 	.word	0xff05c010
 8004860:	fff88000 	.word	0xfff88000

08004864 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <SAI_InitI2S+0x2e>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d103      	bne.n	800489a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004898:	e002      	b.n	80048a0 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80048a6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80048ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e077      	b.n	80049ba <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d107      	bne.n	80048e0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80048dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80048de:	e006      	b.n	80048ee <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048e6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	d84f      	bhi.n	8004994 <SAI_InitI2S+0x130>
 80048f4:	a201      	add	r2, pc, #4	@ (adr r2, 80048fc <SAI_InitI2S+0x98>)
 80048f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fa:	bf00      	nop
 80048fc:	0800490d 	.word	0x0800490d
 8004900:	0800492f 	.word	0x0800492f
 8004904:	08004951 	.word	0x08004951
 8004908:	08004973 	.word	0x08004973
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2280      	movs	r2, #128	@ 0x80
 8004910:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	085b      	lsrs	r3, r3, #1
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	085b      	lsrs	r3, r3, #1
 8004920:	011a      	lsls	r2, r3, #4
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2240      	movs	r2, #64	@ 0x40
 800492a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800492c:	e035      	b.n	800499a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2280      	movs	r2, #128	@ 0x80
 8004932:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	085b      	lsrs	r3, r3, #1
 8004938:	019a      	lsls	r2, r3, #6
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	085b      	lsrs	r3, r3, #1
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2280      	movs	r2, #128	@ 0x80
 800494c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800494e:	e024      	b.n	800499a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	22c0      	movs	r2, #192	@ 0xc0
 8004954:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	085b      	lsrs	r3, r3, #1
 800495a:	019a      	lsls	r2, r3, #6
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	085b      	lsrs	r3, r3, #1
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2280      	movs	r2, #128	@ 0x80
 800496e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004970:	e013      	b.n	800499a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	22e0      	movs	r2, #224	@ 0xe0
 8004976:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	085b      	lsrs	r3, r3, #1
 800497c:	019a      	lsls	r2, r3, #6
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	085b      	lsrs	r3, r3, #1
 8004986:	015a      	lsls	r2, r3, #5
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2280      	movs	r2, #128	@ 0x80
 8004990:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004992:	e002      	b.n	800499a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	75fb      	strb	r3, [r7, #23]
      break;
 8004998:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b02      	cmp	r3, #2
 800499e:	d10b      	bne.n	80049b8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d102      	bne.n	80049ac <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2210      	movs	r2, #16
 80049aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d102      	bne.n	80049b8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2208      	movs	r2, #8
 80049b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80049b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	371c      	adds	r7, #28
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b087      	sub	sp, #28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
 80049d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <SAI_InitPCM+0x2e>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d103      	bne.n	80049fe <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80049fc:	e002      	b.n	8004a04 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004a18:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a2c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d103      	bne.n	8004a3c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2201      	movs	r2, #1
 8004a38:	645a      	str	r2, [r3, #68]	@ 0x44
 8004a3a:	e002      	b.n	8004a42 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	220d      	movs	r2, #13
 8004a40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d837      	bhi.n	8004ab8 <SAI_InitPCM+0xf0>
 8004a48:	a201      	add	r2, pc, #4	@ (adr r2, 8004a50 <SAI_InitPCM+0x88>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a61 	.word	0x08004a61
 8004a54:	08004a77 	.word	0x08004a77
 8004a58:	08004a8d 	.word	0x08004a8d
 8004a5c:	08004aa3 	.word	0x08004aa3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2280      	movs	r2, #128	@ 0x80
 8004a64:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	011a      	lsls	r2, r3, #4
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2240      	movs	r2, #64	@ 0x40
 8004a72:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004a74:	e023      	b.n	8004abe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2280      	movs	r2, #128	@ 0x80
 8004a7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	015a      	lsls	r2, r3, #5
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2280      	movs	r2, #128	@ 0x80
 8004a88:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004a8a:	e018      	b.n	8004abe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	22c0      	movs	r2, #192	@ 0xc0
 8004a90:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	015a      	lsls	r2, r3, #5
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2280      	movs	r2, #128	@ 0x80
 8004a9e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004aa0:	e00d      	b.n	8004abe <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	22e0      	movs	r2, #224	@ 0xe0
 8004aa6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2280      	movs	r2, #128	@ 0x80
 8004ab4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004ab6:	e002      	b.n	8004abe <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	75fb      	strb	r3, [r7, #23]
      break;
 8004abc:	bf00      	nop
  }

  return status;
 8004abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004ad4:	4b18      	ldr	r3, [pc, #96]	@ (8004b38 <SAI_Disable+0x6c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a18      	ldr	r2, [pc, #96]	@ (8004b3c <SAI_Disable+0x70>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	0b1b      	lsrs	r3, r3, #12
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004af6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10a      	bne.n	8004b14 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b04:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	72fb      	strb	r3, [r7, #11]
      break;
 8004b12:	e009      	b.n	8004b28 <SAI_Disable+0x5c>
    }
    count--;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e7      	bne.n	8004af8 <SAI_Disable+0x2c>

  return status;
 8004b28:	7afb      	ldrb	r3, [r7, #11]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	20000004 	.word	0x20000004
 8004b3c:	95cbec1b 	.word	0x95cbec1b

08004b40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e049      	b.n	8004be6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d106      	bne.n	8004b6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7fc fc20 	bl	80013ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	f000 fa44 	bl	800500c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d020      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d01b      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f06f 0202 	mvn.w	r2, #2
 8004c22:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	f003 0303 	and.w	r3, r3, #3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f7fb feb5 	bl	80009a8 <HAL_TIM_IC_CaptureCallback>
 8004c3e:	e005      	b.n	8004c4c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f9c5 	bl	8004fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f9cc 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d020      	beq.n	8004c9e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01b      	beq.n	8004c9e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f06f 0204 	mvn.w	r2, #4
 8004c6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7fb fe8f 	bl	80009a8 <HAL_TIM_IC_CaptureCallback>
 8004c8a:	e005      	b.n	8004c98 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 f99f 	bl	8004fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f9a6 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d020      	beq.n	8004cea <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d01b      	beq.n	8004cea <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f06f 0208 	mvn.w	r2, #8
 8004cba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f7fb fe69 	bl	80009a8 <HAL_TIM_IC_CaptureCallback>
 8004cd6:	e005      	b.n	8004ce4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f979 	bl	8004fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f980 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f003 0310 	and.w	r3, r3, #16
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f003 0310 	and.w	r3, r3, #16
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01b      	beq.n	8004d36 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f06f 0210 	mvn.w	r2, #16
 8004d06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2208      	movs	r2, #8
 8004d0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f7fb fe43 	bl	80009a8 <HAL_TIM_IC_CaptureCallback>
 8004d22:	e005      	b.n	8004d30 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f953 	bl	8004fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f95a 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00c      	beq.n	8004d5a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d007      	beq.n	8004d5a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f06f 0201 	mvn.w	r2, #1
 8004d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f931 	bl	8004fbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d104      	bne.n	8004d6e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00c      	beq.n	8004d88 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d007      	beq.n	8004d88 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fb9e 	bl	80054c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d00c      	beq.n	8004dac <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d007      	beq.n	8004dac <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 fb96 	bl	80054d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00c      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d007      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f914 	bl	8004ff8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f003 0320 	and.w	r3, r3, #32
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00c      	beq.n	8004df4 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 0320 	and.w	r3, r3, #32
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d007      	beq.n	8004df4 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0220 	mvn.w	r2, #32
 8004dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 fb5e 	bl	80054b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004df4:	bf00      	nop
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004e16:	2302      	movs	r3, #2
 8004e18:	e088      	b.n	8004f2c <HAL_TIM_IC_ConfigChannel+0x130>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d11b      	bne.n	8004e60 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004e38:	f000 f98e 	bl	8005158 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699a      	ldr	r2, [r3, #24]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 020c 	bic.w	r2, r2, #12
 8004e4a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6999      	ldr	r1, [r3, #24]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	619a      	str	r2, [r3, #24]
 8004e5e:	e060      	b.n	8004f22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	d11c      	bne.n	8004ea0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004e76:	f000 f9dd 	bl	8005234 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699a      	ldr	r2, [r3, #24]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e88:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6999      	ldr	r1, [r3, #24]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	021a      	lsls	r2, r3, #8
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	619a      	str	r2, [r3, #24]
 8004e9e:	e040      	b.n	8004f22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d11b      	bne.n	8004ede <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004eb6:	f000 f9fa 	bl	80052ae <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69da      	ldr	r2, [r3, #28]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 020c 	bic.w	r2, r2, #12
 8004ec8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69d9      	ldr	r1, [r3, #28]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	61da      	str	r2, [r3, #28]
 8004edc:	e021      	b.n	8004f22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b0c      	cmp	r3, #12
 8004ee2:	d11c      	bne.n	8004f1e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004ef4:	f000 fa17 	bl	8005326 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	69da      	ldr	r2, [r3, #28]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004f06:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	69d9      	ldr	r1, [r3, #28]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	021a      	lsls	r2, r3, #8
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	61da      	str	r2, [r3, #28]
 8004f1c:	e001      	b.n	8004f22 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b0c      	cmp	r3, #12
 8004f46:	d831      	bhi.n	8004fac <HAL_TIM_ReadCapturedValue+0x78>
 8004f48:	a201      	add	r2, pc, #4	@ (adr r2, 8004f50 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4e:	bf00      	nop
 8004f50:	08004f85 	.word	0x08004f85
 8004f54:	08004fad 	.word	0x08004fad
 8004f58:	08004fad 	.word	0x08004fad
 8004f5c:	08004fad 	.word	0x08004fad
 8004f60:	08004f8f 	.word	0x08004f8f
 8004f64:	08004fad 	.word	0x08004fad
 8004f68:	08004fad 	.word	0x08004fad
 8004f6c:	08004fad 	.word	0x08004fad
 8004f70:	08004f99 	.word	0x08004f99
 8004f74:	08004fad 	.word	0x08004fad
 8004f78:	08004fad 	.word	0x08004fad
 8004f7c:	08004fad 	.word	0x08004fad
 8004f80:	08004fa3 	.word	0x08004fa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f8a:	60fb      	str	r3, [r7, #12]

      break;
 8004f8c:	e00f      	b.n	8004fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f94:	60fb      	str	r3, [r7, #12]

      break;
 8004f96:	e00a      	b.n	8004fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f9e:	60fb      	str	r3, [r7, #12]

      break;
 8004fa0:	e005      	b.n	8004fae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa8:	60fb      	str	r3, [r7, #12]

      break;
 8004faa:	e000      	b.n	8004fae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004fac:	bf00      	nop
  }

  return tmpreg;
 8004fae:	68fb      	ldr	r3, [r7, #12]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a46      	ldr	r2, [pc, #280]	@ (8005138 <TIM_Base_SetConfig+0x12c>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d013      	beq.n	800504c <TIM_Base_SetConfig+0x40>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800502a:	d00f      	beq.n	800504c <TIM_Base_SetConfig+0x40>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a43      	ldr	r2, [pc, #268]	@ (800513c <TIM_Base_SetConfig+0x130>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00b      	beq.n	800504c <TIM_Base_SetConfig+0x40>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a42      	ldr	r2, [pc, #264]	@ (8005140 <TIM_Base_SetConfig+0x134>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d007      	beq.n	800504c <TIM_Base_SetConfig+0x40>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a41      	ldr	r2, [pc, #260]	@ (8005144 <TIM_Base_SetConfig+0x138>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d003      	beq.n	800504c <TIM_Base_SetConfig+0x40>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a40      	ldr	r2, [pc, #256]	@ (8005148 <TIM_Base_SetConfig+0x13c>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d108      	bne.n	800505e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005052:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	4313      	orrs	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a35      	ldr	r2, [pc, #212]	@ (8005138 <TIM_Base_SetConfig+0x12c>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d01f      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800506c:	d01b      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a32      	ldr	r2, [pc, #200]	@ (800513c <TIM_Base_SetConfig+0x130>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d017      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a31      	ldr	r2, [pc, #196]	@ (8005140 <TIM_Base_SetConfig+0x134>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d013      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a30      	ldr	r2, [pc, #192]	@ (8005144 <TIM_Base_SetConfig+0x138>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00f      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a2f      	ldr	r2, [pc, #188]	@ (8005148 <TIM_Base_SetConfig+0x13c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d00b      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a2e      	ldr	r2, [pc, #184]	@ (800514c <TIM_Base_SetConfig+0x140>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d007      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a2d      	ldr	r2, [pc, #180]	@ (8005150 <TIM_Base_SetConfig+0x144>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d003      	beq.n	80050a6 <TIM_Base_SetConfig+0x9a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005154 <TIM_Base_SetConfig+0x148>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d108      	bne.n	80050b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a16      	ldr	r2, [pc, #88]	@ (8005138 <TIM_Base_SetConfig+0x12c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d00f      	beq.n	8005104 <TIM_Base_SetConfig+0xf8>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a18      	ldr	r2, [pc, #96]	@ (8005148 <TIM_Base_SetConfig+0x13c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d00b      	beq.n	8005104 <TIM_Base_SetConfig+0xf8>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a17      	ldr	r2, [pc, #92]	@ (800514c <TIM_Base_SetConfig+0x140>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d007      	beq.n	8005104 <TIM_Base_SetConfig+0xf8>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a16      	ldr	r2, [pc, #88]	@ (8005150 <TIM_Base_SetConfig+0x144>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d003      	beq.n	8005104 <TIM_Base_SetConfig+0xf8>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a15      	ldr	r2, [pc, #84]	@ (8005154 <TIM_Base_SetConfig+0x148>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d103      	bne.n	800510c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b01      	cmp	r3, #1
 800511c:	d105      	bne.n	800512a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f023 0201 	bic.w	r2, r3, #1
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	611a      	str	r2, [r3, #16]
  }
}
 800512a:	bf00      	nop
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	40012c00 	.word	0x40012c00
 800513c:	40000400 	.word	0x40000400
 8005140:	40000800 	.word	0x40000800
 8005144:	40000c00 	.word	0x40000c00
 8005148:	40013400 	.word	0x40013400
 800514c:	40014000 	.word	0x40014000
 8005150:	40014400 	.word	0x40014400
 8005154:	40014800 	.word	0x40014800

08005158 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a1b      	ldr	r3, [r3, #32]
 8005170:	f023 0201 	bic.w	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4a26      	ldr	r2, [pc, #152]	@ (800521c <TIM_TI1_SetConfig+0xc4>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d017      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800518c:	d013      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4a23      	ldr	r2, [pc, #140]	@ (8005220 <TIM_TI1_SetConfig+0xc8>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d00f      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	4a22      	ldr	r2, [pc, #136]	@ (8005224 <TIM_TI1_SetConfig+0xcc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00b      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	4a21      	ldr	r2, [pc, #132]	@ (8005228 <TIM_TI1_SetConfig+0xd0>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d007      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	4a20      	ldr	r2, [pc, #128]	@ (800522c <TIM_TI1_SetConfig+0xd4>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d003      	beq.n	80051b6 <TIM_TI1_SetConfig+0x5e>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005230 <TIM_TI1_SetConfig+0xd8>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d101      	bne.n	80051ba <TIM_TI1_SetConfig+0x62>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <TIM_TI1_SetConfig+0x64>
 80051ba:	2300      	movs	r3, #0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d008      	beq.n	80051d2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f023 0303 	bic.w	r3, r3, #3
 80051c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	e003      	b.n	80051da <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f043 0301 	orr.w	r3, r3, #1
 80051d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f023 030a 	bic.w	r3, r3, #10
 80051f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f003 030a 	and.w	r3, r3, #10
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	4313      	orrs	r3, r2
 8005200:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	621a      	str	r2, [r3, #32]
}
 800520e:	bf00      	nop
 8005210:	371c      	adds	r7, #28
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40000400 	.word	0x40000400
 8005224:	40000800 	.word	0x40000800
 8005228:	40000c00 	.word	0x40000c00
 800522c:	40013400 	.word	0x40013400
 8005230:	40014000 	.word	0x40014000

08005234 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	f023 0210 	bic.w	r2, r3, #16
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005260:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	021b      	lsls	r3, r3, #8
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	031b      	lsls	r3, r3, #12
 8005278:	b29b      	uxth	r3, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005286:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	621a      	str	r2, [r3, #32]
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b087      	sub	sp, #28
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	607a      	str	r2, [r7, #4]
 80052ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f023 0303 	bic.w	r3, r3, #3
 80052da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052ea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	011b      	lsls	r3, r3, #4
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80052fe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	021b      	lsls	r3, r3, #8
 8005304:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	4313      	orrs	r3, r2
 800530c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	621a      	str	r2, [r3, #32]
}
 800531a:	bf00      	nop
 800531c:	371c      	adds	r7, #28
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005326:	b480      	push	{r7}
 8005328:	b087      	sub	sp, #28
 800532a:	af00      	add	r7, sp, #0
 800532c:	60f8      	str	r0, [r7, #12]
 800532e:	60b9      	str	r1, [r7, #8]
 8005330:	607a      	str	r2, [r7, #4]
 8005332:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005352:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	021b      	lsls	r3, r3, #8
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005364:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	031b      	lsls	r3, r3, #12
 800536a:	b29b      	uxth	r3, r3
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4313      	orrs	r3, r2
 8005370:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005378:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	031b      	lsls	r3, r3, #12
 800537e:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	4313      	orrs	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e068      	b.n	800548a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a2d      	ldr	r2, [pc, #180]	@ (800549c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d108      	bne.n	80053fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80053f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	4313      	orrs	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a1e      	ldr	r2, [pc, #120]	@ (8005498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d01d      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800542a:	d018      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a1b      	ldr	r2, [pc, #108]	@ (80054a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d013      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a1a      	ldr	r2, [pc, #104]	@ (80054a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d00e      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a18      	ldr	r2, [pc, #96]	@ (80054a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d009      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a13      	ldr	r2, [pc, #76]	@ (800549c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d004      	beq.n	800545e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a14      	ldr	r2, [pc, #80]	@ (80054ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d10c      	bne.n	8005478 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	4313      	orrs	r3, r2
 800546e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68ba      	ldr	r2, [r7, #8]
 8005476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40012c00 	.word	0x40012c00
 800549c:	40013400 	.word	0x40013400
 80054a0:	40000400 	.word	0x40000400
 80054a4:	40000800 	.word	0x40000800
 80054a8:	40000c00 	.word	0x40000c00
 80054ac:	40014000 	.word	0x40014000

080054b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr

080054d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <memset>:
 80054ec:	4402      	add	r2, r0
 80054ee:	4603      	mov	r3, r0
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d100      	bne.n	80054f6 <memset+0xa>
 80054f4:	4770      	bx	lr
 80054f6:	f803 1b01 	strb.w	r1, [r3], #1
 80054fa:	e7f9      	b.n	80054f0 <memset+0x4>

080054fc <__libc_init_array>:
 80054fc:	b570      	push	{r4, r5, r6, lr}
 80054fe:	4d0d      	ldr	r5, [pc, #52]	@ (8005534 <__libc_init_array+0x38>)
 8005500:	4c0d      	ldr	r4, [pc, #52]	@ (8005538 <__libc_init_array+0x3c>)
 8005502:	1b64      	subs	r4, r4, r5
 8005504:	10a4      	asrs	r4, r4, #2
 8005506:	2600      	movs	r6, #0
 8005508:	42a6      	cmp	r6, r4
 800550a:	d109      	bne.n	8005520 <__libc_init_array+0x24>
 800550c:	4d0b      	ldr	r5, [pc, #44]	@ (800553c <__libc_init_array+0x40>)
 800550e:	4c0c      	ldr	r4, [pc, #48]	@ (8005540 <__libc_init_array+0x44>)
 8005510:	f000 f818 	bl	8005544 <_init>
 8005514:	1b64      	subs	r4, r4, r5
 8005516:	10a4      	asrs	r4, r4, #2
 8005518:	2600      	movs	r6, #0
 800551a:	42a6      	cmp	r6, r4
 800551c:	d105      	bne.n	800552a <__libc_init_array+0x2e>
 800551e:	bd70      	pop	{r4, r5, r6, pc}
 8005520:	f855 3b04 	ldr.w	r3, [r5], #4
 8005524:	4798      	blx	r3
 8005526:	3601      	adds	r6, #1
 8005528:	e7ee      	b.n	8005508 <__libc_init_array+0xc>
 800552a:	f855 3b04 	ldr.w	r3, [r5], #4
 800552e:	4798      	blx	r3
 8005530:	3601      	adds	r6, #1
 8005532:	e7f2      	b.n	800551a <__libc_init_array+0x1e>
 8005534:	080055a4 	.word	0x080055a4
 8005538:	080055a4 	.word	0x080055a4
 800553c:	080055a4 	.word	0x080055a4
 8005540:	080055a8 	.word	0x080055a8

08005544 <_init>:
 8005544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005546:	bf00      	nop
 8005548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800554a:	bc08      	pop	{r3}
 800554c:	469e      	mov	lr, r3
 800554e:	4770      	bx	lr

08005550 <_fini>:
 8005550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005552:	bf00      	nop
 8005554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005556:	bc08      	pop	{r3}
 8005558:	469e      	mov	lr, r3
 800555a:	4770      	bx	lr
