Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dc40023a72954c838caf510199753ddf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Murax_behav xil_defaultlib.tb_Murax xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.MasterArbiter
Compiling module xil_defaultlib.StreamFifo_VexRisv
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.BufferCC_JTAG
Compiling module xil_defaultlib.FlowCCUnsafeByToggle
Compiling module xil_defaultlib.JtagBridge
Compiling module xil_defaultlib.Debugger
Compiling module xil_defaultlib.RAMPPL
Compiling module xil_defaultlib.RAMPPLToApb
Compiling module xil_defaultlib.BufferCC_GPIO
Compiling module xil_defaultlib.Apb3GPIO
Compiling module xil_defaultlib.UartCtrlTx
Compiling module xil_defaultlib.BufferCC_UART
Compiling module xil_defaultlib.UartCtrlRx
Compiling module xil_defaultlib.UartCtrl
Compiling module xil_defaultlib.StreamFifo_UART
Compiling module xil_defaultlib.Apb3UART
Compiling module xil_defaultlib.Prescaler
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.InterruptCtrl
Compiling module xil_defaultlib.Apb3Timer
Compiling module xil_defaultlib.Apb3Decoder
Compiling module xil_defaultlib.Apb3Router
Compiling module xil_defaultlib.Murax
Compiling module xil_defaultlib.tb_Murax
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Murax_behav
