#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 20 19:51:01 2024
# Process ID: 26932
# Current directory: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1
# Command line: vivado.exe -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21860 
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:48]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:49]
WARNING: [Synth 8-6901] identifier 'y_new' is used before its declaration [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:61]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:71]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:72]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:73]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:76]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:77]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:78]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:79]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 868.016 ; gain = 184.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/bd/design_1/ip/design_1_top_0_0_1/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/top.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter CONFIG_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2s_control' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/i2s_control.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_control' (1#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/i2s_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/pipeline.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'distortion' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter THRESH bound to: 1024 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-4471] merging register 'dist_data_reg[0][15:0]' into 'pure_data_reg[0][15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v:25]
WARNING: [Synth 8-6014] Unused sequential element dist_data_reg[0] was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v:25]
INFO: [Synth 8-6155] done synthesizing module 'distortion' (2#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v:1]
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/delay.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter DIV_GAIN bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_delay' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter DEPTH_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.908848 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (13#1) [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element i_vld_d2_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:42]
WARNING: [Synth 8-6014] Unused sequential element i_vld_d3_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:43]
WARNING: [Synth 8-6014] Unused sequential element i_dat_d2_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:46]
WARNING: [Synth 8-6014] Unused sequential element i_dat_d3_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:47]
WARNING: [Synth 8-6014] Unused sequential element index_d2_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:50]
WARNING: [Synth 8-6014] Unused sequential element index_d3_reg was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:51]
INFO: [Synth 8-6155] done synthesizing module 'ram_delay' (14#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v:1]
INFO: [Synth 8-4471] merging register 'delay_data_reg[0][15:0]' into 'pure_data_reg[0][15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/delay.v:27]
WARNING: [Synth 8-6014] Unused sequential element delay_data_reg[0] was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/delay.v:27]
INFO: [Synth 8-6155] done synthesizing module 'delay' (15#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/delay.v:1]
INFO: [Synth 8-6157] synthesizing module 'reverb' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/reverb.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter DIV_GAIN bound to: 3 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_reverb' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_reverb.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter OFFSET1 bound to: 1024 - type: integer 
	Parameter OFFSET2 bound to: 2560 - type: integer 
	Parameter OFFSET3 bound to: 4096 - type: integer 
	Parameter DEPTH_WIDTH bound to: 13 - type: integer 
	Parameter DELAY_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_reverb.v:92]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.0695 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (16#1) [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'ram_reverb' (17#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_reverb.v:1]
INFO: [Synth 8-4471] merging register 'delay_data_reg[0][15:0]' into 'pure_data_reg[0][15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/reverb.v:32]
WARNING: [Synth 8-6014] Unused sequential element delay_data_reg[0] was removed.  [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/reverb.v:32]
INFO: [Synth 8-6155] done synthesizing module 'reverb' (18#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/reverb.v:1]
INFO: [Synth 8-6157] synthesizing module 'wah' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter b_coef0 bound to: 48'sb000000000000000000000101010111100000110011001011 
	Parameter b_coef2 bound to: 48'sb111111111111111111011111110010111011001100111110 
	Parameter b_coef4 bound to: 48'sb000000000000000001010000100000101011111111100110 
	Parameter b_coef6 bound to: 48'sb111111111111111110010100101001110000000000100010 
	Parameter b_coef8 bound to: 48'sb000000000000000001010000100000101011111111100110 
	Parameter b_coef10 bound to: 48'sb111111111111111111011111110010111011001100111110 
	Parameter b_coef12 bound to: 48'sb000000000000000000000101010111100000110011001011 
	Parameter a_coef0 bound to: 25'sb1111111010101001100111000 
	Parameter a_coef1 bound to: 25'sb0000011010100001110110011 
	Parameter a_coef2 bound to: 25'sb1110101111011001111111111 
	Parameter a_coef3 bound to: 25'sb0010100111000001100001011 
	Parameter a_coef4 bound to: 25'sb1100000111010001101010111 
	Parameter a_coef5 bound to: 25'sb0100010000111000010010101 
	Parameter a_coef6 bound to: 25'sb1100100001110001001001011 
	Parameter a_coef7 bound to: 25'sb0010000101010101101111101 
	Parameter a_coef8 bound to: 25'sb1111000110100000101111000 
	Parameter a_coef9 bound to: 25'sb0000010000111010001001110 
	Parameter a_coef10 bound to: 25'sb1111111100111101000000000 
	Parameter a_coef11 bound to: 25'sb0000000000010000010010010 
	Parameter FILTER_DEPTH bound to: 13 - type: integer 
	Parameter X_DEPTH bound to: 13 - type: integer 
	Parameter Y_DEPTH bound to: 12 - type: integer 
	Parameter Y_WIDTH bound to: 72 - type: integer 
	Parameter BX_WIDTH bound to: 65 - type: integer 
	Parameter AY_WIDTH bound to: 89 - type: integer 
WARNING: [Synth 8-324] index 11 out of range [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:61]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:128]
INFO: [Synth 8-6155] done synthesizing module 'wah' (19#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (20#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_leaf' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz_leaf.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (21#1) [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (22#1) [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (23#1) [C:/Xilinx2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_leaf' (24#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz_leaf.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (25#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'debouncer_array' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer.v:1]
	Parameter DEBOUNCE_PERIODS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (26#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_array' (27#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'mode_select' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/mode_select.v:1]
	Parameter CONFIG_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mode_select' (28#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/mode_select.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (29#1) [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (30#1) [c:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/bd/design_1/ip/design_1_top_0_0_1/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design wah has unconnected port rst
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized10 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized9 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized8 has unconnected port DINB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1207.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'y_new_reg' and it is trimmed from '64' to '16' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:152]
WARNING: [Synth 8-3936] Found unconnected internal register 'ax_bx_reg' and it is trimmed from '94' to '78' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:149]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     92 Bit       Adders := 1     
	   2 Input     91 Bit       Adders := 1     
	   2 Input     90 Bit       Adders := 1     
	   2 Input     78 Bit       Adders := 1     
	   2 Input     67 Bit       Adders := 1     
	   2 Input     66 Bit       Adders := 2     
	   2 Input     65 Bit       Adders := 3     
	   2 Input     44 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	               92 Bit    Registers := 1     
	               91 Bit    Registers := 2     
	               90 Bit    Registers := 1     
	               89 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               78 Bit    Registers := 2     
	               67 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 59    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                16x48  Multipliers := 3     
	                16x31  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module distortion 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_delay 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_reverb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               78 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module reverb 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module wah 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     92 Bit       Adders := 1     
	   2 Input     91 Bit       Adders := 1     
	   2 Input     90 Bit       Adders := 1     
	   2 Input     78 Bit       Adders := 1     
	   2 Input     67 Bit       Adders := 1     
	   2 Input     66 Bit       Adders := 2     
	   2 Input     65 Bit       Adders := 3     
	   2 Input     44 Bit       Adders := 1     
	   2 Input     43 Bit       Adders := 2     
+---Registers : 
	               92 Bit    Registers := 1     
	               91 Bit    Registers := 2     
	               90 Bit    Registers := 1     
	               89 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               78 Bit    Registers := 1     
	               67 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 35    
+---Multipliers : 
	                16x48  Multipliers := 3     
	                16x31  Multipliers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mode_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/inst_i2s/rx_dat_reg[15:0]' into 'inst/inst_i2s/rx_dat_reg[15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/i2s_control.v:119]
INFO: [Synth 8-4471] merging register 'inst/inst_pipe/inst_dist/pure_data_reg[0][15:0]' into 'inst/inst_pipe/inst_dist/pure_data_reg[0][15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v:24]
INFO: [Synth 8-4471] merging register 'inst/inst_pipe/inst_wah/y_new_reg[15:0]' into 'inst/inst_pipe/inst_wah/y_new_reg[15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:152]
INFO: [Synth 8-4471] merging register 'inst/inst_pipe/inst_wah/y_reg[0][15:0]' into 'inst/inst_pipe/inst_wah/y_reg[0][15:0]' [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:61]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/say_st4_reg' and it is trimmed from '92' to '78' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:146]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/say_st3_reg[1]' and it is trimmed from '91' to '78' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:143]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/say_st2_reg[2]' and it is trimmed from '91' to '78' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:139]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/say_st1_reg[5]' and it is trimmed from '90' to '78' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:132]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/bx_reg[0]' and it is trimmed from '48' to '19' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:92]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/sbx_st1_reg[3]' and it is trimmed from '48' to '19' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:102]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/bx_reg[6]' and it is trimmed from '48' to '19' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:92]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/inst_pipe/inst_wah/sbx_st1_reg[3]' and it is trimmed from '48' to '24' bits. [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:102]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:97]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:95]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:94]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/wah.v:93]
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[10], operation Mode is: (C'+(A:0xfe7a00)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[10] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[10] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[10] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[10] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[10].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[8], operation Mode is: (C'+(A:0xe34178)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[8] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[8] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[8] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[8] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[8].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/say_st1_reg[4], operation Mode is: (PCIN+((A:0x8744e)*B'')')'.
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[9] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[9] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[4].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[6], operation Mode is: (C'+(A:0x90e24b)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[6].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/say_st1_reg[3], operation Mode is: (PCIN+((A:0x42ab7d)*B'')')'.
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[7] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[7] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[3].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[4], operation Mode is: (C'+(A:0x83a357)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[4].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/say_st1_reg[2], operation Mode is: (PCIN+((A:0x887095)*B'')')'.
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[2].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[2], operation Mode is: (C'+(A:0xd7b3ff)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[2].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/say_st1_reg[1], operation Mode is: (PCIN+((A:0x53830b)*B'')')'.
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[1].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/ay_reg[0], operation Mode is: (C'+(A:0xfd5338)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/y_new_reg is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/ay_reg[0].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/say_st1_reg[0], operation Mode is: (PCIN+((A:0xd43b3)*B'')')'.
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/y_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/say_st1_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/ay_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/say_st1_reg[0].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[6], operation Mode is: ((A:0x5e0ccb)*B'')'.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[6].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[6].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[6] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[6].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[6].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[6].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[5], operation Mode is: (A''*B)'.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/, operation Mode is: (A:0x1b33e)*B''.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[5], operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[5] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[5].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/, operation Mode is: A''*(B:0xbfe6).
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[4], operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[4].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[4] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[4].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[4].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[4].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[3], operation Mode is: (A''*B)'.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/, operation Mode is: (A:0x10022)*B''.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[3], operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[3] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[3].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/, operation Mode is: A''*(B:0xbfe6).
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[2], operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[2].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[2] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[2].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[2].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[2].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[1], operation Mode is: (A''*B)'.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/, operation Mode is: (A:0x1b33e)*B''.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: register inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/.
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[1], operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[1] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: operator inst/inst_pipe/inst_wah/ is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[1].
DSP Report: Generating DSP inst/inst_pipe/inst_wah/bx_reg[0], operation Mode is: ((A:0x5e0ccb)*B2)'.
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[0].
DSP Report: register inst/inst_pipe/inst_wah/bx_reg[0] is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[0].
DSP Report: operator p_1_out is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[0].
DSP Report: operator p_0_out is absorbed into DSP inst/inst_pipe/inst_wah/bx_reg[0].
INFO: [Synth 8-3917] design design_1_top_0_0 has port ac_muten driven by constant 1
INFO: [Synth 8-3917] design design_1_top_0_0 has port led[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_top_0_0 has port led[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port led[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_top_0_0 has port led5_rgb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_top_0_0 has port led5_rgb[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port led5_rgb[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111111]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111110]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111109]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111108]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111107]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111106]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111105]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111104]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111103]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111102]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111101]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111100]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111099]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111098]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111097]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_wah/bx_reg[0][-1111111096]' (FDE) to 'inst/inst_pipe/inst_wah/x_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/ay_reg[11][77] )
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][0]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][1]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][2]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][3]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][4]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][5]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][6]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][7]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][8]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][9]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][10]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][11]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][12]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][13]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_dist/pure_data_reg[1][14]' (FDE) to 'inst/inst_pipe/inst_dist/dist_data_reg[1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_dist/dist_data_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[0]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[0]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[1]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[1]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[2]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[2]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[3]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[3]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[4]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[4]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[5]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[5]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[6]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[6]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[7]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[7]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[8]' (FDE) to 'inst/inst_pipe/inst_reverb/inst_ram_reverb/addr3_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_delay/fifo_data_reduced_reg[13]' (FDE) to 'inst/inst_pipe/inst_delay/fifo_data_reduced_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/inst_pipe/inst_delay/fifo_data_reduced_reg[14]' (FDE) to 'inst/inst_pipe/inst_delay/fifo_data_reduced_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/sbx_adapted_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_pipe/inst_wah/say_st1_reg[5][47] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][47]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][46]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][45]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][44]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][43]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][42]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][41]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][40]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][39]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][38]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][37]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][36]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][35]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][34]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][33]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][32]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][30]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][29]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][28]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][27]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][26]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][25]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][24]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][23]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][22]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][21]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][20]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][19]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][18]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[5][17]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][47]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][46]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][45]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][44]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][43]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][42]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][41]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][40]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][39]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][38]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][37]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][36]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][35]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][34]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][33]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][32]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][30]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][29]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][28]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][27]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][26]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][25]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][24]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][23]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][22]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][21]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][20]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][19]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][18]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[4][17]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][47]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][46]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][45]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][44]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][43]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][42]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][41]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][40]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][39]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][38]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][37]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][36]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][35]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][34]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][33]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][32]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][30]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][29]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][28]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][27]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][26]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][25]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][24]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][23]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][22]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][21]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][20]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][19]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][18]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[3][17]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][47]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][46]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][45]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][44]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][43]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][42]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_pipe/inst_wah/bx_reg[2][41]) is unused and will be removed from module design_1_top_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|wah              | (C'+(A:0xfe7a00)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (C'+(A:0xe34178)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (PCIN+((A:0x8744e)*B'')')'  | 20     | 16     | -      | -      | 42     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|wah              | (C'+(A:0x90e24b)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (PCIN+((A:0x42ab7d)*B'')')' | 23     | 16     | -      | -      | 42     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|wah              | (C'+(A:0x83a357)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (PCIN+((A:0x887095)*B'')')' | 24     | 16     | -      | -      | 42     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|wah              | (C'+(A:0xd7b3ff)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (PCIN+((A:0x53830b)*B'')')' | 23     | 16     | -      | -      | 42     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_top_0_0 | (C'+(A:0xfd5338)*B'')'      | 24     | 16     | 40     | -      | 41     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|wah              | (PCIN+((A:0xd43b3)*B'')')'  | 20     | 16     | -      | -      | 42     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_top_0_0 | ((A:0x5e0ccb)*B'')'         | 24     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|design_1_top_0_0 | (A''*B)'                    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_top_0_0 | (A:0x1b33e)*B''             | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_top_0_0 | (PCIN>>17)+A*B''            | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_top_0_0 | A''*(B:0xbfe6)              | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_top_0_0 | (PCIN>>17)+A''*B            | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_top_0_0 | (A''*B)'                    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_top_0_0 | (A:0x10022)*B''             | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_top_0_0 | (PCIN>>17)+A*B''            | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_top_0_0 | A''*(B:0xbfe6)              | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_top_0_0 | (PCIN>>17)+A''*B            | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_top_0_0 | (A''*B)'                    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_top_0_0 | (A:0x1b33e)*B''             | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_top_0_0 | (PCIN>>17)+A*B''            | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_top_0_0 | ((A:0x5e0ccb)*B2)'          | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_top_0_0 | inst/inst_pipe/inst_reverb/inst_ram_reverb/i_vld_d_reg[3]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_top_0_0 | inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[77] | 6      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|design_1_top_0_0 | inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[95] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   270|
|3     |DSP48E1    |     9|
|4     |DSP48E1_1  |     5|
|5     |DSP48E1_10 |     1|
|6     |DSP48E1_4  |     3|
|7     |DSP48E1_5  |     2|
|8     |DSP48E1_6  |     2|
|9     |DSP48E1_8  |     3|
|10    |DSP48E1_9  |     1|
|11    |LUT1       |    33|
|12    |LUT2       |   767|
|13    |LUT3       |   123|
|14    |LUT4       |    45|
|15    |LUT5       |    35|
|16    |LUT6       |    56|
|17    |MMCME2_ADV |     1|
|18    |MUXF7      |     2|
|19    |MUXF8      |     1|
|20    |RAMB18E1   |     1|
|21    |RAMB36E1   |     3|
|22    |RAMB36E1_1 |     8|
|23    |SRL16E     |    30|
|24    |FDRE       |  1830|
|25    |FDSE       |     1|
|26    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+------------------------------------------+------+
|      |Instance                                               |Module                                    |Cells |
+------+-------------------------------------------------------+------------------------------------------+------+
|1     |top                                                    |                                          |  3235|
|2     |  inst                                                 |top                                       |  3235|
|3     |    inst_clock_wizard                                  |clk_wiz                                   |     4|
|4     |      inst                                             |clk_wiz_leaf                              |     4|
|5     |    inst_i2s                                           |i2s_control                               |   165|
|6     |    inst_pipe                                          |pipeline                                  |  3066|
|7     |      inst_delay                                       |delay                                     |   179|
|8     |        inst_ram_delay                                 |ram_delay                                 |    79|
|9     |          inst_dpram_delay                             |blk_mem_gen_0                             |    29|
|10    |            U0                                         |blk_mem_gen_v8_4_3                        |    29|
|11    |              inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                  |    29|
|12    |                \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |    29|
|13    |                  \valid.cstr                          |blk_mem_gen_generic_cstr                  |    29|
|14    |                    \bindec_a.bindec_inst_a            |bindec                                    |     3|
|15    |                    \bindec_b.bindec_inst_b            |bindec_1                                  |     3|
|16    |                    \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |    13|
|17    |                    \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|18    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|19    |                    \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|20    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|21    |                    \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|22    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|23    |                    \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|24    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|25    |                    \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|26    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|27    |                    \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|28    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|29    |                    \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|30    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|31    |                    \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     3|
|32    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     3|
|33    |      inst_dist                                        |distortion                                |   128|
|34    |      inst_reverb                                      |reverb                                    |   456|
|35    |        inst_ram_reverb                                |ram_reverb                                |   281|
|36    |          inst_dpram_reverb                            |blk_mem_gen_1                             |    28|
|37    |            U0                                         |blk_mem_gen_v8_4_3__parameterized1        |    28|
|38    |              inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth__parameterized0  |    28|
|39    |                \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0           |    28|
|40    |                  \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0  |    28|
|41    |                    \bindec_a.bindec_inst_a            |bindec__parameterized0                    |     2|
|42    |                    \bindec_b.bindec_inst_b            |bindec__parameterized0_0                  |     2|
|43    |                    \has_mux_b.B                       |blk_mem_gen_mux__parameterized2           |    20|
|44    |                    \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|45    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|46    |                    \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|47    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|48    |                    \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized9    |     1|
|49    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|50    |                    \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized10   |     1|
|51    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|52    |      inst_wah                                         |wah                                       |  2302|
+------+-------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1207.223 ; gain = 524.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1207.223 ; gain = 524.047
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1207.223 ; gain = 524.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1207.223 ; gain = 789.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1207.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 51 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 19:52:41 2024...
