// Seed: 4041636605
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  input wire id_15;
  input wire id_14;
  inout tri1 id_13;
  input wire id_12;
  inout wire id_11;
  inout wire _id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_16[1 : id_10] = 1'd0;
  assign id_13 = -1;
  logic id_20;
  module_0 modCall_1 (
      id_1,
      id_6
  );
endmodule
