Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o Z:/Windows.Documents/My Documents/Sophomore/Section_6/Section6_test_isim_beh.exe -prj Z:/Windows.Documents/My Documents/Sophomore/Section_6/Section6_test_beh.prj work.Section6_test work.glbl 
ISim P.15xf (signature 0x2f00eba5)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Windows.Documents/My Documents/Sophomore/Section_6/clock_divider.v" into library work
Analyzing Verilog file "Z:/Windows.Documents/My Documents/Sophomore/Section_6/section_6_source.v" into library work
Analyzing Verilog file "Z:/Windows.Documents/My Documents/Sophomore/Section_6/Section6_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "Z:/Windows.Documents/My Documents/Sophomore/Section_6/section_6_source.v" Line 62: Target <len> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "Z:/Windows.Documents/My Documents/Sophomore/Section_6/section_6_source.v" Line 63: Target <ldir> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "Z:/Windows.Documents/My Documents/Sophomore/Section_6/section_6_source.v" Line 64: Target <ren> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "Z:/Windows.Documents/My Documents/Sophomore/Section_6/section_6_source.v" Line 65: Target <rdir> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 121152 KB
Fuse CPU Usage: 171 ms
Compiling module ClockDividerStage
Compiling module ClockDivider
Compiling module stateswitch
Compiling module decoder
Compiling module section_6_source
Compiling module Section6_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable Z:/Windows.Documents/My Documents/Sophomore/Section_6/Section6_test_isim_beh.exe
Fuse Memory Usage: 146608 KB
Fuse CPU Usage: 234 ms
