Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue Apr 07 15:43:46 2015
| Host         : ECE-RM215-01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file step_cascade_reg4_control_sets_placed.rpt
| Design       : step_cascade_reg4
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |     5 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG    |               |                  |                1 |              3 |
|  n_0_ck_step_reg | en_IBUF       |                  |                3 |              8 |
+------------------+---------------+------------------+------------------+----------------+


