{
  "Top": "gammacorrection_accel",
  "RtlTop": "gammacorrection_accel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "imgInput1": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "xf::cv::Mat<0, 1080, 1920, 1>",
        "structImpl": "flat-interface",
        "fields": {
          "allocatedFlag": {
            "order": "0",
            "dataType": "unsigned",
            "dataWidth": "8",
            "interfaceRef": "imgInput1_allocatedFlag",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "rows": {
            "order": "1",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgInput1_rows",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "cols": {
            "order": "2",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgInput1_cols",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "size": {
            "order": "3",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgInput1_size",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "data": {
            "order": "4",
            "kinds": ["array"],
            "dataType": "ap_uint",
            "dataWidth": "8",
            "arraySizes": ["2073600"],
            "interfaceRef": "imgInput1_data_V",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "imgOutput": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "xf::cv::Mat<0, 1080, 1920, 1>",
        "structImpl": "flat-interface",
        "fields": {
          "allocatedFlag": {
            "order": "0",
            "dataType": "unsigned",
            "dataWidth": "8",
            "interfaceRef": "imgOutput_allocatedFlag",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "rows": {
            "order": "1",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgOutput_rows",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "cols": {
            "order": "2",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgOutput_cols",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "size": {
            "order": "3",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "imgOutput_size",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "data": {
            "order": "4",
            "kinds": ["array"],
            "dataType": "ap_uint",
            "dataWidth": "8",
            "arraySizes": ["2073600"],
            "interfaceRef": "imgOutput_data_V",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "gammaval": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "gammaval"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2078199",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gammacorrection_accel",
    "Version": "1.0",
    "DisplayName": "Gammacorrection_accel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/xf_gammacorrection_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gammacorrection.vhd",
      "impl\/vhdl\/gammacorrection_aibs.vhd",
      "impl\/vhdl\/gammacorrection_ajbC.vhd",
      "impl\/vhdl\/gammacorrection_akbM.vhd",
      "impl\/vhdl\/gammacorrection_ancg.vhd",
      "impl\/vhdl\/gammacorrection_aocq.vhd",
      "impl\/vhdl\/gammacorrection_glbW.vhd",
      "impl\/vhdl\/gammacorrection_lmb6.vhd",
      "impl\/vhdl\/LUT.vhd",
      "impl\/vhdl\/pow_generic_float_s.vhd",
      "impl\/vhdl\/pow_generic_floatbkb.vhd",
      "impl\/vhdl\/pow_generic_floatcud.vhd",
      "impl\/vhdl\/pow_generic_floatdEe.vhd",
      "impl\/vhdl\/pow_generic_floateOg.vhd",
      "impl\/vhdl\/pow_generic_floatfYi.vhd",
      "impl\/vhdl\/pow_generic_floatg8j.vhd",
      "impl\/vhdl\/pow_generic_floathbi.vhd",
      "impl\/vhdl\/read_r.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/write_r.vhd",
      "impl\/vhdl\/xFLUTKernel.vhd",
      "impl\/vhdl\/gammacorrection_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gammacorrection.v",
      "impl\/verilog\/gammacorrection_aibs.v",
      "impl\/verilog\/gammacorrection_ajbC.v",
      "impl\/verilog\/gammacorrection_akbM.v",
      "impl\/verilog\/gammacorrection_ancg.v",
      "impl\/verilog\/gammacorrection_aocq.v",
      "impl\/verilog\/gammacorrection_glbW.v",
      "impl\/verilog\/gammacorrection_glbW_rom.dat",
      "impl\/verilog\/gammacorrection_lmb6.v",
      "impl\/verilog\/LUT.v",
      "impl\/verilog\/pow_generic_float_s.v",
      "impl\/verilog\/pow_generic_floatbkb.v",
      "impl\/verilog\/pow_generic_floatbkb_rom.dat",
      "impl\/verilog\/pow_generic_floatcud.v",
      "impl\/verilog\/pow_generic_floatcud_rom.dat",
      "impl\/verilog\/pow_generic_floatdEe.v",
      "impl\/verilog\/pow_generic_floatdEe_rom.dat",
      "impl\/verilog\/pow_generic_floateOg.v",
      "impl\/verilog\/pow_generic_floateOg_rom.dat",
      "impl\/verilog\/pow_generic_floatfYi.v",
      "impl\/verilog\/pow_generic_floatfYi_rom.dat",
      "impl\/verilog\/pow_generic_floatg8j.v",
      "impl\/verilog\/pow_generic_floatg8j_rom.dat",
      "impl\/verilog\/pow_generic_floathbi.v",
      "impl\/verilog\/pow_generic_floathbi_rom.dat",
      "impl\/verilog\/read_r.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/write_r.v",
      "impl\/verilog\/xFLUTKernel.v",
      "impl\/verilog\/gammacorrection_accel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gammacorrection_accel_ap_dmul_3_max_dsp_64_ip.tcl",
      "impl\/misc\/gammacorrection_accel_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/github\/ISP_HLS\/vision\/ISP\/gamma_correction\/gamma_correction\/solution1\/.autopilot\/db\/gammacorrection_accel.design.xml",
    "DebugDir": "D:\/github\/ISP_HLS\/vision\/ISP\/gamma_correction\/gamma_correction\/solution1\/.debug",
    "ProtoInst": ["D:\/github\/ISP_HLS\/vision\/ISP\/gamma_correction\/gamma_correction\/solution1\/.debug\/gammacorrection_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "gammacorrection_accel_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gammacorrection_accel_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "gammacorrection_accel_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gammacorrection_accel_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "imgInput1_allocatedFlag imgInput1_rows imgInput1_cols imgInput1_size imgInput1_data_V imgOutput_allocatedFlag imgOutput_rows imgOutput_cols imgOutput_size imgOutput_data_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "gammaval": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "gammaval",
      "bundle_role": "default"
    },
    "imgInput1_allocatedFlag": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgInput1_allocatedFlag",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "imgInput1_cols": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgInput1_cols",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "imgInput1_data_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgInput1_data_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "imgInput1_rows": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgInput1_rows",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "imgInput1_size": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgInput1_size",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "imgOutput_allocatedFlag": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgOutput_allocatedFlag",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "imgOutput_cols": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgOutput_cols",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "imgOutput_data_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "imgOutput_data_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "imgOutput_rows": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgOutput_rows",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "imgOutput_size": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "imgOutput_size",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "imgInput1_allocatedFlag_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "imgInput1_allocatedFlag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgInput1_allocatedFlag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgInput1_rows_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgInput1_rows_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgInput1_rows_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgInput1_cols_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgInput1_cols_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgInput1_cols_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgInput1_size_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgInput1_size_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgInput1_size_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgInput1_data_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "imgInput1_data_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgInput1_data_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_allocatedFlag_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "imgOutput_allocatedFlag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgOutput_allocatedFlag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_rows_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgOutput_rows_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgOutput_rows_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_cols_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgOutput_cols_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgOutput_cols_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_size_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imgOutput_size_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imgOutput_size_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_data_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "imgOutput_data_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "imgOutput_data_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "gammaval": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gammacorrection_accel",
      "Instances": [{
          "ModuleName": "gammacorrection",
          "InstanceName": "grp_gammacorrection_fu_66",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_160"
            },
            {
              "ModuleName": "LUT",
              "InstanceName": "grp_LUT_fu_181",
              "Instances": [{
                  "ModuleName": "xFLUTKernel",
                  "InstanceName": "grp_xFLUTKernel_fu_36",
                  "Instances": [
                    {
                      "ModuleName": "write_r",
                      "InstanceName": "call_ln114_write_r_fu_105"
                    },
                    {
                      "ModuleName": "read_r",
                      "InstanceName": "val_src_V_read_r_fu_113"
                    }
                  ]
                }]
            }
          ]
        }]
    },
    "Info": {
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "write_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "xFLUTKernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LUT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gammacorrection": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gammacorrection_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.516"
        },
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "16",
          "FF": "1657",
          "LUT": "3979",
          "URAM": "0"
        }
      },
      "read_r": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "1",
          "LUT": "11",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "1",
          "LUT": "9",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "xFLUTKernel": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.237"
        },
        "Loops": [{
            "Name": "rowLoop",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "colLoop",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "55",
          "LUT": "195",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "LUT": {
        "Latency": {
          "LatencyBest": "2077922",
          "LatencyAvg": "2077922",
          "LatencyWorst": "2077922",
          "PipelineII": "2077922",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.237"
        },
        "Area": {
          "FF": "90",
          "LUT": "241",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "gammacorrection": {
        "Latency": {
          "LatencyBest": "2078196",
          "LatencyAvg": "2078196",
          "LatencyWorst": "2078196",
          "PipelineII": "2078196",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.516"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "271",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "27",
          "FF": "2476",
          "LUT": "5462",
          "URAM": "0"
        }
      },
      "gammacorrection_accel": {
        "Latency": {
          "LatencyBest": "2078199",
          "LatencyAvg": "2078199",
          "LatencyWorst": "2078199",
          "PipelineII": "2078200",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.516"
        },
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "27",
          "FF": "2481",
          "LUT": "5518",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "gammacorrection_accel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-17 18:26:53 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
