#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdfc0f04500 .scope module, "full_adder_4bit_bh_tb" "full_adder_4bit_bh_tb" 2 9;
 .timescale -9 -10;
v0x7fdfc0f16b00_0 .var "a", 3 0;
v0x7fdfc0f16bb0_0 .var "b", 3 0;
v0x7fdfc0f16c40_0 .var "ci", 0 0;
v0x7fdfc0f16d10_0 .net "co", 0 0, v0x7fdfc0f168f0_0;  1 drivers
v0x7fdfc0f16dc0_0 .net "s", 3 0, v0x7fdfc0f16990_0;  1 drivers
S_0x7fdfc0f065e0 .scope module, "fa1_tb" "full_adder_4bit_bh" 2 15, 3 5 0, S_0x7fdfc0f04500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "ci";
v0x7fdfc0f06750_0 .net "a", 3 0, v0x7fdfc0f16b00_0;  1 drivers
v0x7fdfc0f16790_0 .net "b", 3 0, v0x7fdfc0f16bb0_0;  1 drivers
v0x7fdfc0f16840_0 .net "ci", 0 0, v0x7fdfc0f16c40_0;  1 drivers
v0x7fdfc0f168f0_0 .var "co", 0 0;
v0x7fdfc0f16990_0 .var "s", 3 0;
E_0x7fdfc0f04740 .event edge, v0x7fdfc0f16840_0, v0x7fdfc0f16790_0, v0x7fdfc0f06750_0;
    .scope S_0x7fdfc0f065e0;
T_0 ;
    %wait E_0x7fdfc0f04740;
    %load/vec4 v0x7fdfc0f06750_0;
    %pad/u 5;
    %load/vec4 v0x7fdfc0f16790_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7fdfc0f16840_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x7fdfc0f16990_0, 0, 4;
    %store/vec4 v0x7fdfc0f168f0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdfc0f04500;
T_1 ;
    %vpi_call 2 18 "$monitor", "time=%d \011 a=%b \011 b=%b \011 ci=%b \011 s=%b \011 co=%b", $time, v0x7fdfc0f16b00_0, v0x7fdfc0f16bb0_0, v0x7fdfc0f16c40_0, v0x7fdfc0f16dc0_0, v0x7fdfc0f16d10_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fdfc0f04500;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "full_adder_4bit_bh_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdfc0f04500 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdfc0f16b00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdfc0f16bb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfc0f16c40_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v0x7fdfc0f16b00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fdfc0f16b00_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v0x7fdfc0f16bb0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fdfc0f16bb0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %load/vec4 v0x7fdfc0f16c40_0;
    %inv;
    %store/vec4 v0x7fdfc0f16c40_0, 0, 1;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_4bit_bh_tb.v";
    "./../full_adder_4bit_bh.v";
