Analysis & Synthesis Status : Successful - Mon Nov 25 21:39:23 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : verilog-uart
Top-level Entity Name : entry
Family : MAX II
Total logic elements : 1
Total pins : 3
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
