0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb.v,1713250120,verilog,,,,tb,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v,1713253110,verilog,,,,tb_ram,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sources_1/new/ram.v,1713252446,verilog,,C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v,,ram,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sources_1/new/ram_citire_sincron.v,1713253097,verilog,,C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v,,ram_citire_sincron,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sources_1/new/register.v,1713249532,verilog,,C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb.v,,register,,,,,,,,
