[
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmaccbf16.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmaccbf16.vf",
    "vd": 8,
    "rs1": 3,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccu.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccsu.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmadd.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsub.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmacc.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsac.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccu.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmacc.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccus.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccsu.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccu.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccsu.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmadd.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsub.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vmacc.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vnmsac.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccu.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmacc.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccus.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vwmaccsu.vx",
    "vd": 8,
    "rs1": 3,
    "vs2": 12
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmadd.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmadd.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsub.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsub.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmadd.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmadd.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsub.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsub.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmacc.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsac.vf",
    "vd": 8,
    "fs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmadd.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsub.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmacc.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfnmsac.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmaccbf16.vv",
    "vd": 8,
    "vs1": 12,
    "vs2": 16
  },
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 260,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vfwmaccbf16.vf",
    "vd": 8,
    "rs1": 3,
    "fs1": 12,
    "vs2": 16
  }
]