PPA Report for decoder_paged.v (Module: decoder_paged)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 9
IO Count: 12
Cell Count: 50

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1071.81 MHz
Reg-to-Reg Critical Path Delay: 0.815 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
