$date
	Sat Oct 22 23:01:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#574222
b1011 &
b1011 %
1$
b1011 !
1"
#574223
0"
#574226
b100010 &
b100010 %
#574230
b10001 &
b10001 %
#574234
b110100 &
b110100 %
#574238
b11010 &
b11010 %
#574242
b1101 &
b1101 %
#574246
b101000 &
b101000 %
#574250
b10100 &
b10100 %
#574254
b1010 &
b1010 %
#574258
b101 &
b101 %
#574262
b10000 &
b10000 %
#574266
b1000 &
b1000 %
#574270
b100 &
b100 %
#574274
b10 &
b10 %
#574278
b1 &
1#
b1 %
#574282
b0 &
b0 %
0#
0$
#1633016
b100 !
1"
#1633018
b100 &
b100 %
1$
#1633019
0"
#1633022
b10 &
b10 %
#1633026
b1 &
b1 %
1#
#1633030
b0 &
0#
b0 %
0$
#2560753
b1001 !
1"
#2560754
b1001 &
b1001 %
1$
#2560755
0"
#2560758
b11100 &
b11100 %
#2560762
b1110 &
b1110 %
#2560766
b111 &
b111 %
#2560770
b10110 &
b10110 %
#2560774
b1011 &
b1011 %
#2560778
b100010 &
b100010 %
#2560782
b10001 &
b10001 %
#2560786
b110100 &
b110100 %
#2560790
b11010 &
b11010 %
#2560794
b1101 &
b1101 %
#2560798
b101000 &
b101000 %
#2560802
b10100 &
b10100 %
#2560806
b1010 &
b1010 %
#2560810
b101 &
b101 %
#2560814
b10000 &
b10000 %
#2560818
b1000 &
b1000 %
#2560822
b100 &
b100 %
#2560826
b10 &
b10 %
#2560830
b1 &
1#
b1 %
#2560834
b0 &
b0 %
0#
0$
#4500012
