// SPDX-License-Identifier: GPL-2.0
/*
 * omini 16a1q CMOS Image Sensor Driver
 *
 * Copyright (C) 2019 FRAMOS GmbH.
 *
 * Copyright (C) 2019 Linaro Ltd.
 * Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
 */
#include <linux/version.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/i2c.h>
#include <linux/module.h>
#include <linux/pm_runtime.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>
#include <media/media-entity.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-device.h>
#include <media/v4l2-fwnode.h>
#include <media/v4l2-subdev.h>
#include <linux/of_platform.h>
#include <linux/of_graph.h>
#include <linux/of_gpio.h>

#include "../include/mclk_api.h"

#define OV16A1Q_GAIN	   0x3508
#define OV16A1Q_GAIN_L		 0x3509
#define OV16A1Q_EXPOSURE   0x3501
#define OV16A1Q_EXPOSURE_L	 0x3502
#define OV16A1Q_ID		   0x6c4220
//0x530841

#define AML_SENSOR_NAME  "ov16a1q-%u"

//#define HDR_30FPS_1440M
#define SDR_30FPS_756M
#define SDR_60FPS_1572M
#define SDR_120FPS_1572M


struct ov16a1q_regval {
	u16 reg;
	u8 val;
};

struct ov16a1q_mode {
	u32 width;
	u32 height;
	u32 hmax;
	u32 link_freq_index;

	const struct ov16a1q_regval *data;
	u32 data_size;
};

struct ov16a1q {
	int index;
	struct device *dev;
	struct clk *xclk;
	struct regmap *regmap;
	u8 nlanes;
	u8 bpp;
	u32 enWDRMode;
	u8 i2c_addr;

	struct i2c_client *client;
	struct v4l2_subdev sd;
	struct v4l2_fwnode_endpoint ep;
	struct media_pad pad;
	struct v4l2_mbus_framefmt current_format;
	const struct ov16a1q_mode *current_mode;

	struct gpio_desc *rst_gpio;
	struct gpio_desc *pwdn_gpio;
	struct gpio_desc *power_gpio;

	struct v4l2_ctrl_handler ctrls;
	struct v4l2_ctrl *link_freq;
	struct v4l2_ctrl *pixel_rate;
	struct v4l2_ctrl *wdr;
	struct v4l2_ctrl *address;

	int status;
	struct mutex lock;
};

struct ov16a1q_pixfmt {
	u32 code;
	u32 min_width;
	u32 max_width;
	u32 min_height;
	u32 max_height;
	u8 bpp;
};

static const struct ov16a1q_pixfmt ov16a1q_formats[] = {
	{ MEDIA_BUS_FMT_SBGGR10_1X10, 2304, 2304, 1748, 1748, 10 },
};

static const struct regmap_config ov16a1q_regmap_config = {
	.reg_bits = 16,
	.val_bits = 8,
	.cache_type = REGCACHE_RBTREE,
};

static const u8 ov16a1q_i2c_address[2] = {
	0x10,
};


#ifdef SDR_30FPS_756M
struct ov16a1q_regval setting_2328_1748_4lane_756m_30fps[] = {
	{0x0103, 0x01},
	{0x0102, 0x00},
	{0x0301, 0x48},
	{0x0302, 0x31},
	{0x0303, 0x04},
	{0x0305, 0xc2},
	{0x0306, 0x00},
	{0x0320, 0x02},
	{0x0323, 0x04},
	{0x0326, 0xd8},
	{0x0327, 0x0b},
	{0x0329, 0x01},
	{0x0343, 0x04},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x0346, 0xc0},
	{0x034a, 0x07},
	{0x300e, 0x22},
	{0x3012, 0x41},
	{0x3016, 0xd2},
	{0x3018, 0x70},
	{0x301e, 0x98},
	{0x3025, 0x03},
	{0x3026, 0x10},
	{0x3027, 0x08},
	{0x3102, 0x00},
	{0x3400, 0x04},
	{0x3406, 0x04},
	{0x3408, 0x04},
	{0x3421, 0x09},
	{0x3422, 0x20},
	{0x3423, 0x15},
	{0x3424, 0x40},
	{0x3425, 0x14},
	{0x3426, 0x04},
	{0x3504, 0x08},
	{0x3508, 0x01},
	{0x3509, 0x00},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3548, 0x01},
	{0x3549, 0x00},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x3600, 0xff},
	{0x3602, 0x42},
	{0x3603, 0x7b},
	{0x3608, 0x9b},
	{0x360a, 0x69},
	{0x360b, 0x53},
	{0x3618, 0xc0},
	{0x361a, 0x8b},
	{0x361d, 0x20},
	{0x361e, 0x30},
	{0x361f, 0x01},
	{0x3620, 0x89},
	{0x3624, 0x8f},
	{0x3629, 0x09},
	{0x362e, 0x50},
	{0x3631, 0xe2},
	{0x3632, 0xe2},
	{0x3634, 0x10},
	{0x3635, 0x10},
	{0x3636, 0x10},
	{0x3639, 0xa6},
	{0x363a, 0xaa},
	{0x363b, 0x0c},
	{0x363c, 0x16},
	{0x363d, 0x29},
	{0x363e, 0x4f},
	{0x3642, 0xa8},
	{0x3652, 0x00},
	{0x3653, 0x00},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3657, 0x8e},
	{0x3660, 0x80},
	{0x3663, 0x00},
	{0x3664, 0x00},
	{0x3668, 0x05},
	{0x3669, 0x05},
	{0x370d, 0x10},
	{0x370e, 0x05},
	{0x370f, 0x10},
	{0x3711, 0x01},
	{0x3712, 0x09},
	{0x3713, 0x40},
	{0x3714, 0xe4},
	{0x3716, 0x04},
	{0x3717, 0x01},
	{0x3718, 0x02},
	{0x3719, 0x01},
	{0x371a, 0x02},
	{0x371b, 0x02},
	{0x371c, 0x01},
	{0x371d, 0x02},
	{0x371e, 0x12},
	{0x371f, 0x02},
	{0x3720, 0x14},
	{0x3721, 0x12},
	{0x3722, 0x44},
	{0x3723, 0x60},
	{0x372f, 0x34},
	{0x3726, 0x21},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x08},
	{0x3808, 0x12},
	{0x3809, 0x30},
	{0x380a, 0x0d},
	{0x380b, 0xa8},
	{0x380c, 0x03},
	{0x380d, 0x52},
	{0x380e, 0x0f},
	{0x380f, 0x51},
	{0x3814, 0x11},
	{0x3815, 0x11},
	{0x3820, 0x00},
	{0x3821, 0x06},
	{0x3822, 0x00},
	{0x3823, 0x04},
	{0x3837, 0x10},
	{0x383c, 0x34},
	{0x383d, 0xff},
	{0x383e, 0x0d},
	{0x383f, 0x22},
	{0x3857, 0x00},
	{0x388f, 0x00},
	{0x3890, 0x00},
	{0x3891, 0x00},
	{0x3d81, 0x10},
	{0x3d83, 0x0c},
	{0x3d84, 0x00},
	{0x3d85, 0x1b},
	{0x3d88, 0x00},
	{0x3d89, 0x00},
	{0x3d8a, 0x00},
	{0x3d8b, 0x01},
	{0x3d8c, 0x77},
	{0x3d8d, 0xa0},
	{0x3f00, 0x02},
	{0x3f0c, 0x07},
	{0x3f0d, 0x2f},
	{0x4012, 0x0d},
	{0x4015, 0x04},
	{0x4016, 0x1b},
	{0x4017, 0x04},
	{0x4018, 0x0b},
	{0x401b, 0x1f},
	{0x401e, 0x01},
	{0x401f, 0x38},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xb4},
	{0x4586, 0x00},
	{0x4588, 0x02},
	{0x4640, 0x01},
	{0x4641, 0x04},
	{0x4643, 0x00},
	{0x4645, 0x03},
	{0x4806, 0x40},
	{0x480e, 0x00},
	{0x4815, 0x2b},
	{0x481b, 0x3c},
	{0x4833, 0x18},
	{0x4837, 0x08},
	{0x484b, 0x07},
	{0x4850, 0x41},
	{0x4860, 0x00},
	{0x4861, 0xec},
	{0x4864, 0x00},
	{0x4883, 0x00},
	{0x4888, 0x10},
	{0x4a00, 0x10},
	{0x4e00, 0x00},
	{0x4e01, 0x04},
	{0x4e02, 0x01},
	{0x4e03, 0x00},
	{0x4e04, 0x08},
	{0x4e05, 0x04},
	{0x4e06, 0x00},
	{0x4e07, 0x13},
	{0x4e08, 0x01},
	{0x4e09, 0x00},
	{0x4e0a, 0x15},
	{0x4e0b, 0x0e},
	{0x4e0c, 0x00},
	{0x4e0d, 0x17},
	{0x4e0e, 0x07},
	{0x4e0f, 0x00},
	{0x4e10, 0x19},
	{0x4e11, 0x06},
	{0x4e12, 0x00},
	{0x4e13, 0x1b},
	{0x4e14, 0x08},
	{0x4e15, 0x00},
	{0x4e16, 0x1f},
	{0x4e17, 0x08},
	{0x4e18, 0x00},
	{0x4e19, 0x21},
	{0x4e1a, 0x0e},
	{0x4e1b, 0x00},
	{0x4e1c, 0x2d},
	{0x4e1d, 0x30},
	{0x4e1e, 0x00},
	{0x4e1f, 0x6a},
	{0x4e20, 0x05},
	{0x4e21, 0x00},
	{0x4e22, 0x6c},
	{0x4e23, 0x05},
	{0x4e24, 0x00},
	{0x4e25, 0x6e},
	{0x4e26, 0x39},
	{0x4e27, 0x00},
	{0x4e28, 0x7a},
	{0x4e29, 0x6d},
	{0x4e2a, 0x00},
	{0x4e2b, 0x00},
	{0x4e2c, 0x00},
	{0x4e2d, 0x00},
	{0x4e2e, 0x00},
	{0x4e2f, 0x00},
	{0x4e30, 0x00},
	{0x4e31, 0x00},
	{0x4e32, 0x00},
	{0x4e33, 0x00},
	{0x4e34, 0x00},
	{0x4e35, 0x00},
	{0x4e36, 0x00},
	{0x4e37, 0x00},
	{0x4e38, 0x00},
	{0x4e39, 0x00},
	{0x4e3a, 0x00},
	{0x4e3b, 0x00},
	{0x4e3c, 0x00},
	{0x4e3d, 0x00},
	{0x4e3e, 0x00},
	{0x4e3f, 0x00},
	{0x4e40, 0x00},
	{0x4e41, 0x00},
	{0x4e42, 0x00},
	{0x4e43, 0x00},
	{0x4e44, 0x00},
	{0x4e45, 0x00},
	{0x4e46, 0x00},
	{0x4e47, 0x00},
	{0x4e48, 0x00},
	{0x4e49, 0x00},
	{0x4e4a, 0x00},
	{0x4e4b, 0x00},
	{0x4e4c, 0x00},
	{0x4e4d, 0x00},
	{0x4e4e, 0x00},
	{0x4e4f, 0x00},
	{0x4e50, 0x00},
	{0x4e51, 0x00},
	{0x4e52, 0x00},
	{0x4e53, 0x00},
	{0x4e54, 0x00},
	{0x4e55, 0x00},
	{0x4e56, 0x00},
	{0x4e57, 0x00},
	{0x4e58, 0x00},
	{0x4e59, 0x00},
	{0x4e5a, 0x00},
	{0x4e5b, 0x00},
	{0x4e5c, 0x00},
	{0x4e5d, 0x00},
	{0x4e5e, 0x00},
	{0x4e5f, 0x00},
	{0x4e60, 0x00},
	{0x4e61, 0x00},
	{0x4e62, 0x00},
	{0x4e63, 0x00},
	{0x4e64, 0x00},
	{0x4e65, 0x00},
	{0x4e66, 0x00},
	{0x4e67, 0x00},
	{0x4e68, 0x00},
	{0x4e69, 0x00},
	{0x4e6a, 0x00},
	{0x4e6b, 0x00},
	{0x4e6c, 0x00},
	{0x4e6d, 0x00},
	{0x4e6e, 0x00},
	{0x4e6f, 0x00},
	{0x4e70, 0x00},
	{0x4e71, 0x00},
	{0x4e72, 0x00},
	{0x4e73, 0x00},
	{0x4e74, 0x00},
	{0x4e75, 0x00},
	{0x4e76, 0x00},
	{0x4e77, 0x00},
	{0x4e78, 0x1c},
	{0x4e79, 0x1e},
	{0x4e7a, 0x00},
	{0x4e7b, 0x00},
	{0x4e7c, 0x2c},
	{0x4e7d, 0x2f},
	{0x4e7e, 0x79},
	{0x4e7f, 0x7b},
	{0x4e80, 0x0a},
	{0x4e81, 0x31},
	{0x4e82, 0x66},
	{0x4e83, 0x81},
	{0x4e84, 0x03},
	{0x4e85, 0x40},
	{0x4e86, 0x02},
	{0x4e87, 0x09},
	{0x4e88, 0x43},
	{0x4e89, 0x53},
	{0x4e8a, 0x32},
	{0x4e8b, 0x67},
	{0x4e8c, 0x05},
	{0x4e8d, 0x83},
	{0x4e8e, 0x00},
	{0x4e8f, 0x00},
	{0x4e90, 0x00},
	{0x4e91, 0x00},
	{0x4e92, 0x00},
	{0x4e93, 0x00},
	{0x4e94, 0x00},
	{0x4e95, 0x00},
	{0x4e96, 0x00},
	{0x4e97, 0x00},
	{0x4e98, 0x00},
	{0x4e99, 0x00},
	{0x4e9a, 0x00},
	{0x4e9b, 0x00},
	{0x4e9c, 0x00},
	{0x4e9d, 0x00},
	{0x4e9e, 0x00},
	{0x4e9f, 0x00},
	{0x4ea0, 0x00},
	{0x4ea1, 0x00},
	{0x4ea2, 0x00},
	{0x4ea3, 0x00},
	{0x4ea4, 0x00},
	{0x4ea5, 0x00},
	{0x4ea6, 0x1e},
	{0x4ea7, 0x20},
	{0x4ea8, 0x32},
	{0x4ea9, 0x6d},
	{0x4eaa, 0x18},
	{0x4eab, 0x7f},
	{0x4eac, 0x00},
	{0x4ead, 0x00},
	{0x4eae, 0x7c},
	{0x4eaf, 0x07},
	{0x4eb0, 0x7c},
	{0x4eb1, 0x07},
	{0x4eb2, 0x07},
	{0x4eb3, 0x1c},
	{0x4eb4, 0x07},
	{0x4eb5, 0x1c},
	{0x4eb6, 0x07},
	{0x4eb7, 0x1c},
	{0x4eb8, 0x07},
	{0x4eb9, 0x1c},
	{0x4eba, 0x07},
	{0x4ebb, 0x14},
	{0x4ebc, 0x07},
	{0x4ebd, 0x1c},
	{0x4ebe, 0x07},
	{0x4ebf, 0x1c},
	{0x4ec0, 0x07},
	{0x4ec1, 0x1c},
	{0x4ec2, 0x07},
	{0x4ec3, 0x1c},
	{0x4ec4, 0x2c},
	{0x4ec5, 0x2f},
	{0x4ec6, 0x79},
	{0x4ec7, 0x7b},
	{0x4ec8, 0x7c},
	{0x4ec9, 0x07},
	{0x4eca, 0x7c},
	{0x4ecb, 0x07},
	{0x4ecc, 0x00},
	{0x4ecd, 0x00},
	{0x4ece, 0x07},
	{0x4ecf, 0x31},
	{0x4ed0, 0x69},
	{0x4ed1, 0x7f},
	{0x4ed2, 0x67},
	{0x4ed3, 0x00},
	{0x4ed4, 0x00},
	{0x4ed5, 0x00},
	{0x4ed6, 0x7c},
	{0x4ed7, 0x07},
	{0x4ed8, 0x7c},
	{0x4ed9, 0x07},
	{0x4eda, 0x33},
	{0x4edb, 0x7f},
	{0x4edc, 0x00},
	{0x4edd, 0x16},
	{0x4ede, 0x00},
	{0x4edf, 0x00},
	{0x4ee0, 0x32},
	{0x4ee1, 0x70},
	{0x4ee2, 0x01},
	{0x4ee3, 0x30},
	{0x4ee4, 0x22},
	{0x4ee5, 0x28},
	{0x4ee6, 0x6f},
	{0x4ee7, 0x75},
	{0x4ee8, 0x00},
	{0x4ee9, 0x00},
	{0x4eea, 0x30},
	{0x4eeb, 0x7f},
	{0x4eec, 0x00},
	{0x4eed, 0x00},
	{0x4eee, 0x00},
	{0x4eef, 0x00},
	{0x4ef0, 0x69},
	{0x4ef1, 0x7f},
	{0x4ef2, 0x07},
	{0x4ef3, 0x30},
	{0x4ef4, 0x32},
	{0x4ef5, 0x09},
	{0x4ef6, 0x7d},
	{0x4ef7, 0x65},
	{0x4ef8, 0x00},
	{0x4ef9, 0x00},
	{0x4efa, 0x00},
	{0x4efb, 0x00},
	{0x4efc, 0x7f},
	{0x4efd, 0x09},
	{0x4efe, 0x7f},
	{0x4eff, 0x09},
	{0x4f00, 0x1e},
	{0x4f01, 0x7c},
	{0x4f02, 0x7f},
	{0x4f03, 0x09},
	{0x4f04, 0x7f},
	{0x4f05, 0x0b},
	{0x4f06, 0x7c},
	{0x4f07, 0x02},
	{0x4f08, 0x7c},
	{0x4f09, 0x02},
	{0x4f0a, 0x32},
	{0x4f0b, 0x64},
	{0x4f0c, 0x32},
	{0x4f0d, 0x64},
	{0x4f0e, 0x32},
	{0x4f0f, 0x64},
	{0x4f10, 0x32},
	{0x4f11, 0x64},
	{0x4f12, 0x31},
	{0x4f13, 0x4f},
	{0x4f14, 0x83},
	{0x4f15, 0x84},
	{0x4f16, 0x63},
	{0x4f17, 0x64},
	{0x4f18, 0x83},
	{0x4f19, 0x84},
	{0x4f1a, 0x31},
	{0x4f1b, 0x32},
	{0x4f1c, 0x7b},
	{0x4f1d, 0x7c},
	{0x4f1e, 0x2f},
	{0x4f1f, 0x30},
	{0x4f20, 0x30},
	{0x4f21, 0x69},
	{0x4d06, 0x08},
	{0x5000, 0x01},
	{0x5001, 0x40},
	{0x5002, 0x53},
	{0x5003, 0x42},
	{0x5004, 0x08},
	{0x5005, 0x00},
	{0x5012, 0x60},
	{0x5038, 0x00},
	{0x5081, 0x00},
	{0x5180, 0x00},
	{0x5181, 0x10},
	{0x5182, 0x07},
	{0x5183, 0x8f},
	{0x5184, 0x03},
	{0x5208, 0xC2},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x58cb, 0x03},
	{0x5bd0, 0x15},
	{0x5bd1, 0x02},
	{0x5c0e, 0x11},
	{0x5c11, 0x00},
	{0x5c16, 0x02},
	{0x5c17, 0x01},
	{0x5c1a, 0x04},
	{0x5c1b, 0x03},
	{0x5c21, 0x10},
	{0x5c22, 0x10},
	{0x5c23, 0x04},
	{0x5c24, 0x0c},
	{0x5c25, 0x04},
	{0x5c26, 0x0c},
	{0x5c27, 0x04},
	{0x5c28, 0x0c},
	{0x5c29, 0x04},
	{0x5c2a, 0x0c},
	{0x5c2b, 0x01},
	{0x5c2c, 0x01},
	{0x5c2e, 0x08},
	{0x5c30, 0x04},
	{0x5c35, 0x03},
	{0x5c36, 0x03},
	{0x5c37, 0x03},
	{0x5c38, 0x03},
	{0x5d00, 0xff},
	{0x5d01, 0x0f},
	{0x5d02, 0x80},
	{0x5d03, 0x44},
	{0x5d05, 0xfc},
	{0x5d06, 0x0b},
	{0x5d08, 0x10},
	{0x5d09, 0x10},
	{0x5d0a, 0x04},
	{0x5d0b, 0x0c},
	{0x5d0c, 0x04},
	{0x5d0d, 0x0c},
	{0x5d0e, 0x04},
	{0x5d0f, 0x0c},
	{0x5d10, 0x04},
	{0x5d11, 0x0c},
	{0x5d12, 0x01},
	{0x5d13, 0x01},
	{0x5d15, 0x10},
	{0x5d16, 0x10},
	{0x5d17, 0x10},
	{0x5d18, 0x10},
	{0x5d1a, 0x10},
	{0x5d1b, 0x10},
	{0x5d1c, 0x10},
	{0x5d1d, 0x10},
	{0x5d1e, 0x04},
	{0x5d1f, 0x04},
	{0x5d20, 0x04},
	{0x5d27, 0x64},
	{0x5d28, 0xc8},
	{0x5d29, 0x96},
	{0x5d2a, 0xff},
	{0x5d2b, 0xc8},
	{0x5d2c, 0xff},
	{0x5d2d, 0x04},
	{0x5d34, 0x00},
	{0x5d35, 0x08},
	{0x5d36, 0x00},
	{0x5d37, 0x04},
	{0x5d4a, 0x00},
	{0x5d4c, 0x00},
	{0x0305, 0x7a},
	{0x0307, 0x01},
	{0x4837, 0x15},
	{0x0329, 0x01},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x034a, 0x07},
	{0x3608, 0x75},
	{0x360a, 0x69},
	{0x361a, 0x8b},
	{0x361e, 0x30},
	{0x3639, 0x93},
	{0x363a, 0x99},
	{0x3642, 0x98},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3663, 0x00},
	{0x370e, 0x05},
	{0x3712, 0x08},
	{0x3713, 0xc0},
	{0x3714, 0xe2},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x04},
	{0x3808, 0x09},
	{0x3809, 0x18},
	{0x380a, 0x06},
	{0x380b, 0xd4},
	{0x380c, 0x03},
	{0x380d, 0x52},
	{0x380e, 0x0f},
	{0x380f, 0x50},
	{0x3814, 0x22},
	{0x3815, 0x22},
	{0x3820, 0x01},
	{0x3821, 0x0c},
	{0x3822, 0x00},
	{0x383c, 0x22},
	{0x383f, 0x33},
	{0x4015, 0x02},
	{0x4016, 0x0d},
	{0x4017, 0x00},
	{0x4018, 0x07},
	{0x401b, 0x1f},
	{0x401f, 0xfe},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xe4},
	{0x4e05, 0x04},
	{0x4e11, 0x06},
	{0x4e1d, 0x25},
	{0x4e26, 0x44},
	{0x4e29, 0x6d},
	{0x5000, 0x09},
	{0x5001, 0x42},
	{0x5003, 0x42},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x5bd0, 0x19},
	{0x5c0e, 0x13},
	{0x5c11, 0x00},
	{0x5c16, 0x01},
	{0x5c17, 0x00},
	{0x5c1a, 0x00},
	{0x5c1b, 0x00},
	{0x5c21, 0x08},
	{0x5c22, 0x08},
	{0x5c23, 0x02},
	{0x5c24, 0x06},
	{0x5c25, 0x02},
	{0x5c26, 0x06},
	{0x5c27, 0x02},
	{0x5c28, 0x06},
	{0x5c29, 0x02},
	{0x5c2a, 0x06},
	{0x5c2b, 0x00},
	{0x5c2c, 0x00},
	{0x5d01, 0x07},
	{0x5d08, 0x08},
	{0x5d09, 0x08},
	{0x5d0a, 0x02},
	{0x5d0b, 0x06},
	{0x5d0c, 0x02},
	{0x5d0d, 0x06},
	{0x5d0e, 0x02},
	{0x5d0f, 0x06},
	{0x5d10, 0x02},
	{0x5d11, 0x06},
	{0x5d12, 0x00},
	{0x5d13, 0x00},
	{0x3500, 0x00},
	{0x3501, 0x0f},
	{0x3502, 0x48},
	{0x3508, 0x01},
	{0x3509, 0x00},
	//{0x0100, 0x01},
};
#endif

#ifdef SDR_60FPS_1572M
struct ov16a1q_regval setting_2328_1748_4lane_1527m_60fps[] = {
	{0x0103, 0x01},
	{0x0102, 0x00},
	{0x0301, 0x48},
	{0x0302, 0x31},
	{0x0303, 0x04},
	{0x0305, 0xc2},
	{0x0306, 0x00},
	{0x0320, 0x02},
	{0x0323, 0x04},
	{0x0326, 0xd8},
	{0x0327, 0x0b},
	{0x0329, 0x01},
	{0x0343, 0x04},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x0346, 0xc0},
	{0x034a, 0x07},
	{0x300e, 0x22},
	{0x3012, 0x41},
	{0x3016, 0xd2},
	{0x3018, 0x70},
	{0x301e, 0x98},
	{0x3025, 0x03},
	{0x3026, 0x10},
	{0x3027, 0x08},
	{0x3102, 0x00},
	{0x3400, 0x04},
	{0x3406, 0x04},
	{0x3408, 0x04},
	{0x3421, 0x09},
	{0x3422, 0x20},
	{0x3423, 0x15},
	{0x3424, 0x40},
	{0x3425, 0x14},
	{0x3426, 0x04},
	{0x3504, 0x08},
	{0x3508, 0x01},
	{0x3509, 0x00},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3548, 0x01},
	{0x3549, 0x00},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x3600, 0xff},
	{0x3602, 0x42},
	{0x3603, 0x7b},
	{0x3608, 0x9b},
	{0x360a, 0x69},
	{0x360b, 0x53},
	{0x3618, 0xc0},
	{0x361a, 0x8b},
	{0x361d, 0x20},
	{0x361e, 0x30},
	{0x361f, 0x01},
	{0x3620, 0x89},
	{0x3624, 0x8f},
	{0x3629, 0x09},
	{0x362e, 0x50},
	{0x3631, 0xe2},
	{0x3632, 0xe2},
	{0x3634, 0x10},
	{0x3635, 0x10},
	{0x3636, 0x10},
	{0x3639, 0xa6},
	{0x363a, 0xaa},
	{0x363b, 0x0c},
	{0x363c, 0x16},
	{0x363d, 0x29},
	{0x363e, 0x4f},
	{0x3642, 0xa8},
	{0x3652, 0x00},
	{0x3653, 0x00},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3657, 0x8e},
	{0x3660, 0x80},
	{0x3663, 0x00},
	{0x3664, 0x00},
	{0x3668, 0x05},
	{0x3669, 0x05},
	{0x370d, 0x10},
	{0x370e, 0x05},
	{0x370f, 0x10},
	{0x3711, 0x01},
	{0x3712, 0x09},
	{0x3713, 0x40},
	{0x3714, 0xe4},
	{0x3716, 0x04},
	{0x3717, 0x01},
	{0x3718, 0x02},
	{0x3719, 0x01},
	{0x371a, 0x02},
	{0x371b, 0x02},
	{0x371c, 0x01},
	{0x371d, 0x02},
	{0x371e, 0x12},
	{0x371f, 0x02},
	{0x3720, 0x14},
	{0x3721, 0x12},
	{0x3722, 0x44},
	{0x3723, 0x60},
	{0x372f, 0x34},
	{0x3726, 0x21},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x08},
	{0x3808, 0x12},
	{0x3809, 0x30},
	{0x380a, 0x0d},
	{0x380b, 0xa8},
	{0x380c, 0x03},
	{0x380d, 0x52},
	{0x380e, 0x0f},
	{0x380f, 0x51},
	{0x3814, 0x11},
	{0x3815, 0x11},
	{0x3820, 0x00},
	{0x3821, 0x06},
	{0x3822, 0x00},
	{0x3823, 0x04},
	{0x3837, 0x10},
	{0x383c, 0x34},
	{0x383d, 0xff},
	{0x383e, 0x0d},
	{0x383f, 0x22},
	{0x3857, 0x00},
	{0x388f, 0x00},
	{0x3890, 0x00},
	{0x3891, 0x00},
	{0x3d81, 0x10},
	{0x3d83, 0x0c},
	{0x3d84, 0x00},
	{0x3d85, 0x1b},
	{0x3d88, 0x00},
	{0x3d89, 0x00},
	{0x3d8a, 0x00},
	{0x3d8b, 0x01},
	{0x3d8c, 0x77},
	{0x3d8d, 0xa0},
	{0x3f00, 0x02},
	{0x3f0c, 0x07},
	{0x3f0d, 0x2f},
	{0x4012, 0x0d},
	{0x4015, 0x04},
	{0x4016, 0x1b},
	{0x4017, 0x04},
	{0x4018, 0x0b},
	{0x401b, 0x1f},
	{0x401e, 0x01},
	{0x401f, 0x38},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xb4},
	{0x4586, 0x00},
	{0x4588, 0x02},
	{0x4640, 0x01},
	{0x4641, 0x04},
	{0x4643, 0x00},
	{0x4645, 0x03},
	{0x4806, 0x40},
	{0x480e, 0x00},
	{0x4815, 0x2b},
	{0x481b, 0x3c},
	{0x4833, 0x18},
	{0x4837, 0x08},
	{0x484b, 0x07},
	{0x4850, 0x41},
	{0x4860, 0x00},
	{0x4861, 0xec},
	{0x4864, 0x00},
	{0x4883, 0x00},
	{0x4888, 0x10},
	{0x4a00, 0x10},
	{0x4e00, 0x00},
	{0x4e01, 0x04},
	{0x4e02, 0x01},
	{0x4e03, 0x00},
	{0x4e04, 0x08},
	{0x4e05, 0x04},
	{0x4e06, 0x00},
	{0x4e07, 0x13},
	{0x4e08, 0x01},
	{0x4e09, 0x00},
	{0x4e0a, 0x15},
	{0x4e0b, 0x0e},
	{0x4e0c, 0x00},
	{0x4e0d, 0x17},
	{0x4e0e, 0x07},
	{0x4e0f, 0x00},
	{0x4e10, 0x19},
	{0x4e11, 0x06},
	{0x4e12, 0x00},
	{0x4e13, 0x1b},
	{0x4e14, 0x08},
	{0x4e15, 0x00},
	{0x4e16, 0x1f},
	{0x4e17, 0x08},
	{0x4e18, 0x00},
	{0x4e19, 0x21},
	{0x4e1a, 0x0e},
	{0x4e1b, 0x00},
	{0x4e1c, 0x2d},
	{0x4e1d, 0x30},
	{0x4e1e, 0x00},
	{0x4e1f, 0x6a},
	{0x4e20, 0x05},
	{0x4e21, 0x00},
	{0x4e22, 0x6c},
	{0x4e23, 0x05},
	{0x4e24, 0x00},
	{0x4e25, 0x6e},
	{0x4e26, 0x39},
	{0x4e27, 0x00},
	{0x4e28, 0x7a},
	{0x4e29, 0x6d},
	{0x4e2a, 0x00},
	{0x4e2b, 0x00},
	{0x4e2c, 0x00},
	{0x4e2d, 0x00},
	{0x4e2e, 0x00},
	{0x4e2f, 0x00},
	{0x4e30, 0x00},
	{0x4e31, 0x00},
	{0x4e32, 0x00},
	{0x4e33, 0x00},
	{0x4e34, 0x00},
	{0x4e35, 0x00},
	{0x4e36, 0x00},
	{0x4e37, 0x00},
	{0x4e38, 0x00},
	{0x4e39, 0x00},
	{0x4e3a, 0x00},
	{0x4e3b, 0x00},
	{0x4e3c, 0x00},
	{0x4e3d, 0x00},
	{0x4e3e, 0x00},
	{0x4e3f, 0x00},
	{0x4e40, 0x00},
	{0x4e41, 0x00},
	{0x4e42, 0x00},
	{0x4e43, 0x00},
	{0x4e44, 0x00},
	{0x4e45, 0x00},
	{0x4e46, 0x00},
	{0x4e47, 0x00},
	{0x4e48, 0x00},
	{0x4e49, 0x00},
	{0x4e4a, 0x00},
	{0x4e4b, 0x00},
	{0x4e4c, 0x00},
	{0x4e4d, 0x00},
	{0x4e4e, 0x00},
	{0x4e4f, 0x00},
	{0x4e50, 0x00},
	{0x4e51, 0x00},
	{0x4e52, 0x00},
	{0x4e53, 0x00},
	{0x4e54, 0x00},
	{0x4e55, 0x00},
	{0x4e56, 0x00},
	{0x4e57, 0x00},
	{0x4e58, 0x00},
	{0x4e59, 0x00},
	{0x4e5a, 0x00},
	{0x4e5b, 0x00},
	{0x4e5c, 0x00},
	{0x4e5d, 0x00},
	{0x4e5e, 0x00},
	{0x4e5f, 0x00},
	{0x4e60, 0x00},
	{0x4e61, 0x00},
	{0x4e62, 0x00},
	{0x4e63, 0x00},
	{0x4e64, 0x00},
	{0x4e65, 0x00},
	{0x4e66, 0x00},
	{0x4e67, 0x00},
	{0x4e68, 0x00},
	{0x4e69, 0x00},
	{0x4e6a, 0x00},
	{0x4e6b, 0x00},
	{0x4e6c, 0x00},
	{0x4e6d, 0x00},
	{0x4e6e, 0x00},
	{0x4e6f, 0x00},
	{0x4e70, 0x00},
	{0x4e71, 0x00},
	{0x4e72, 0x00},
	{0x4e73, 0x00},
	{0x4e74, 0x00},
	{0x4e75, 0x00},
	{0x4e76, 0x00},
	{0x4e77, 0x00},
	{0x4e78, 0x1c},
	{0x4e79, 0x1e},
	{0x4e7a, 0x00},
	{0x4e7b, 0x00},
	{0x4e7c, 0x2c},
	{0x4e7d, 0x2f},
	{0x4e7e, 0x79},
	{0x4e7f, 0x7b},
	{0x4e80, 0x0a},
	{0x4e81, 0x31},
	{0x4e82, 0x66},
	{0x4e83, 0x81},
	{0x4e84, 0x03},
	{0x4e85, 0x40},
	{0x4e86, 0x02},
	{0x4e87, 0x09},
	{0x4e88, 0x43},
	{0x4e89, 0x53},
	{0x4e8a, 0x32},
	{0x4e8b, 0x67},
	{0x4e8c, 0x05},
	{0x4e8d, 0x83},
	{0x4e8e, 0x00},
	{0x4e8f, 0x00},
	{0x4e90, 0x00},
	{0x4e91, 0x00},
	{0x4e92, 0x00},
	{0x4e93, 0x00},
	{0x4e94, 0x00},
	{0x4e95, 0x00},
	{0x4e96, 0x00},
	{0x4e97, 0x00},
	{0x4e98, 0x00},
	{0x4e99, 0x00},
	{0x4e9a, 0x00},
	{0x4e9b, 0x00},
	{0x4e9c, 0x00},
	{0x4e9d, 0x00},
	{0x4e9e, 0x00},
	{0x4e9f, 0x00},
	{0x4ea0, 0x00},
	{0x4ea1, 0x00},
	{0x4ea2, 0x00},
	{0x4ea3, 0x00},
	{0x4ea4, 0x00},
	{0x4ea5, 0x00},
	{0x4ea6, 0x1e},
	{0x4ea7, 0x20},
	{0x4ea8, 0x32},
	{0x4ea9, 0x6d},
	{0x4eaa, 0x18},
	{0x4eab, 0x7f},
	{0x4eac, 0x00},
	{0x4ead, 0x00},
	{0x4eae, 0x7c},
	{0x4eaf, 0x07},
	{0x4eb0, 0x7c},
	{0x4eb1, 0x07},
	{0x4eb2, 0x07},
	{0x4eb3, 0x1c},
	{0x4eb4, 0x07},
	{0x4eb5, 0x1c},
	{0x4eb6, 0x07},
	{0x4eb7, 0x1c},
	{0x4eb8, 0x07},
	{0x4eb9, 0x1c},
	{0x4eba, 0x07},
	{0x4ebb, 0x14},
	{0x4ebc, 0x07},
	{0x4ebd, 0x1c},
	{0x4ebe, 0x07},
	{0x4ebf, 0x1c},
	{0x4ec0, 0x07},
	{0x4ec1, 0x1c},
	{0x4ec2, 0x07},
	{0x4ec3, 0x1c},
	{0x4ec4, 0x2c},
	{0x4ec5, 0x2f},
	{0x4ec6, 0x79},
	{0x4ec7, 0x7b},
	{0x4ec8, 0x7c},
	{0x4ec9, 0x07},
	{0x4eca, 0x7c},
	{0x4ecb, 0x07},
	{0x4ecc, 0x00},
	{0x4ecd, 0x00},
	{0x4ece, 0x07},
	{0x4ecf, 0x31},
	{0x4ed0, 0x69},
	{0x4ed1, 0x7f},
	{0x4ed2, 0x67},
	{0x4ed3, 0x00},
	{0x4ed4, 0x00},
	{0x4ed5, 0x00},
	{0x4ed6, 0x7c},
	{0x4ed7, 0x07},
	{0x4ed8, 0x7c},
	{0x4ed9, 0x07},
	{0x4eda, 0x33},
	{0x4edb, 0x7f},
	{0x4edc, 0x00},
	{0x4edd, 0x16},
	{0x4ede, 0x00},
	{0x4edf, 0x00},
	{0x4ee0, 0x32},
	{0x4ee1, 0x70},
	{0x4ee2, 0x01},
	{0x4ee3, 0x30},
	{0x4ee4, 0x22},
	{0x4ee5, 0x28},
	{0x4ee6, 0x6f},
	{0x4ee7, 0x75},
	{0x4ee8, 0x00},
	{0x4ee9, 0x00},
	{0x4eea, 0x30},
	{0x4eeb, 0x7f},
	{0x4eec, 0x00},
	{0x4eed, 0x00},
	{0x4eee, 0x00},
	{0x4eef, 0x00},
	{0x4ef0, 0x69},
	{0x4ef1, 0x7f},
	{0x4ef2, 0x07},
	{0x4ef3, 0x30},
	{0x4ef4, 0x32},
	{0x4ef5, 0x09},
	{0x4ef6, 0x7d},
	{0x4ef7, 0x65},
	{0x4ef8, 0x00},
	{0x4ef9, 0x00},
	{0x4efa, 0x00},
	{0x4efb, 0x00},
	{0x4efc, 0x7f},
	{0x4efd, 0x09},
	{0x4efe, 0x7f},
	{0x4eff, 0x09},
	{0x4f00, 0x1e},
	{0x4f01, 0x7c},
	{0x4f02, 0x7f},
	{0x4f03, 0x09},
	{0x4f04, 0x7f},
	{0x4f05, 0x0b},
	{0x4f06, 0x7c},
	{0x4f07, 0x02},
	{0x4f08, 0x7c},
	{0x4f09, 0x02},
	{0x4f0a, 0x32},
	{0x4f0b, 0x64},
	{0x4f0c, 0x32},
	{0x4f0d, 0x64},
	{0x4f0e, 0x32},
	{0x4f0f, 0x64},
	{0x4f10, 0x32},
	{0x4f11, 0x64},
	{0x4f12, 0x31},
	{0x4f13, 0x4f},
	{0x4f14, 0x83},
	{0x4f15, 0x84},
	{0x4f16, 0x63},
	{0x4f17, 0x64},
	{0x4f18, 0x83},
	{0x4f19, 0x84},
	{0x4f1a, 0x31},
	{0x4f1b, 0x32},
	{0x4f1c, 0x7b},
	{0x4f1d, 0x7c},
	{0x4f1e, 0x2f},
	{0x4f1f, 0x30},
	{0x4f20, 0x30},
	{0x4f21, 0x69},
	{0x4d06, 0x08},
	{0x5000, 0x01},
	{0x5001, 0x40},
	{0x5002, 0x53},
	{0x5003, 0x42},
	{0x5004, 0x08},
	{0x5005, 0x00},
	{0x5012, 0x60},
	{0x5038, 0x00},
	{0x5081, 0x00},
	{0x5180, 0x00},
	{0x5181, 0x10},
	{0x5182, 0x07},
	{0x5183, 0x8f},
	{0x5184, 0x03},
	{0x5208, 0xC2},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x58cb, 0x03},
	{0x5bd0, 0x15},
	{0x5bd1, 0x02},
	{0x5c0e, 0x11},
	{0x5c11, 0x00},
	{0x5c16, 0x02},
	{0x5c17, 0x01},
	{0x5c1a, 0x04},
	{0x5c1b, 0x03},
	{0x5c21, 0x10},
	{0x5c22, 0x10},
	{0x5c23, 0x04},
	{0x5c24, 0x0c},
	{0x5c25, 0x04},
	{0x5c26, 0x0c},
	{0x5c27, 0x04},
	{0x5c28, 0x0c},
	{0x5c29, 0x04},
	{0x5c2a, 0x0c},
	{0x5c2b, 0x01},
	{0x5c2c, 0x01},
	{0x5c2e, 0x08},
	{0x5c30, 0x04},
	{0x5c35, 0x03},
	{0x5c36, 0x03},
	{0x5c37, 0x03},
	{0x5c38, 0x03},
	{0x5d00, 0xff},
	{0x5d01, 0x0f},
	{0x5d02, 0x80},
	{0x5d03, 0x44},
	{0x5d05, 0xfc},
	{0x5d06, 0x0b},
	{0x5d08, 0x10},
	{0x5d09, 0x10},
	{0x5d0a, 0x04},
	{0x5d0b, 0x0c},
	{0x5d0c, 0x04},
	{0x5d0d, 0x0c},
	{0x5d0e, 0x04},
	{0x5d0f, 0x0c},
	{0x5d10, 0x04},
	{0x5d11, 0x0c},
	{0x5d12, 0x01},
	{0x5d13, 0x01},
	{0x5d15, 0x10},
	{0x5d16, 0x10},
	{0x5d17, 0x10},
	{0x5d18, 0x10},
	{0x5d1a, 0x10},
	{0x5d1b, 0x10},
	{0x5d1c, 0x10},
	{0x5d1d, 0x10},
	{0x5d1e, 0x04},
	{0x5d1f, 0x04},
	{0x5d20, 0x04},
	{0x5d27, 0x64},
	{0x5d28, 0xc8},
	{0x5d29, 0x96},
	{0x5d2a, 0xff},
	{0x5d2b, 0xc8},
	{0x5d2c, 0xff},
	{0x5d2d, 0x04},
	{0x5d34, 0x00},
	{0x5d35, 0x08},
	{0x5d36, 0x00},
	{0x5d37, 0x04},
	{0x5d4a, 0x00},
	{0x5d4c, 0x00},
	{0x0305, 0x89},//diff with 30fps
	{0x0307, 0x00},//diff with 30fps
	{0x4837, 0x0a},//diff with 30fps
	{0x0329, 0x01},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x034a, 0x07},
	{0x3608, 0x75},
	{0x360a, 0x69},
	{0x361a, 0x8b},
	{0x361e, 0x30},
	{0x3639, 0x93},
	{0x363a, 0x99},
	{0x3642, 0x98},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3663, 0x00},
	{0x370e, 0x05},
	{0x3712, 0x08},
	{0x3713, 0xc0},
	{0x3714, 0xe2},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x04},
	{0x3808, 0x09},
	{0x3809, 0x18},
	{0x380a, 0x06},
	{0x380b, 0xd4},
	{0x380c, 0x01},//diff with 30fps
	{0x380d, 0xa9},//diff with 30fps
	{0x380e, 0x0f},
	{0x380f, 0x50},
	{0x3814, 0x22},
	{0x3815, 0x22},
	{0x3820, 0x01},
	{0x3821, 0x0c},
	{0x3822, 0x00},
	{0x383c, 0x22},
	{0x383f, 0x33},
	{0x4015, 0x02},
	{0x4016, 0x0d},
	{0x4017, 0x00},
	{0x4018, 0x07},
	{0x401b, 0x1f},
	{0x401f, 0xfe},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xe4},
	{0x4e05, 0x04},
	{0x4e11, 0x06},
	{0x4e1d, 0x25},
	{0x4e26, 0x44},
	{0x4e29, 0x6d},
	{0x5000, 0x09},
	{0x5001, 0x42},
	{0x5003, 0x42},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x5bd0, 0x19},
	{0x5c0e, 0x13},
	{0x5c11, 0x00},
	{0x5c16, 0x01},
	{0x5c17, 0x00},
	{0x5c1a, 0x00},
	{0x5c1b, 0x00},
	{0x5c21, 0x08},
	{0x5c22, 0x08},
	{0x5c23, 0x02},
	{0x5c24, 0x06},
	{0x5c25, 0x02},
	{0x5c26, 0x06},
	{0x5c27, 0x02},
	{0x5c28, 0x06},
	{0x5c29, 0x02},
	{0x5c2a, 0x06},
	{0x5c2b, 0x00},
	{0x5c2c, 0x00},
	{0x5d01, 0x07},
	{0x5d08, 0x08},
	{0x5d09, 0x08},
	{0x5d0a, 0x02},
	{0x5d0b, 0x06},
	{0x5d0c, 0x02},
	{0x5d0d, 0x06},
	{0x5d0e, 0x02},
	{0x5d0f, 0x06},
	{0x5d10, 0x02},
	{0x5d11, 0x06},
	{0x5d12, 0x00},
	{0x5d13, 0x00},
	{0x3500, 0x00},
	{0x3501, 0x07},//diff with 30fps
	{0x3502, 0x3c},//diff with 30fps
	{0x3508, 0x01},
	{0x3509, 0x00},
	//{0x0100, 0x01},
};
#endif

#ifdef SDR_120FPS_1572M
struct ov16a1q_regval setting_2328_1748_4lane_1527m_120fps[] = {
	{0x0103, 0x01},
	{0x0102, 0x00},
	{0x0301, 0x48},
	{0x0302, 0x31},
	{0x0303, 0x04},
	{0x0305, 0xc2},
	{0x0306, 0x00},
	{0x0320, 0x02},
	{0x0323, 0x04},
	{0x0326, 0xd8},
	{0x0327, 0x0b},
	{0x0329, 0x01},
	{0x0343, 0x04},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x0346, 0xc0},
	{0x034a, 0x07},
	{0x300e, 0x22},
	{0x3012, 0x41},
	{0x3016, 0xd2},
	{0x3018, 0x70},
	{0x301e, 0x98},
	{0x3025, 0x03},
	{0x3026, 0x10},
	{0x3027, 0x08},
	{0x3102, 0x00},
	{0x3400, 0x04},
	{0x3406, 0x04},
	{0x3408, 0x04},
	{0x3421, 0x09},
	{0x3422, 0x20},
	{0x3423, 0x15},
	{0x3424, 0x40},
	{0x3425, 0x14},
	{0x3426, 0x04},
	{0x3504, 0x08},
	{0x3508, 0x01},
	{0x3509, 0x00},
	{0x350a, 0x01},
	{0x350b, 0x00},
	{0x350c, 0x00},
	{0x3548, 0x01},
	{0x3549, 0x00},
	{0x354a, 0x01},
	{0x354b, 0x00},
	{0x354c, 0x00},
	{0x3600, 0xff},
	{0x3602, 0x42},
	{0x3603, 0x7b},
	{0x3608, 0x9b},
	{0x360a, 0x69},
	{0x360b, 0x53},
	{0x3618, 0xc0},
	{0x361a, 0x8b},
	{0x361d, 0x20},
	{0x361e, 0x30},
	{0x361f, 0x01},
	{0x3620, 0x89},
	{0x3624, 0x8f},
	{0x3629, 0x09},
	{0x362e, 0x50},
	{0x3631, 0xe2},
	{0x3632, 0xe2},
	{0x3634, 0x10},
	{0x3635, 0x10},
	{0x3636, 0x10},
	{0x3639, 0xa6},
	{0x363a, 0xaa},
	{0x363b, 0x0c},
	{0x363c, 0x16},
	{0x363d, 0x29},
	{0x363e, 0x4f},
	{0x3642, 0xa8},
	{0x3652, 0x00},
	{0x3653, 0x00},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3657, 0x8e},
	{0x3660, 0x80},
	{0x3663, 0x00},
	{0x3664, 0x00},
	{0x3668, 0x05},
	{0x3669, 0x05},
	{0x370d, 0x10},
	{0x370e, 0x05},
	{0x370f, 0x10},
	{0x3711, 0x01},
	{0x3712, 0x09},
	{0x3713, 0x40},
	{0x3714, 0xe4},
	{0x3716, 0x04},
	{0x3717, 0x01},
	{0x3718, 0x02},
	{0x3719, 0x01},
	{0x371a, 0x02},
	{0x371b, 0x02},
	{0x371c, 0x01},
	{0x371d, 0x02},
	{0x371e, 0x12},
	{0x371f, 0x02},
	{0x3720, 0x14},
	{0x3721, 0x12},
	{0x3722, 0x44},
	{0x3723, 0x60},
	{0x372f, 0x34},
	{0x3726, 0x21},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x08},
	{0x3808, 0x12},
	{0x3809, 0x30},
	{0x380a, 0x0d},
	{0x380b, 0xa8},
	{0x380c, 0x03},
	{0x380d, 0x52},
	{0x380e, 0x0f},
	{0x380f, 0x51},
	{0x3814, 0x11},
	{0x3815, 0x11},
	{0x3820, 0x00},
	{0x3821, 0x06},
	{0x3822, 0x00},
	{0x3823, 0x04},
	{0x3837, 0x10},
	{0x383c, 0x34},
	{0x383d, 0xff},
	{0x383e, 0x0d},
	{0x383f, 0x22},
	{0x3857, 0x00},
	{0x388f, 0x00},
	{0x3890, 0x00},
	{0x3891, 0x00},
	{0x3d81, 0x10},
	{0x3d83, 0x0c},
	{0x3d84, 0x00},
	{0x3d85, 0x1b},
	{0x3d88, 0x00},
	{0x3d89, 0x00},
	{0x3d8a, 0x00},
	{0x3d8b, 0x01},
	{0x3d8c, 0x77},
	{0x3d8d, 0xa0},
	{0x3f00, 0x02},
	{0x3f0c, 0x07},
	{0x3f0d, 0x2f},
	{0x4012, 0x0d},
	{0x4015, 0x04},
	{0x4016, 0x1b},
	{0x4017, 0x04},
	{0x4018, 0x0b},
	{0x401b, 0x1f},
	{0x401e, 0x01},
	{0x401f, 0x38},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xb4},
	{0x4586, 0x00},
	{0x4588, 0x02},
	{0x4640, 0x01},
	{0x4641, 0x04},
	{0x4643, 0x00},
	{0x4645, 0x03},
	{0x4806, 0x40},
	{0x480e, 0x00},
	{0x4815, 0x2b},
	{0x481b, 0x3c},
	{0x4833, 0x18},
	{0x4837, 0x08},
	{0x484b, 0x07},
	{0x4850, 0x41},
	{0x4860, 0x00},
	{0x4861, 0xec},
	{0x4864, 0x00},
	{0x4883, 0x00},
	{0x4888, 0x10},
	{0x4a00, 0x10},
	{0x4e00, 0x00},
	{0x4e01, 0x04},
	{0x4e02, 0x01},
	{0x4e03, 0x00},
	{0x4e04, 0x08},
	{0x4e05, 0x04},
	{0x4e06, 0x00},
	{0x4e07, 0x13},
	{0x4e08, 0x01},
	{0x4e09, 0x00},
	{0x4e0a, 0x15},
	{0x4e0b, 0x0e},
	{0x4e0c, 0x00},
	{0x4e0d, 0x17},
	{0x4e0e, 0x07},
	{0x4e0f, 0x00},
	{0x4e10, 0x19},
	{0x4e11, 0x06},
	{0x4e12, 0x00},
	{0x4e13, 0x1b},
	{0x4e14, 0x08},
	{0x4e15, 0x00},
	{0x4e16, 0x1f},
	{0x4e17, 0x08},
	{0x4e18, 0x00},
	{0x4e19, 0x21},
	{0x4e1a, 0x0e},
	{0x4e1b, 0x00},
	{0x4e1c, 0x2d},
	{0x4e1d, 0x30},
	{0x4e1e, 0x00},
	{0x4e1f, 0x6a},
	{0x4e20, 0x05},
	{0x4e21, 0x00},
	{0x4e22, 0x6c},
	{0x4e23, 0x05},
	{0x4e24, 0x00},
	{0x4e25, 0x6e},
	{0x4e26, 0x39},
	{0x4e27, 0x00},
	{0x4e28, 0x7a},
	{0x4e29, 0x6d},
	{0x4e2a, 0x00},
	{0x4e2b, 0x00},
	{0x4e2c, 0x00},
	{0x4e2d, 0x00},
	{0x4e2e, 0x00},
	{0x4e2f, 0x00},
	{0x4e30, 0x00},
	{0x4e31, 0x00},
	{0x4e32, 0x00},
	{0x4e33, 0x00},
	{0x4e34, 0x00},
	{0x4e35, 0x00},
	{0x4e36, 0x00},
	{0x4e37, 0x00},
	{0x4e38, 0x00},
	{0x4e39, 0x00},
	{0x4e3a, 0x00},
	{0x4e3b, 0x00},
	{0x4e3c, 0x00},
	{0x4e3d, 0x00},
	{0x4e3e, 0x00},
	{0x4e3f, 0x00},
	{0x4e40, 0x00},
	{0x4e41, 0x00},
	{0x4e42, 0x00},
	{0x4e43, 0x00},
	{0x4e44, 0x00},
	{0x4e45, 0x00},
	{0x4e46, 0x00},
	{0x4e47, 0x00},
	{0x4e48, 0x00},
	{0x4e49, 0x00},
	{0x4e4a, 0x00},
	{0x4e4b, 0x00},
	{0x4e4c, 0x00},
	{0x4e4d, 0x00},
	{0x4e4e, 0x00},
	{0x4e4f, 0x00},
	{0x4e50, 0x00},
	{0x4e51, 0x00},
	{0x4e52, 0x00},
	{0x4e53, 0x00},
	{0x4e54, 0x00},
	{0x4e55, 0x00},
	{0x4e56, 0x00},
	{0x4e57, 0x00},
	{0x4e58, 0x00},
	{0x4e59, 0x00},
	{0x4e5a, 0x00},
	{0x4e5b, 0x00},
	{0x4e5c, 0x00},
	{0x4e5d, 0x00},
	{0x4e5e, 0x00},
	{0x4e5f, 0x00},
	{0x4e60, 0x00},
	{0x4e61, 0x00},
	{0x4e62, 0x00},
	{0x4e63, 0x00},
	{0x4e64, 0x00},
	{0x4e65, 0x00},
	{0x4e66, 0x00},
	{0x4e67, 0x00},
	{0x4e68, 0x00},
	{0x4e69, 0x00},
	{0x4e6a, 0x00},
	{0x4e6b, 0x00},
	{0x4e6c, 0x00},
	{0x4e6d, 0x00},
	{0x4e6e, 0x00},
	{0x4e6f, 0x00},
	{0x4e70, 0x00},
	{0x4e71, 0x00},
	{0x4e72, 0x00},
	{0x4e73, 0x00},
	{0x4e74, 0x00},
	{0x4e75, 0x00},
	{0x4e76, 0x00},
	{0x4e77, 0x00},
	{0x4e78, 0x1c},
	{0x4e79, 0x1e},
	{0x4e7a, 0x00},
	{0x4e7b, 0x00},
	{0x4e7c, 0x2c},
	{0x4e7d, 0x2f},
	{0x4e7e, 0x79},
	{0x4e7f, 0x7b},
	{0x4e80, 0x0a},
	{0x4e81, 0x31},
	{0x4e82, 0x66},
	{0x4e83, 0x81},
	{0x4e84, 0x03},
	{0x4e85, 0x40},
	{0x4e86, 0x02},
	{0x4e87, 0x09},
	{0x4e88, 0x43},
	{0x4e89, 0x53},
	{0x4e8a, 0x32},
	{0x4e8b, 0x67},
	{0x4e8c, 0x05},
	{0x4e8d, 0x83},
	{0x4e8e, 0x00},
	{0x4e8f, 0x00},
	{0x4e90, 0x00},
	{0x4e91, 0x00},
	{0x4e92, 0x00},
	{0x4e93, 0x00},
	{0x4e94, 0x00},
	{0x4e95, 0x00},
	{0x4e96, 0x00},
	{0x4e97, 0x00},
	{0x4e98, 0x00},
	{0x4e99, 0x00},
	{0x4e9a, 0x00},
	{0x4e9b, 0x00},
	{0x4e9c, 0x00},
	{0x4e9d, 0x00},
	{0x4e9e, 0x00},
	{0x4e9f, 0x00},
	{0x4ea0, 0x00},
	{0x4ea1, 0x00},
	{0x4ea2, 0x00},
	{0x4ea3, 0x00},
	{0x4ea4, 0x00},
	{0x4ea5, 0x00},
	{0x4ea6, 0x1e},
	{0x4ea7, 0x20},
	{0x4ea8, 0x32},
	{0x4ea9, 0x6d},
	{0x4eaa, 0x18},
	{0x4eab, 0x7f},
	{0x4eac, 0x00},
	{0x4ead, 0x00},
	{0x4eae, 0x7c},
	{0x4eaf, 0x07},
	{0x4eb0, 0x7c},
	{0x4eb1, 0x07},
	{0x4eb2, 0x07},
	{0x4eb3, 0x1c},
	{0x4eb4, 0x07},
	{0x4eb5, 0x1c},
	{0x4eb6, 0x07},
	{0x4eb7, 0x1c},
	{0x4eb8, 0x07},
	{0x4eb9, 0x1c},
	{0x4eba, 0x07},
	{0x4ebb, 0x14},
	{0x4ebc, 0x07},
	{0x4ebd, 0x1c},
	{0x4ebe, 0x07},
	{0x4ebf, 0x1c},
	{0x4ec0, 0x07},
	{0x4ec1, 0x1c},
	{0x4ec2, 0x07},
	{0x4ec3, 0x1c},
	{0x4ec4, 0x2c},
	{0x4ec5, 0x2f},
	{0x4ec6, 0x79},
	{0x4ec7, 0x7b},
	{0x4ec8, 0x7c},
	{0x4ec9, 0x07},
	{0x4eca, 0x7c},
	{0x4ecb, 0x07},
	{0x4ecc, 0x00},
	{0x4ecd, 0x00},
	{0x4ece, 0x07},
	{0x4ecf, 0x31},
	{0x4ed0, 0x69},
	{0x4ed1, 0x7f},
	{0x4ed2, 0x67},
	{0x4ed3, 0x00},
	{0x4ed4, 0x00},
	{0x4ed5, 0x00},
	{0x4ed6, 0x7c},
	{0x4ed7, 0x07},
	{0x4ed8, 0x7c},
	{0x4ed9, 0x07},
	{0x4eda, 0x33},
	{0x4edb, 0x7f},
	{0x4edc, 0x00},
	{0x4edd, 0x16},
	{0x4ede, 0x00},
	{0x4edf, 0x00},
	{0x4ee0, 0x32},
	{0x4ee1, 0x70},
	{0x4ee2, 0x01},
	{0x4ee3, 0x30},
	{0x4ee4, 0x22},
	{0x4ee5, 0x28},
	{0x4ee6, 0x6f},
	{0x4ee7, 0x75},
	{0x4ee8, 0x00},
	{0x4ee9, 0x00},
	{0x4eea, 0x30},
	{0x4eeb, 0x7f},
	{0x4eec, 0x00},
	{0x4eed, 0x00},
	{0x4eee, 0x00},
	{0x4eef, 0x00},
	{0x4ef0, 0x69},
	{0x4ef1, 0x7f},
	{0x4ef2, 0x07},
	{0x4ef3, 0x30},
	{0x4ef4, 0x32},
	{0x4ef5, 0x09},
	{0x4ef6, 0x7d},
	{0x4ef7, 0x65},
	{0x4ef8, 0x00},
	{0x4ef9, 0x00},
	{0x4efa, 0x00},
	{0x4efb, 0x00},
	{0x4efc, 0x7f},
	{0x4efd, 0x09},
	{0x4efe, 0x7f},
	{0x4eff, 0x09},
	{0x4f00, 0x1e},
	{0x4f01, 0x7c},
	{0x4f02, 0x7f},
	{0x4f03, 0x09},
	{0x4f04, 0x7f},
	{0x4f05, 0x0b},
	{0x4f06, 0x7c},
	{0x4f07, 0x02},
	{0x4f08, 0x7c},
	{0x4f09, 0x02},
	{0x4f0a, 0x32},
	{0x4f0b, 0x64},
	{0x4f0c, 0x32},
	{0x4f0d, 0x64},
	{0x4f0e, 0x32},
	{0x4f0f, 0x64},
	{0x4f10, 0x32},
	{0x4f11, 0x64},
	{0x4f12, 0x31},
	{0x4f13, 0x4f},
	{0x4f14, 0x83},
	{0x4f15, 0x84},
	{0x4f16, 0x63},
	{0x4f17, 0x64},
	{0x4f18, 0x83},
	{0x4f19, 0x84},
	{0x4f1a, 0x31},
	{0x4f1b, 0x32},
	{0x4f1c, 0x7b},
	{0x4f1d, 0x7c},
	{0x4f1e, 0x2f},
	{0x4f1f, 0x30},
	{0x4f20, 0x30},
	{0x4f21, 0x69},
	{0x4d06, 0x08},
	{0x5000, 0x01},
	{0x5001, 0x40},
	{0x5002, 0x53},
	{0x5003, 0x42},
	{0x5004, 0x08},
	{0x5005, 0x00},
	{0x5012, 0x60},
	{0x5038, 0x00},
	{0x5081, 0x00},
	{0x5180, 0x00},
	{0x5181, 0x10},
	{0x5182, 0x07},
	{0x5183, 0x8f},
	{0x5184, 0x03},
	{0x5208, 0xC2},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x58cb, 0x03},
	{0x5bd0, 0x15},
	{0x5bd1, 0x02},
	{0x5c0e, 0x11},
	{0x5c11, 0x00},
	{0x5c16, 0x02},
	{0x5c17, 0x01},
	{0x5c1a, 0x04},
	{0x5c1b, 0x03},
	{0x5c21, 0x10},
	{0x5c22, 0x10},
	{0x5c23, 0x04},
	{0x5c24, 0x0c},
	{0x5c25, 0x04},
	{0x5c26, 0x0c},
	{0x5c27, 0x04},
	{0x5c28, 0x0c},
	{0x5c29, 0x04},
	{0x5c2a, 0x0c},
	{0x5c2b, 0x01},
	{0x5c2c, 0x01},
	{0x5c2e, 0x08},
	{0x5c30, 0x04},
	{0x5c35, 0x03},
	{0x5c36, 0x03},
	{0x5c37, 0x03},
	{0x5c38, 0x03},
	{0x5d00, 0xff},
	{0x5d01, 0x0f},
	{0x5d02, 0x80},
	{0x5d03, 0x44},
	{0x5d05, 0xfc},
	{0x5d06, 0x0b},
	{0x5d08, 0x10},
	{0x5d09, 0x10},
	{0x5d0a, 0x04},
	{0x5d0b, 0x0c},
	{0x5d0c, 0x04},
	{0x5d0d, 0x0c},
	{0x5d0e, 0x04},
	{0x5d0f, 0x0c},
	{0x5d10, 0x04},
	{0x5d11, 0x0c},
	{0x5d12, 0x01},
	{0x5d13, 0x01},
	{0x5d15, 0x10},
	{0x5d16, 0x10},
	{0x5d17, 0x10},
	{0x5d18, 0x10},
	{0x5d1a, 0x10},
	{0x5d1b, 0x10},
	{0x5d1c, 0x10},
	{0x5d1d, 0x10},
	{0x5d1e, 0x04},
	{0x5d1f, 0x04},
	{0x5d20, 0x04},
	{0x5d27, 0x64},
	{0x5d28, 0xc8},
	{0x5d29, 0x96},
	{0x5d2a, 0xff},
	{0x5d2b, 0xc8},
	{0x5d2c, 0xff},
	{0x5d2d, 0x04},
	{0x5d34, 0x00},
	{0x5d35, 0x08},
	{0x5d36, 0x00},
	{0x5d37, 0x04},
	{0x5d4a, 0x00},
	{0x5d4c, 0x00},
	{0x0305, 0x89},
	{0x0307, 0x00},
	{0x4837, 0x0a},
	{0x0329, 0x01},
	{0x0344, 0x01},
	{0x0345, 0x2c},
	{0x034a, 0x07},
	{0x3608, 0x75},
	{0x360a, 0x69},
	{0x361a, 0x8b},
	{0x361e, 0x30},
	{0x3639, 0x93},
	{0x363a, 0x99},
	{0x3642, 0x98},
	{0x3654, 0x8a},
	{0x3656, 0x0c},
	{0x3663, 0x00},
	{0x370e, 0x05},
	{0x3712, 0x08},
	{0x3713, 0xc0},
	{0x3714, 0xe2},
	{0x37d0, 0x02},
	{0x37d1, 0x10},
	{0x37db, 0x04},
	{0x3808, 0x09},
	{0x3809, 0x18},
	{0x380a, 0x06},
	{0x380b, 0xd4},
	{0x380c, 0x01},
	{0x380d, 0xa9},
	{0x380e, 0x07},//diff with 60fps
	{0x380f, 0xa8},//diff with 60fps
	{0x3814, 0x22},
	{0x3815, 0x22},
	{0x3820, 0x01},
	{0x3821, 0x0c},
	{0x3822, 0x00},
	{0x383c, 0x22},
	{0x383f, 0x33},
	{0x4015, 0x02},
	{0x4016, 0x0d},
	{0x4017, 0x00},
	{0x4018, 0x07},
	{0x401b, 0x1f},
	{0x401f, 0xfe},
	{0x4500, 0x20},
	{0x4501, 0x6a},
	{0x4502, 0xe4},
	{0x4e05, 0x04},
	{0x4e11, 0x06},
	{0x4e1d, 0x25},
	{0x4e26, 0x44},
	{0x4e29, 0x6d},
	{0x5000, 0x09},
	{0x5001, 0x42},
	{0x5003, 0x42},
	{0x5820, 0xc5},
	{0x5854, 0x00},
	{0x5bd0, 0x19},
	{0x5c0e, 0x13},
	{0x5c11, 0x00},
	{0x5c16, 0x01},
	{0x5c17, 0x00},
	{0x5c1a, 0x00},
	{0x5c1b, 0x00},
	{0x5c21, 0x08},
	{0x5c22, 0x08},
	{0x5c23, 0x02},
	{0x5c24, 0x06},
	{0x5c25, 0x02},
	{0x5c26, 0x06},
	{0x5c27, 0x02},
	{0x5c28, 0x06},
	{0x5c29, 0x02},
	{0x5c2a, 0x06},
	{0x5c2b, 0x00},
	{0x5c2c, 0x00},
	{0x5d01, 0x07},
	{0x5d08, 0x08},
	{0x5d09, 0x08},
	{0x5d0a, 0x02},
	{0x5d0b, 0x06},
	{0x5d0c, 0x02},
	{0x5d0d, 0x06},
	{0x5d0e, 0x02},
	{0x5d0f, 0x06},
	{0x5d10, 0x02},
	{0x5d11, 0x06},
	{0x5d12, 0x00},
	{0x5d13, 0x00},
	{0x3500, 0x00},
	{0x3501, 0x07},
	{0x3502, 0x3c},
	{0x3508, 0x01},
	{0x3509, 0x00},
	//{0x0100, 0x01},
};
#endif


static const struct ov16a1q_regval ov16a1q_1080p_settings[] = {

};

static const struct ov16a1q_regval ov16a1q_720p_settings[] = {

};

static const struct ov16a1q_regval ov16a1q_10bit_settings[] = {

};


static const struct ov16a1q_regval ov16a1q_12bit_settings[] = {

};

/* supported link frequencies */
#define FREQ_INDEX_4M	0
#define FREQ_INDEX_4M_60FPS 1
#define FREQ_INDEX_4M_120FPS	2

/* supported link frequencies */

#if defined(SDR_60FPS_1572M) || defined(SDR_30FPS_756M)
static const s64 ov16a1q_link_freq_2lanes[] = {
	[FREQ_INDEX_4M] = 756000000,
	[FREQ_INDEX_4M_60FPS] = 1572000000,
	[FREQ_INDEX_4M_120FPS] = 1572000000,
};

static const s64 ov16a1q_link_freq_4lanes[] = {
	[FREQ_INDEX_4M] = 756000000,
	[FREQ_INDEX_4M_60FPS] = 1572000000,
	[FREQ_INDEX_4M_120FPS] = 1572000000,
};

#else
static const s64 ov16a1q_link_freq_2lanes[] = {
	[FREQ_INDEX_4M] = 756000000,
	[FREQ_INDEX_4M_60FPS] = 1572000000,
	[FREQ_INDEX_4M_120FPS] = 1572000000,
};

static const s64 ov16a1q_link_freq_4lanes[] = {
	[FREQ_INDEX_4M] = 756000000,
	[FREQ_INDEX_4M_60FPS] = 1572000000,
	[FREQ_INDEX_4M_120FPS] = 1572000000,
};
#endif

static inline const s64 *ov16a1q_link_freqs_ptr(const struct ov16a1q *ov16a1q)
{
	if (ov16a1q->nlanes == 2)
		return ov16a1q_link_freq_2lanes;
	else {
		return ov16a1q_link_freq_4lanes;
	}
}

static inline int ov16a1q_link_freqs_num(const struct ov16a1q *ov16a1q)
{
	if (ov16a1q->nlanes == 2)
		return ARRAY_SIZE(ov16a1q_link_freq_2lanes);
	else
		return ARRAY_SIZE(ov16a1q_link_freq_4lanes);
}

/* Mode configs */
static const struct ov16a1q_mode ov16a1q_modes_2lanes[] = {
	{
		.width = 2304,
		.height = 1748,
		.hmax  = 0x352,
		.data = ov16a1q_1080p_settings,
		.data_size = ARRAY_SIZE(ov16a1q_1080p_settings),

		.link_freq_index = FREQ_INDEX_4M,
	},
	{
		.width = 2304,
		.height = 1748,
		.hmax = 0x1a9,
		.data = ov16a1q_720p_settings,
		.data_size = ARRAY_SIZE(ov16a1q_720p_settings),

		.link_freq_index = FREQ_INDEX_4M,
	},
};


static const struct ov16a1q_mode ov16a1q_modes_4lanes[] = {
	{
		.width = 2304,
		.height = 1748,
		.hmax = 0x352,
		.link_freq_index = FREQ_INDEX_4M,
		.data = ov16a1q_1080p_settings,
		.data_size = ARRAY_SIZE(ov16a1q_1080p_settings),
	},
	{
		.width = 2304,
		.height = 1748,
		.hmax = 0x1a9,
		.link_freq_index = FREQ_INDEX_4M_60FPS,
		.data = ov16a1q_720p_settings,
		.data_size = ARRAY_SIZE(ov16a1q_720p_settings),
	},
};

static inline const struct ov16a1q_mode *ov16a1q_modes_ptr(const struct ov16a1q *ov16a1q)
{
	if (ov16a1q->nlanes == 2)
		return ov16a1q_modes_2lanes;
	else
		return ov16a1q_modes_4lanes;
}

static inline int ov16a1q_modes_num(const struct ov16a1q *ov16a1q)
{
	if (ov16a1q->nlanes == 2)
		return ARRAY_SIZE(ov16a1q_modes_2lanes);
	else
		return ARRAY_SIZE(ov16a1q_modes_4lanes);
}

static inline struct ov16a1q *to_ov16a1q(struct v4l2_subdev *_sd)
{
	return container_of(_sd, struct ov16a1q, sd);
}

static inline int ov16a1q_read_reg(struct ov16a1q *ov16a1q, u16 addr, u8 *value)
{
	int msg_count = 0;
	int i, ret;

	u8 buf[4];
	struct i2c_msg msgs[2];

	buf[0] = (addr >> 8) & 0xff;
	buf[1] = addr & 0xff;

	msgs[0].addr  = ov16a1q->i2c_addr;
	msgs[0].flags = 0;
	msgs[0].len = 2;
	msgs[0].buf = buf;

	msgs[1].addr  = ov16a1q->i2c_addr;
	msgs[1].flags = I2C_M_RD;
	msgs[1].len = 1;
	msgs[1].buf = buf;

	msg_count = sizeof(msgs) / sizeof(msgs[0]);
	for (i = 0; i < 3; i++) {
		ret = i2c_transfer(ov16a1q->client->adapter, msgs, msg_count);
		if (ret == msg_count)
			break;
	}

	if (ret != msg_count)
		dev_err(ov16a1q->dev, "I2C read with i2c transfer failed for addr: %x, ret %d\n", addr, ret);

	*value = buf[0] & 0xff;
	return 0;
}

static int ov16a1q_write_reg(struct ov16a1q *ov16a1q, u16 addr, u8 value)
{
	int msg_count = 0;
	int i, ret;

	u8 buf[3];
	struct i2c_msg msgs[1];

	buf[0] = (addr >> 8) & 0xff;
	buf[1] = addr & 0xff;
	buf[2] = value & 0xff;

	msgs[0].addr = ov16a1q->i2c_addr;
	msgs[0].flags = 0;
	msgs[0].len = 3;
	msgs[0].buf = buf;

	msg_count = sizeof(msgs) / sizeof(msgs[0]);
	for (i = 0; i < 3; i++) {
		ret = i2c_transfer(ov16a1q->client->adapter, msgs, msg_count);
		if (ret == msg_count) {
			break;
		}
	}

	if (ret != msg_count)
		dev_err(ov16a1q->dev, "I2C write failed for addr: %x, ret %d\n", addr, ret);

	return ((ret != msg_count) ? -1 : 0);
}

static int ov16a1q_get_id(struct ov16a1q *ov16a1q)
{
	int rtn = -EINVAL;
	uint32_t sensor_id = 0;
	u8 val = 0;

	ov16a1q_read_reg(ov16a1q, 0x3035, &val);
	sensor_id |= (val << 16);
	ov16a1q_read_reg(ov16a1q, 0x3036, &val);
	sensor_id |= (val << 8);
	ov16a1q_read_reg(ov16a1q, 0x3037, &val);
	sensor_id |= val;

	if (sensor_id != OV16A1Q_ID) {
		dev_err(ov16a1q->dev, "Failed to get ov16a1q id: 0x%x\n", sensor_id);
		return rtn;
	} else {
		dev_err(ov16a1q->dev, "success get ov16a1q id 0x%x", sensor_id);
	}

	return 0;
}

static int ov16a1q_set_register_array(struct ov16a1q *ov16a1q,
					 const struct ov16a1q_regval *settings,
					 unsigned int num_settings)
{
	unsigned int i;
	int ret = 0;

	for (i = 0; i < num_settings; ++i, ++settings) {
		ret = ov16a1q_write_reg(ov16a1q, settings->reg, settings->val);
		if (ret < 0)
			return ret;
	}

	return 0;
}

/*
static int ov16a1q_write_buffered_reg(struct ov16a1q *ov16a1q, u16 address_low,
					 u8 nr_regs, u32 value)
{
	unsigned int i;
	int ret;

	for (i = 0; i < nr_regs; i++) {
		ret = ov16a1q_write_reg(ov16a1q, address_low + i,
					   (u8)(value >> ((1-i) * 8)));
		if (ret) {
			dev_err(ov16a1q->dev, "Error writing buffered registers\n");
			return ret;
		}
	}

	return ret;
}
*/

static uint16_t again_table_1[16] =
{
	0x0,0x10,0x20,0x30,0x40,0x50,0x60,0x70,0x80,0x90,0xA0,0xB0,0xC0,0xD0,0xE0,0xF0
};
static uint16_t again_table_2[8] =
{
	0x0,0x20,0x40,0x60,0x80,0xA0,0xC0,0xE0
};
static uint16_t again_table_3[4] =
{
	0x0,0x40,0x80,0xC0
};

static int ov16a1q_set_gain(struct ov16a1q *ov16a1q, u32 value)
{
	int ret = 0;
	int i = 0;
	u8 value_H = 0;
	u8 value_L = 0;

	dev_err(ov16a1q->dev, "ov16a1q_set_gain = 0x%x \n", value);

	value_H = (value << 1) >> 8;
	value_L = (value << 1) & 0xFF;

	if ( value_H == 1) {
		for (i = 0; i < 15; i++) {
			if ( value_L < ((again_table_1[i] + again_table_1[i + 1])/2) ) {
				value_L = again_table_1[i];
				break;
			} else {
				if ((value_L < again_table_1[i + 1]) || (value_L == again_table_1[i + 1])) {
					value_L = again_table_1[i + 1];
					break;
				}
			}
		}
		if (value_L >  again_table_1[15]) {
			value_L = again_table_1[15];
		}
	} else if (value_H > 1 && value_H < 4) {
			for (i = 0; i < 7; i++) {
				if ( value_L < ((again_table_2[i] + again_table_2[i + 1])/2) ) {
					value_L = again_table_2[i];
					break;
				} else {
					if ((value_L < again_table_2[i + 1]) || (value_L == again_table_2[i + 1])) {
						value_L = again_table_2[i + 1];
						break;
					}
				}
			}
			if (value_L >  again_table_1[7]) {
				value_L = again_table_1[7];
			}
		} else if (((value_H == 4 || value_H > 4) && value_H < 8)) {
				for (i = 0; i < 3; i++) {
					if ( value_L < ((again_table_3[i] + again_table_3[i + 1])/2) ) {
						value_L = again_table_3[i];
						break;
					} else {
						if ((value_L < again_table_3[i + 1]) || (value_L == again_table_3[i + 1])) {
							value_L = again_table_3[i + 1];
							break;
						}
					}
				}
				if (value_L >  again_table_1[4]) {
					value_L = again_table_1[4];
				}
			} else {
				if ( value_L < (0x80/2)) {
						value_L = 0;
					} else {
						value_L = 0x80;
					}
				}

	ret = ov16a1q_write_reg(ov16a1q, OV16A1Q_GAIN, value_H);
	if (ret)
		dev_err(ov16a1q->dev, "Unable to write OV16A1Q_GAIN_H \n");
	ret = ov16a1q_write_reg(ov16a1q, OV16A1Q_GAIN_L, value_L);
	if (ret)
		dev_err(ov16a1q->dev, "Unable to write OV16A1Q_GAIN_L \n");

	ov16a1q_read_reg(ov16a1q, OV16A1Q_GAIN, &value_H);
	ov16a1q_read_reg(ov16a1q, OV16A1Q_GAIN_L, &value_L);
	dev_err(ov16a1q->dev, "ov16a1q read gain = 0x%x \n", (((value_H << 8) | value_L) >> 1));
	return ret;
}

static int ov16a1q_set_exposure(struct ov16a1q *ov16a1q, u32 value)
{
	int ret;
	u8 value_H = 0;
	u8 value_L = 0;
	dev_err(ov16a1q->dev, "ov16a1q_set_exposure = 0x%x \n", value);
	ret = ov16a1q_write_reg(ov16a1q, OV16A1Q_EXPOSURE, (value >> 8) & 0xFF);
	if (ret)
		dev_err(ov16a1q->dev, "Unable to write gain_H\n");
	ret = ov16a1q_write_reg(ov16a1q, OV16A1Q_EXPOSURE_L, value & 0xFE);
	if (ret)
		dev_err(ov16a1q->dev, "Unable to write gain_L\n");

	ov16a1q_read_reg(ov16a1q, OV16A1Q_EXPOSURE, &value_H);
	ov16a1q_read_reg(ov16a1q, OV16A1Q_EXPOSURE_L, &value_L);
	dev_err(ov16a1q->dev, "ov16a1q read exposure = 0x%x \n", (value_H << 8) | (value_L & 0xFE));
	return ret;
}

static int ov16a1q_set_fps(struct ov16a1q *ov16a1q, u32 value)
{
	//u32 vts = 0;
	//u8 vts_h, vts_l;

	dev_err(ov16a1q->dev, "ov16a1q_set_fps = %d \n", value);

	if (value == 30) {
		ov16a1q_write_reg(ov16a1q, 0x0305, 0x7a); //PLL
		ov16a1q_write_reg(ov16a1q, 0x0307, 0x01);
		ov16a1q_write_reg(ov16a1q, 0x4837, 0x15);

		ov16a1q_write_reg(ov16a1q, 0x380c, 0x03); // HTS
		ov16a1q_write_reg(ov16a1q, 0x380d, 0x52);

		ov16a1q_write_reg(ov16a1q, 0x3501, 0x0f);
		ov16a1q_write_reg(ov16a1q, 0x3802, 0x48);
	} else if (value == 60) {
		ov16a1q_write_reg(ov16a1q, 0x0305, 0x89); //PLL
		ov16a1q_write_reg(ov16a1q, 0x0307, 0x00);
		ov16a1q_write_reg(ov16a1q, 0x4837, 0x0a);

		ov16a1q_write_reg(ov16a1q, 0x380c, 0x01); // HTS
		ov16a1q_write_reg(ov16a1q, 0x380d, 0xa9);

		ov16a1q_write_reg(ov16a1q, 0x3501, 0x07);
		ov16a1q_write_reg(ov16a1q, 0x3802, 0x3c);
	} else {
		dev_err(ov16a1q->dev, "don't support %d fps, keep same\n", value);
	}

	/**
	vts = 30 * 0x0cc0 / value;
	vts_h = (vts >> 8) & 0x7f;
	vts_l = vts & 0xff;

	ov16a1q_write_reg(ov16a1q, 0x380e, vts_h);
	ov16a1q_write_reg(ov16a1q, 0x380f, vts_l);
	*/
	return 0;
}

/* Stop streaming */
static int ov16a1q_stop_streaming(struct ov16a1q *ov16a1q)
{
	ov16a1q->enWDRMode = WDR_MODE_NONE;
	return ov16a1q_write_reg(ov16a1q, 0x0100, 0x00);
}

static int ov16a1q_set_ctrl(struct v4l2_ctrl *ctrl)
{
	struct ov16a1q *ov16a1q = container_of(ctrl->handler,
						struct ov16a1q, ctrls);
	int ret = 0;

	/* V4L2 controls values will be applied only when power is already up */
	if (!pm_runtime_get_if_in_use(ov16a1q->dev))
		return 0;

	switch (ctrl->id) {
	case V4L2_CID_GAIN:
		ret = ov16a1q_set_gain(ov16a1q, ctrl->val);
		break;
	case V4L2_CID_EXPOSURE:
		ret = ov16a1q_set_exposure(ov16a1q, ctrl->val);
		break;
	case V4L2_CID_HBLANK:
		break;
	case V4L2_CID_AML_MODE:
		ov16a1q->enWDRMode = ctrl->val;
		break;
	case V4L2_CID_AML_ORIG_FPS:
		ret = ov16a1q_set_fps(ov16a1q, ctrl->val);
		break;
	default:
		dev_err(ov16a1q->dev, "Error ctrl->id %u, flag 0x%lx\n",
			ctrl->id, ctrl->flags);
		ret = -EINVAL;
		break;
	}

	pm_runtime_put(ov16a1q->dev);

	return ret;
}

static int ov16a1q_get_ctrl(struct v4l2_ctrl *ctrl)
{
	struct ov16a1q *ov16a1q = container_of(ctrl->handler,
						 struct ov16a1q, ctrls);
	int ret = 0;

	switch (ctrl->id) {
	case V4L2_CID_AML_ADDRESS:
		dev_err(ov16a1q->dev, "i2c_addr 0x%x\n", ov16a1q->i2c_addr);
		ctrl->val = ov16a1q->i2c_addr;
		break;
	default:
		dev_err(ov16a1q->dev, "Error ctrl->id %u, flag 0x%lx\n",
			ctrl->id, ctrl->flags);
		ret = -EINVAL;
		break;
	}

	return ret;
}

static const struct v4l2_ctrl_ops ov16a1q_ctrl_ops = {
	.s_ctrl = ov16a1q_set_ctrl,
	.g_volatile_ctrl = ov16a1q_get_ctrl,
};
#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
static int ov16a1q_enum_mbus_code(struct v4l2_subdev *sd,
				  struct v4l2_subdev_state *cfg,
				 struct v4l2_subdev_mbus_code_enum *code)
#else
static int ov16a1q_enum_mbus_code(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_mbus_code_enum *code)
#endif
{
	if (code->index >= ARRAY_SIZE(ov16a1q_formats))
		return -EINVAL;

	code->code = ov16a1q_formats[code->index].code;

	return 0;
}
#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
static int ov16a1q_enum_frame_size(struct v4l2_subdev *sd,
					struct v4l2_subdev_state *cfg,
				   struct v4l2_subdev_frame_size_enum *fse)
#else
static int ov16a1q_enum_frame_size(struct v4l2_subdev *sd,
				   struct v4l2_subdev_pad_config *cfg,
				   struct v4l2_subdev_frame_size_enum *fse)
#endif
{
	if (fse->index >= ARRAY_SIZE(ov16a1q_formats))
		return -EINVAL;

	fse->min_width = ov16a1q_formats[fse->index].min_width;
	fse->min_height = ov16a1q_formats[fse->index].min_height;
	fse->max_width = ov16a1q_formats[fse->index].max_width;
	fse->max_height = ov16a1q_formats[fse->index].max_height;

	return 0;
}
#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
static int ov16a1q_get_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_state *cfg,
			  struct v4l2_subdev_format *fmt)
#else
static int ov16a1q_get_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_pad_config *cfg,
			  struct v4l2_subdev_format *fmt)
#endif
{
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);
	struct v4l2_mbus_framefmt *framefmt;

	mutex_lock(&ov16a1q->lock);

	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY)
		framefmt = v4l2_subdev_get_try_format(&ov16a1q->sd, cfg,
							  fmt->pad);
	else
		framefmt = &ov16a1q->current_format;

	fmt->format = *framefmt;

	mutex_unlock(&ov16a1q->lock);

	return 0;
}


static inline u8 ov16a1q_get_link_freq_index(struct ov16a1q *ov16a1q)
{
	return ov16a1q->current_mode->link_freq_index;
}

static s64 ov16a1q_get_link_freq(struct ov16a1q *ov16a1q)
{
	u8 index = ov16a1q_get_link_freq_index(ov16a1q);

	return *(ov16a1q_link_freqs_ptr(ov16a1q) + index);
}

static u64 ov16a1q_calc_pixel_rate(struct ov16a1q *ov16a1q)
{
	s64 link_freq = ov16a1q_get_link_freq(ov16a1q);
	u8 nlanes = ov16a1q->nlanes;
	u64 pixel_rate;

	/* pixel rate = link_freq * 2 * nr_of_lanes / bits_per_sample */
	pixel_rate = link_freq * 2 * nlanes;
	do_div(pixel_rate, ov16a1q->bpp);
	return pixel_rate;
}

#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
static int ov16a1q_set_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_state *cfg,
			struct v4l2_subdev_format *fmt)
#else
static int ov16a1q_set_fmt(struct v4l2_subdev *sd,
			struct v4l2_subdev_pad_config *cfg,
			struct v4l2_subdev_format *fmt)
#endif
{
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);
	const struct ov16a1q_mode *mode;
	struct v4l2_mbus_framefmt *format;
	unsigned int i,ret;

	mutex_lock(&ov16a1q->lock);

	//ov16a1q_modes_ptr Returns a set of data
	//ov16a1q_modes_num How many groups to return
	mode = v4l2_find_nearest_size(ov16a1q_modes_ptr(ov16a1q),
				 ov16a1q_modes_num(ov16a1q),
				width, height,
				fmt->format.width, fmt->format.height);

	fmt->format.width = mode->width;
	fmt->format.height = mode->height;

	for (i = 0; i < ARRAY_SIZE(ov16a1q_formats); i++) {
		if (ov16a1q_formats[i].code == fmt->format.code) {
			dev_err(ov16a1q->dev, " zzw find proper format %d \n",i);
			break;
		}
	}

	if (i >= ARRAY_SIZE(ov16a1q_formats)) {
		i = 0;
		dev_err(ov16a1q->dev, " zzw No format. reset i = 0 \n");
	}

	/*Here it is equivalent to assigning ov16a1q_formats[i]*/
	fmt->format.code = ov16a1q_formats[i].code;
	fmt->format.field = V4L2_FIELD_NONE;

	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
		dev_err(ov16a1q->dev, " zzw try format \n");
		format = v4l2_subdev_get_try_format(sd, cfg, fmt->pad);
		mutex_unlock(&ov16a1q->lock);
		return 0;
	} else {
		dev_err(ov16a1q->dev, " zzw set format, w %d, h %d, code 0x%x \n",
			fmt->format.width, fmt->format.height,
			fmt->format.code);
		format = &ov16a1q->current_format;
		ov16a1q->current_mode = mode;
		ov16a1q->bpp = ov16a1q_formats[i].bpp;
		/*__v4l2_ctrl_s_ctrl(struct v4l2_ctrl *ctrl, s32 val)
			ov16a1q_get_link_freq_index(ov16a1q):0 | 1
			Before v4l2_ctrl initialization. link_freq does not exist
		*/
		if (ov16a1q->link_freq)
			__v4l2_ctrl_s_ctrl(ov16a1q->link_freq, ov16a1q_get_link_freq_index(ov16a1q) );
		if (ov16a1q->pixel_rate)
			__v4l2_ctrl_s_ctrl_int64(ov16a1q->pixel_rate, ov16a1q_calc_pixel_rate(ov16a1q) );
	}

	*format = fmt->format;
	ov16a1q->status = 0;

	mutex_unlock(&ov16a1q->lock);

	if (ov16a1q->enWDRMode) {
		/* Set init register settings */
		ret = ov16a1q_set_register_array(ov16a1q, setting_2328_1748_4lane_756m_30fps,
			ARRAY_SIZE(setting_2328_1748_4lane_756m_30fps));
		dev_err(ov16a1q->dev, "%s:%d ***************WDR 4M******\n",__FUNCTION__,__LINE__);
		if (ret < 0) {
			dev_err(ov16a1q->dev, "Could not set init registers\n");
			return ret;
		} else
			dev_err(ov16a1q->dev, "ov16a1q wdr mode init...\n");
	} else {
		/* Set init register settings */
		ret = ov16a1q_set_register_array(ov16a1q, setting_2328_1748_4lane_756m_30fps,
			ARRAY_SIZE(setting_2328_1748_4lane_756m_30fps));
		dev_err(ov16a1q->dev, "%s:%d ***************4M SDR******\n",__FUNCTION__,__LINE__);
		if (ret < 0) {
			dev_err(ov16a1q->dev, "Could not set init registers\n");
			return ret;
		} else
			dev_err(ov16a1q->dev, "ov16a1q linear mode init...\n");
	}

	return 0;
}
#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
int ov16a1q_get_selection(struct v4l2_subdev *sd,
				 struct v4l2_subdev_state *cfg,
				 struct v4l2_subdev_selection *sel)
#else
int ov16a1q_get_selection(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_selection *sel)
#endif
{
	int rtn = 0;
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);
	const struct ov16a1q_mode *mode = ov16a1q->current_mode;

	switch (sel->target) {
	case V4L2_SEL_TGT_CROP_DEFAULT:
		sel->r.left = 0;
		sel->r.top = 0;
		sel->r.width = mode->width;
		sel->r.height = mode->height;
	break;
	case V4L2_SEL_TGT_CROP:
		sel->r.left = 0;
		sel->r.top = 0;
		sel->r.width = mode->width;
		sel->r.height = mode->height;
	break;
	default:
		rtn = -EINVAL;
		dev_err(ov16a1q->dev, "Error support target: 0x%x\n", sel->target);
	break;
	}

	return rtn;
}

#if (LINUX_VERSION_CODE >= KERNEL_VERSION(5, 10, 0))
static int ov16a1q_entity_init_cfg(struct v4l2_subdev *subdev,
				  struct v4l2_subdev_state *cfg)
#else
static int ov16a1q_entity_init_cfg(struct v4l2_subdev *subdev,
				  struct v4l2_subdev_pad_config *cfg)
#endif
{
	struct v4l2_subdev_format fmt = { 0 };

	fmt.which = cfg ? V4L2_SUBDEV_FORMAT_TRY : V4L2_SUBDEV_FORMAT_ACTIVE;
	fmt.format.width = 2304;
	fmt.format.height = 1748;

	ov16a1q_set_fmt(subdev, cfg, &fmt);

	return 0;
}

/* Start streaming */
static int ov16a1q_start_streaming(struct ov16a1q *ov16a1q)
{
	u8 val = 0;
	u32 exp = 0;
	u32 gain = 0;
	ov16a1q_read_reg(ov16a1q, 0x3501, &val);
	exp = val << 8;
	ov16a1q_read_reg(ov16a1q, 0x3502, &val);
	exp = exp | val;
	ov16a1q_read_reg(ov16a1q, 0x3508, &val);
	gain = val << 8;
	ov16a1q_read_reg(ov16a1q, 0x3509, &val);
	gain = gain | val;

	dev_info(ov16a1q->dev, "gain: %d, exp: %d\n", gain, exp);

	/* Start streaming */
	return ov16a1q_write_reg(ov16a1q, 0x0100, 0x01);
}

static int ov16a1q_set_stream(struct v4l2_subdev *sd, int enable)
{
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);
	int ret = 0;

	if (ov16a1q->status == enable)
		return ret;
	else
		ov16a1q->status = enable;

	if (enable) {
		ret = ov16a1q_start_streaming(ov16a1q);
		if (ret) {
			dev_err(ov16a1q->dev, "Start stream failed\n");
			goto unlock_and_return;
		}

		dev_info(ov16a1q->dev, "stream on\n");
	} else {
		ov16a1q_stop_streaming(ov16a1q);

		dev_info(ov16a1q->dev, "stream off\n");
	}

unlock_and_return:

	return ret;
}

/*
int reset_am_enable(struct device *dev, const char* propname, int val)
{
	int ret = -1;

	int reset = of_get_named_gpio(dev->of_node, propname, 0);
	ret = reset;

	if (ret >= 0) {
		devm_gpio_request(dev, reset, "RESET");
		if (gpio_is_valid(reset)) {
			gpio_direction_output(reset, val);
			pr_info("reset init\n");
		} else {
			pr_err("reset_enable: gpio %s is not valid\n", propname);
			return -1;
		}
	} else {
		pr_err("reset_enable: get_named_gpio %s fail\n", propname);
	}

	return ret;
}
*/

static int ov16a1q_power_on(struct ov16a1q *ov16a1q)
{
	int ret;
	//gpiod_set_pull(ov16a1q->rst_gpio, GPIOD_PULL_UP);

	//gpiod_set_value_cansleep(ov16a1q->rst_gpio, GPIOD_OUT_HIGH);
	//gpio_direction_output(sensor_bp->vana, val);
	power_am_enable(ov16a1q->dev, "pwr", 1);
	// 30ms
	usleep_range(100000, 101000);

	pwdn_am_enable(ov16a1q->dev,"pwdn", 1);
	reset_am_enable(ov16a1q->dev,"reset", 1);


	ret = mclk_enable(ov16a1q->dev,24000000);
	if (ret < 0 )
		dev_err(ov16a1q->dev, "set mclk fail\n");
	udelay(30);

	// 30ms
	usleep_range(30000, 31000);

	return 0;
}

static int ov16a1q_power_off(struct ov16a1q *ov16a1q)
{
	mclk_disable(ov16a1q->dev);

	gpiod_set_value_cansleep(ov16a1q->rst_gpio,0);
	gpiod_set_value_cansleep(ov16a1q->pwdn_gpio, 0);
	gpiod_set_value_cansleep(ov16a1q->power_gpio, 0);

	return 0;
}

static int ov16a1q_power_suspend(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);

	gpiod_set_value_cansleep(ov16a1q->rst_gpio, 0);
	gpiod_set_value_cansleep(ov16a1q->pwdn_gpio, 0);
	gpiod_set_value_cansleep(ov16a1q->power_gpio, 0);

	return 0;
}

static int ov16a1q_power_resume(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);

	gpiod_set_value_cansleep(ov16a1q->rst_gpio, 1);
	gpiod_set_value_cansleep(ov16a1q->pwdn_gpio, 1);
	gpiod_set_value_cansleep(ov16a1q->power_gpio, 1);

	return 0;
}

static int ov16a1q_log_status(struct v4l2_subdev *sd)
{
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);

	dev_info(ov16a1q->dev, "log status done\n");

	return 0;
}

static const struct dev_pm_ops ov16a1q_pm_ops = {
	SET_RUNTIME_PM_OPS(ov16a1q_power_suspend, ov16a1q_power_resume, NULL)
};

const struct v4l2_subdev_core_ops ov16a1q_core_ops = {
	.log_status = ov16a1q_log_status,
};

static const struct v4l2_subdev_video_ops ov16a1q_video_ops = {
	.s_stream = ov16a1q_set_stream,
};

static const struct v4l2_subdev_pad_ops ov16a1q_pad_ops = {
	.init_cfg = ov16a1q_entity_init_cfg,
	.enum_mbus_code = ov16a1q_enum_mbus_code,
	.enum_frame_size = ov16a1q_enum_frame_size,
	.get_selection = ov16a1q_get_selection,
	.get_fmt = ov16a1q_get_fmt,
	.set_fmt = ov16a1q_set_fmt,
};

static const struct v4l2_subdev_ops ov16a1q_subdev_ops = {
	.core = &ov16a1q_core_ops,
	.video = &ov16a1q_video_ops,
	.pad = &ov16a1q_pad_ops,
};

static const struct media_entity_operations ov16a1q_subdev_entity_ops = {
	.link_validate = v4l2_subdev_link_validate,
};

static struct v4l2_ctrl_config wdr_cfg = {
	.ops = &ov16a1q_ctrl_ops,
	.id = V4L2_CID_AML_MODE,
	.name = "wdr mode",
	.type = V4L2_CTRL_TYPE_INTEGER,
	.min = 0,
	.max = 2,
	.step = 1,
	.def = 0,
};

static struct v4l2_ctrl_config addr_cfg = {
	.ops = &ov16a1q_ctrl_ops,
	.id = V4L2_CID_AML_ADDRESS,
	.name = "sensor address",
	.type = V4L2_CTRL_TYPE_INTEGER,
	.flags = V4L2_CTRL_FLAG_VOLATILE | V4L2_CTRL_FLAG_EXECUTE_ON_WRITE,
	.min = 0x00,
	.max = 0xFF,
	.step = 1,
	.def = 0x00,
};

static struct v4l2_ctrl_config fps_cfg = {
	.ops = &ov16a1q_ctrl_ops,
	.id = V4L2_CID_AML_ORIG_FPS,
	.name = "sensor fps",
	.type = V4L2_CTRL_TYPE_INTEGER,
	.flags = V4L2_CTRL_FLAG_VOLATILE | V4L2_CTRL_FLAG_EXECUTE_ON_WRITE,
	.min = 1,
	.max = 120,
	.step = 1,
	.def = 1,
};

static int ov16a1q_ctrls_init(struct ov16a1q *ov16a1q)
{
	int rtn = 0;

	v4l2_ctrl_handler_init(&ov16a1q->ctrls, 4);

	v4l2_ctrl_new_std(&ov16a1q->ctrls, &ov16a1q_ctrl_ops,
				V4L2_CID_GAIN, 0, 0xFFFF, 1, 0);

	v4l2_ctrl_new_std(&ov16a1q->ctrls, &ov16a1q_ctrl_ops,
				V4L2_CID_EXPOSURE, 0, 0xffff, 1, 0);

	ov16a1q->link_freq = v4l2_ctrl_new_int_menu(&ov16a1q->ctrls,
						   &ov16a1q_ctrl_ops,
						   V4L2_CID_LINK_FREQ,
						   ov16a1q_link_freqs_num(ov16a1q) - 1,
						   0, ov16a1q_link_freqs_ptr(ov16a1q) );

	if (ov16a1q->link_freq)
		ov16a1q->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;

	ov16a1q->pixel_rate = v4l2_ctrl_new_std(&ov16a1q->ctrls,
						   &ov16a1q_ctrl_ops,
						   V4L2_CID_PIXEL_RATE,
						   1, INT_MAX, 1,
						   ov16a1q_calc_pixel_rate(ov16a1q));

	ov16a1q->wdr = v4l2_ctrl_new_custom(&ov16a1q->ctrls, &wdr_cfg, NULL);
	ov16a1q->address = v4l2_ctrl_new_custom(&ov16a1q->ctrls, &addr_cfg, NULL);

	v4l2_ctrl_new_custom(&ov16a1q->ctrls, &fps_cfg, NULL);

	ov16a1q->sd.ctrl_handler = &ov16a1q->ctrls;

	if (ov16a1q->ctrls.error) {
		dev_err(ov16a1q->dev, "Control initialization a error  %d\n",
			ov16a1q->ctrls.error);
		rtn = ov16a1q->ctrls.error;
	}

	return rtn;
}

static int ov16a1q_parse_power(struct ov16a1q *ov16a1q)
{
	int rtn = 0;

	ov16a1q->rst_gpio = devm_gpiod_get_optional(ov16a1q->dev,
						"reset",
						GPIOD_OUT_LOW);
	if (IS_ERR(ov16a1q->rst_gpio)) {
		dev_err(ov16a1q->dev, "Cannot get reset gpio\n");
		rtn = PTR_ERR(ov16a1q->rst_gpio);
		goto err_return;
	}

	ov16a1q->pwdn_gpio = devm_gpiod_get_optional(ov16a1q->dev,
						"pwdn",
						GPIOD_OUT_LOW);
	if (IS_ERR(ov16a1q->pwdn_gpio)) {
		dev_err(ov16a1q->dev, "Cannot get pwdn gpio\n");
		rtn = PTR_ERR(ov16a1q->pwdn_gpio);
		goto err_return;
	}

	ov16a1q->power_gpio = devm_gpiod_get_optional(ov16a1q->dev,
													"pwr",
													GPIOD_OUT_LOW);
	if (IS_ERR(ov16a1q->pwdn_gpio)) {
			dev_err(ov16a1q->dev, "Cannot get power gpio\n");
			rtn = PTR_ERR(ov16a1q->pwdn_gpio);
			goto err_return;
	}
	/*ov16a1q->pwdn_gpio = devm_gpiod_get_optional(ov16a1q->dev,
											"pwdn",
											GPIOD_OUT_LOW);
	if (IS_ERR(ov16a1q->pwdn_gpio)) {
			dev_err(ov16a1q->dev, "Cannot get pwdn gpio\n");
			rtn = PTR_ERR(ov16a1q->pwdn_gpio);
			goto err_return;
	}*/

err_return:
	return rtn;
}

/*
 * Returns 0 if all link frequencies used by the driver for the given number
 * of MIPI data lanes are mentioned in the device tree, or the value of the
 * first missing frequency otherwise.
 */
 /*The value set in dts must be the same as the value set in the driver*/
static s64 ov16a1q_check_link_freqs(const struct ov16a1q *ov16a1q,
				   const struct v4l2_fwnode_endpoint *ep)
{
	int i, j;
	const s64 *freqs = ov16a1q_link_freqs_ptr(ov16a1q);
	int freqs_count = ov16a1q_link_freqs_num(ov16a1q);

	for (j = 0; j < ep->nr_of_link_frequencies; j++) {
		for (i = 0; i < freqs_count; i++) {
			if (freqs[i] == ep->link_frequencies[j]) {
				return 0;
			}
		}
		if (i == freqs_count)
			return ep->link_frequencies[j];
	}
	return 0;
}

static int ov16a1q_parse_endpoint(struct ov16a1q *ov16a1q)
{
	int rtn = 0;
	s64 fq;
	struct fwnode_handle *endpoint = NULL;

	endpoint = fwnode_graph_get_next_endpoint(dev_fwnode(ov16a1q->dev), NULL);
	if (!endpoint) {
		dev_err(ov16a1q->dev, "Endpoint node not found\n");
		return -EINVAL;
	}

	/*Parses the ov16a1q_0_ep node and sends the parsed value to the ov16a1q->ep*/
	rtn = v4l2_fwnode_endpoint_alloc_parse(endpoint, &ov16a1q->ep);
	fwnode_handle_put(endpoint);
	if (rtn) {
		dev_err(ov16a1q->dev, "Parsing endpoint node failed\n");
		rtn = -EINVAL;
		goto err_return;
	}

	/* Only CSI2 is supported for now */
	if (ov16a1q->ep.bus_type != V4L2_MBUS_CSI2_DPHY) {
		dev_err(ov16a1q->dev, "Unsupported bus type, should be CSI2\n");
		rtn = -EINVAL;
		goto err_free;
	}

	ov16a1q->nlanes = ov16a1q->ep.bus.mipi_csi2.num_data_lanes;
	if (ov16a1q->nlanes != 2 && ov16a1q->nlanes != 4) {
		dev_err(ov16a1q->dev, "Invalid data lanes: %d\n", ov16a1q->nlanes);
		rtn = -EINVAL;
		goto err_free;
	}
	dev_info(ov16a1q->dev, "Using %u data lanes\n", ov16a1q->nlanes);

	if (!ov16a1q->ep.nr_of_link_frequencies) {
		dev_err(ov16a1q->dev, "link-frequency property not found in DT\n");
		rtn = -EINVAL;
		goto err_free;
	}

	/* Check that link frequences for all the modes are in device tree */
	fq = ov16a1q_check_link_freqs(ov16a1q, &ov16a1q->ep);
	if (fq) {
		dev_err(ov16a1q->dev, "Link frequency of %lld is not supported\n", fq);
		//rtn = -EINVAL;
		//goto err_free;
	}

	return rtn;

err_free:
	v4l2_fwnode_endpoint_free(&ov16a1q->ep);
err_return:
	return rtn;
}


static int ov16a1q_register_subdev(struct ov16a1q *ov16a1q)
{
	int rtn = 0;

	v4l2_i2c_subdev_init(&ov16a1q->sd, ov16a1q->client, &ov16a1q_subdev_ops);

	ov16a1q->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
	ov16a1q->sd.dev = &ov16a1q->client->dev;
	ov16a1q->sd.entity.ops = &ov16a1q_subdev_entity_ops;
	ov16a1q->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;
	snprintf(ov16a1q->sd.name, sizeof(ov16a1q->sd.name), AML_SENSOR_NAME, ov16a1q->index);

	ov16a1q->pad.flags = MEDIA_PAD_FL_SOURCE;
	rtn = media_entity_pads_init(&ov16a1q->sd.entity, 1, &ov16a1q->pad);
	if (rtn < 0) {
		dev_err(ov16a1q->dev, "Could not register media entity\n");
		goto err_return;
	}

	rtn = v4l2_async_register_subdev(&ov16a1q->sd);
	if (rtn < 0) {
		dev_err(ov16a1q->dev, "Could not register v4l2 device\n");
		goto err_return;
	}

err_return:
	return rtn;
}

static int ov16a1q_probe(struct i2c_client *client)
{
	struct device *dev = &client->dev;
	struct ov16a1q *ov16a1q;
	int ret = -EINVAL;
	u8 i = 0;


	ov16a1q = devm_kzalloc(dev, sizeof(*ov16a1q), GFP_KERNEL);
	if (!ov16a1q)
		return -ENOMEM;
	dev_err(dev, "i2c dev addr 0x%x, name %s \n", client->addr, client->name);

	ov16a1q->dev = dev;
	ov16a1q->client = client;

	/*
	I2C registration, register address 16 bits, data 8 bits
	*/
	ov16a1q->regmap = devm_regmap_init_i2c(client, &ov16a1q_regmap_config);
	if (IS_ERR(ov16a1q->regmap)) {
		dev_err(dev, "Unable to initialize I2C\n");
		return -ENODEV;
	}

	/*index = 1*/
	if (of_property_read_u32(dev->of_node, "index", &ov16a1q->index)) {
		dev_err(dev, "Failed to read sensor index. default to 0\n");
		ov16a1q->index = 0;
	}


	ret = ov16a1q_parse_endpoint(ov16a1q);
	if (ret) {
		dev_err(ov16a1q->dev, "Error parse endpoint\n");
		goto return_err;
	}

	ret = ov16a1q_parse_power(ov16a1q);
	if (ret) {
		dev_err(ov16a1q->dev, "Error parse power ctrls\n");
		goto free_err;
	}

	mutex_init(&ov16a1q->lock);

	/* Power on the device to match runtime PM state below */
	dev_err(dev, "bef get id. pwdn -1, reset - 1\n");

	ret = ov16a1q_power_on(ov16a1q);
	if (ret < 0) {
		dev_err(dev, "Could not power on the device\n");
		goto free_err;
	}


	for (i = 0; i < sizeof(ov16a1q_i2c_address); i++) {
		ov16a1q->i2c_addr = ov16a1q_i2c_address[i];
		ret = ov16a1q_get_id(ov16a1q);
		if (ret == 0) {
			dev_err(dev, "Success get sensor id for addr 0x%2x\n", ov16a1q->i2c_addr);
			break;
		}
	}

	/*
	 * Initialize the frame format. In particular, ov16a1q->current_mode
	 * and ov16a1q->bpp are set to defaults: ov16a1q_calc_pixel_rate() call
	 * below in ov16a1q_ctrls_init relies on these fields.
	 */
	ov16a1q_entity_init_cfg(&ov16a1q->sd, NULL);

	ret = ov16a1q_ctrls_init(ov16a1q);
	if (ret) {
		dev_err(ov16a1q->dev, "Error ctrls init\n");
		goto free_ctrl;
	}

	ret = ov16a1q_register_subdev(ov16a1q);
	if (ret) {
		dev_err(ov16a1q->dev, "Error register subdev\n");
		goto free_entity;
	}

	v4l2_fwnode_endpoint_free(&ov16a1q->ep);

	dev_info(ov16a1q->dev, "probe done \n");

	return 0;

free_entity:
	media_entity_cleanup(&ov16a1q->sd.entity);
free_ctrl:
	v4l2_ctrl_handler_free(&ov16a1q->ctrls);
	mutex_destroy(&ov16a1q->lock);
free_err:
	v4l2_fwnode_endpoint_free(&ov16a1q->ep);
return_err:
	return ret;
}

static int ov16a1q_remove(struct i2c_client *client)
{
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ov16a1q *ov16a1q = to_ov16a1q(sd);

	v4l2_async_unregister_subdev(sd);
	media_entity_cleanup(&sd->entity);
	v4l2_ctrl_handler_free(sd->ctrl_handler);

	mutex_destroy(&ov16a1q->lock);

	ov16a1q_power_off(ov16a1q);

	return 0;
}

static const struct of_device_id ov16a1q_of_match[] = {
	{ .compatible = "omini, ov16a1q" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, ov16a1q_of_match);

static struct i2c_driver ov16a1q_i2c_driver = {
	.probe_new	= ov16a1q_probe,
	.remove = ov16a1q_remove,
	.driver = {
		.name  = "ov16a1q",
		.pm = &ov16a1q_pm_ops,
		.of_match_table = of_match_ptr(ov16a1q_of_match),
	},
};

module_i2c_driver(ov16a1q_i2c_driver);

MODULE_DESCRIPTION("OVT ov16a1q CMOS Image Sensor Driver");
MODULE_AUTHOR("keke.li");
MODULE_AUTHOR("keke.li <keke.li@amlogic.com>");
MODULE_LICENSE("GPL v2");
