cycle->0
comp->0
true
