
% =======================================================
%                   Analog Summary
% =======================================================
@article{ANLG_PIEEE2000_Gielen,
    title     = {Computer-aided design of analog and mixed-signal integrated circuits},
    author    = {Gielen, Georges GE and Rutenbar, Rob A},
    journal   = pieee,
    volume    = {88},
    number    = {12},
    pages     = {1825--1854},
    year      = {2000},
    publisher = {IEEE},
}
@inproceedings{ANLG_ISPD2000_Rutenbar,
    title     = {Layout tools for analog {ICs} and mixed-signal {SoCs}: a survey},
    author    = {Rutenbar, Rob A and Cohn, John M},
    booktitle = ispd,
    pages     = {76--83},
    year      = {2000},
}


% =======================================================
%                 Analog Sizing
% =======================================================
%{{{
@article{ANLG_TCAD2001_Boyd,
    title     = {Optimal design of a {CMOS} op-amp via geometric programming},
    author    = {Boyd, SP and Lee, TH and others},
    journal   = tcad,
    volume    = {20},
    number    = {1},
    pages     = {1--21},
    year      = {2001},
    publisher = {IEEE},
    abstract  = {geometrical programming},
}
@inproceedings{ANLG_ICCAD2001_Vancorenland,
    author    = {Vancorenland, P. and Van der Plas, G. and Steyaert, M. and Gielen, G. and Sansen, W.},
    title     = {A Layout-aware Synthesis Methodology for {RF} Circuits},
    booktitle = iccad,
    year      = {2001},
    location  = {San Jose, California},
    pages     = {358--362},
    abstract  = {layout aware sizing},
}
@inproceedings{ANLG_ICCAD2001_Daems,
    title     = {Simulation-based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing},
    author    = {Daems, Walter and Gielen, Georges and Sansen, Willy},
    booktitle = iccad,
    year      = {2001},
    pages     = {70--74},
    location  = {San Jose, California},
    abstract  = {fitting into convex model},
} 
@inproceedings{ANLG_ICCAD2002_Hershenson,
    title     = {Design of pipeline analog-to-digital converters via geometric programming},
    author    = {del Mar Hershenson, Maria},
    booktitle = iccad,
    pages     = {317--324},
    year      = {2002},
    abstract  = {geometrical programming}
}
@article{ANLG_TCAD2003_Daems,
    title     = {Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits},
    author    = {Daems, Walter and Gielen, Georges and Sansen, Willy},
    journal   = tcad,
    volume    = {22},
    number    = {5},
    pages     = {517--534},
    year      = {2003},
    publisher = {IEEE},
    abstract  = {iccad01 journal version},
}
@article{ANLG_TODAES2004_Doboli,
    title     = {A two-layer library-based approach to synthesis of analog systems from {VHDL-AMS} specifications},
    author    = {Doboli, Alex and Dhanwada, Nagu and Nunez-Aldana, Adrian and Vemuri, Ranga},
    journal   = todaes,
    volume    = {9},
    number    = {2},
    pages     = {238--271},
    year      = {2004},
    publisher = {ACM},
}
@inproceedings{ANLG_DAC2005_Gielen,
    title     = {Performance space modeling for hierarchical synthesis of analog integrated circuits},
    author    = {Gielen, Georges and McConaghy, Trent and Eeckelaert, Tom},
    booktitle = dac,
    pages     = {881--886},
    year      = {2005},
}
@inproceedings{ANLG_DAC2007_Mcconaghy,
    title     = {Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies},
    author    = {McConaghy, Trent and Palmers, Pieter and Gielen, Georges and Steyaert, Michiel},
    booktitle = dac,
    pages     = {944--947},
    year      = {2007},
}
@article{ANLG_TCAD2008_Castro,
    title     = {An integrated layout-synthesis approach for analog {ICs}},
    author    = {Castro-Lopez, Rafael and Guerra, Oscar and Roca, Elisenda and Fern{\'a}ndez, Francisco V},
    journal   = tcad,
    volume    = {27},
    number    = {7},
    pages     = {1179--1189},
    year      = {2008},
    publisher = {IEEE},
    abstract  = {parastic-aware and physical-aware sizing},
}
@article{ANLG_TCAD2011_Liu,
    title     = {Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques},
    author    = {Liu, Bo and Fern{\'a}ndez, Francisco V and Gielen, Georges GE},
    journal   = tcad,
    volume    = {30},
    number    = {6},
    pages     = {793--805},
    year      = {2011},
    publisher = {IEEE},
}
@inproceedings{ANLG_DAC2014_Wang,
    title     = {Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization},
    author    = {Wang, Ye and Orshansky, Michael and Caramanis, Constantine},
    booktitle = dac,
    pages     = {164:1--164:6},
    year      = {2014},
}
%}}}


% =======================================================
%             Place and Route
% =======================================================
%{{{
@book{ANLG_B1999_Lampaert,
    title     = {{Analog Layout Generation for Performance and Manufacturability}},
    author    = {Lampaert, Koen and Gielen, Georges and Sansen, Willy MC},
    year      = {1999},
    publisher = {Springer},
    abstract  = {[to check]},
}
@inproceedings{ANLG_ICCAD2010_Xiao,
    title     = {Practical Placement and Routing Techniques for Analog Circuit Designs},
    author    = {Linfu Xiao and Evangeline F.Y. Young and Xiaoyong He and K.P. Pun},
    booktitle = iccad,
    year      = {2010},
    pages     = {675--679},
}
@inproceedings{ANLG_DAC2013_Ou,
    title     = {Simultaneous analog placement and routing with current flow and current density considerations},
    author    = {Ou, Hung-Chih and Chien, Hsing-Chih Chang and Chang, Yao-Wen},
    booktitle = dac,
    pages     = {5:1--5:6},
    year      = {2013},
}
%}}}
% ==== place
%{{{
@inproceedings{ANLG_ASPDAC2006_Cho,
    title     = {Fast Substrate Noise-Aware Floorplanning with Preference Directed Graph for Mixed-Signal {SOCs}},
    author    = {M. Cho and H. Shin and D. Z. Pan},
    booktitle = aspdac,
    year      = {2006},
    pages     = {765--770},
}
@inproceedings{ANLG_DAC2008_Lin,
    title     = {Analog placement based on hierarchical module clustering},
    author    = {Lin, Po-Hung and Lin, Shyh-Chang},
    booktitle = dac,
    pages     = {50--55},
    year      = {2008},
    abstract  = {b*-tree based, symmetry \& matching constraints},
}
@inproceedings{ANLG_ICCAD2008_Strasser,
    title     = {Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions},
    author    = {Strasser, Martin and Eick, Michael and Grab, Helmut and Schlichtmann, Ulf and Johannes, Frank M},
    booktitle = iccad,
    pages     = {306--313},
    year      = {2008},
}
@article{ANLG_TCAD2011_Eick,
    title     = {Comprehensive generation of hierarchical placement rules for analog integrated circuits},
    author    = {Eick, Michael and Strasser, Martin and Lu, Kun and Schlichtmann, Ulf and Graeb, Helmut E},
    journal   = tcad,
    volume    = {30},
    number    = {2},
    pages     = {180--193},
    year      = {2011},
    publisher = {IEEE},
}
@inproceedings{ANLG-VLSI_DAT2012_Chen,
    title     = {Challenges and solutions in modern analog placement},
    author    = {Chen, Tung-Chieh and Kuan, Ta-Yu and Hsieh, Chung-Che and Peng, Chi-Chen},
    booktitle = vlsi-dat,
    pages     = {1--4},
    year      = {2012},
}
@article{ANLG_TODAES2016_Wu,
    title   = {Parasitic-Aware Common-Centroid {FinFET} Placement and Routing for Current-Ratio Matching},
    author  = {Wu, Po-Hsun and Lin, Mark Po-Hung and Li, Xin and Ho, Tsung-Yi},
    journal = todaes,
    volume  = {21},
    number  = {3},
    pages   = {39:1--39:22},
    year    = {2016},
}
%}}}
% ==== Route
%{{{
@inproceedings{ANLG_ICCAD1990_Malavasi,
    title     = {A Routing Methodology for Analog Integrated Circuits.},
    author    = {Malavasi, Enrico and Choudhury, Umakanta and Sangiovanni-Vincentelli, Alberto L},
    booktitle = iccad,
    pages     = {202--205},
    year      = {1990},
}
@inproceedings{ANLG_DAC2000_Adler,
    title     = {A current driven routing and verification methodology for analog applications},
    author    = {Adler, Thorsten and Brocke, Hiltrud and Hedrich, Lars and Barke, Erich},
    booktitle = dac,
    pages     = {385--389},
    year      = {2000},
    abstract  = {current density aware routing}
}
@inproceedings{ANLG_ASPDAC2002_Lienig,
    title     = {Electromigration avoidance in analog circuits: two methodologies for current-driven routing},
    author    = {Lienig, Jens and Jerke, Goeran and Adler, Thorsten},
    booktitle = aspdac,
    pages     = {372--378},
    year      = {2002},
}
@inproceedings{ANLG_ASPDAC2003_Lienig,
    title     = {Current-driven wire planning for electromigration avoidance in analog circuits},
    author    = {Lienig, Jens and Jerke, G{\"o}ran},
    booktitle = aspdac,
    pages     = {783--788},
    year      = {2003},
    abstract  = {current density constraint, and electromigration}
}
@inproceedings{ANLG_ICCAD2009_Ozdal,
    title     = {Exact route matching algorithms for analog and mixed signal integrated circuits},
    author    = {Ozdal, Muhammet Mustafa and Hentschke, Renato Fernandes},
    booktitle = iccad,
    pages     = {231--238},
    year      = {2009},
    abstract  = {matching both length and layer information; Dynamic Programming based},
}
@inproceedings{ANLG_ASPDAC2012_Yao,
    title     = {{LEMAR}: A novel length matching routing algorithm for analog and mixed signal circuits},
    author    = {Yao, Hailong and Cai, Yici and Gao, Qiang},
    booktitle = aspdac,
    pages     = {157--162},
    year      = {2012},
}
@inproceedings{ANLG_ICCAD2012_Pan,
    title     = {Configurable analog routing methodology via technology and design constraint unification},
    author    = {Pan, Po-Cheng and Chen, Hung-Ming and Cheng, Yi-Kan and Liu, Jill and Hu, Wei-Yi},
    booktitle = iccad,
    pages     = {620--626},
    year      = {2012},
}
@inproceedings{ANLG_DAC2013_Ho,
    title     = {Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits},
    author    = {Ho, Kuan-Hsien and Ou, Hung-Chih and Chang, Yao-Wen and Tsao, Hui-Fang},
    booktitle = dac,
    pages     = {6:1--6:6},
    year      = {2013},
}
@inproceedings{ANLG_DAC2014_Lin,
    title     = {Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling {DAC}},
    author    = {Lin, Mark Po-Hung and Hsiao, Vincent Wei-Hao and Lin, Chun-Yu},
    booktitle = dac,
    pages     = {165:1--165:6},
    year      = {2014},
}
%}}}


% =======================================================
%             Analog Migration/Retargeting
% =======================================================
%{{{
@inproceedings{ANLG_DAC2005_Bhattacharya,
    title     = {Template-driven parasitic-aware optimization of analog integrated circuit layouts},
    author    = {Bhattacharya, Sambuddha and Jangkrajarng, Nuttorn and Shi, CJ},
    booktitle = dac,
    pages     = {644--647},
    year      = {2005},
    abstract  = {template driven, retargeting/compacting}
}
@inproceedings{ANLG_GLSVLSI2010_Liu,
    title     = {Performance-constrained template-driven retargeting for analog and {RF} layouts},
    author    = {Liu, Zheng and Zhang, Lihong},
    booktitle = glsvlsi,
    pages     = {429--434},
    year      = {2010},
    abstract  = {template driven},
}
@inproceedings{ANLG_ICCAD2011_Weng,
    title     = {Fast analog layout prototyping for nanometer design migration},
    author    = {Weng, Yi-Peng and Chen, Hung-Ming and Chen, Tung-Chieh and Pan, Po-Cheng and Chen, Chien-Hung and Chen, Wei-Zen},
    booktitle = iccad,
    pages     = {517--522},
    year      = {2011},
    abstract  = {multiple migration results w. different ratios},
}
@inproceedings{ANLG_ICCAD2013_Chin,
    title     = {Efficient analog layout prototyping by layout reuse with routing preservation},
    author    = {Chin, Ching-Yu and Pan, Po-Cheng and Chen, Hung-Ming and Chen, Tung-Chieh and Lin, Jou-Chun},
    booktitle = iccad,
    pages     = {40--47},
    year      = {2013},
}
%}}}


% =======================================================
%                 Model -- Analog
% =======================================================
@article{ANLG_MDAT2014_Gong,
    title     = {Variability-aware parametric yield estimation for analog/mixed-signal circuits: concepts, algorithms, and challenges},
    author    = {Gong, Fang and Shi, Yiyu and Yu, Hao and He, Lei},
    journal   = mdat,
    volume    = {31},
    number    = {4},
    pages     = {6--15},
    year      = {2014},
    publisher = {IEEE},
}

