# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AES_encryption.srcs/sources_1/new/AddRoundKeys.vhd" \
"../../../../AES_encryption.srcs/sim_1/new/tb_ARK.vhd" \

# Do not sort compile order
nosort
