INFO-FLOW: Workspace D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline opened at Sun Dec 06 12:04:29 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/Artix-7/Artix-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Artix-7/Artix-7'.
Execute     set_part xc7a12ticsg325-1L 
Execute       ap_part_info -name xc7a12ticsg325-1L -data single -quiet 
Command       ap_part_info done; 0.484 sec.
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       add_library xilinx/artix7/artix7:xc7a12ti:-csg325:-1L 
Execute         get_default_platform 
Execute         license_isbetapart xc7a12ti 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.146 sec.
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.198 sec.
Command         ap_source done; 0.198 sec.
Execute         ap_part_info -data single -name xc7a12ti-csg325-1L 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data resources 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute         config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.277 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a12ti-csg325-1L'
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       get_default_platform 
Command     set_part done; 0.89 sec.
Execute     ap_part_info -data single -name xc7a12ticsg325-1L 
Execute     ap_part_info -name xc7a12ticsg325-1L -data resources 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.927 sec.
Execute   set_part xc7a12ticsg325-1L 
Execute     ap_part_info -name xc7a12ticsg325-1L -data single -quiet 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     add_library xilinx/artix7/artix7:xc7a12ti:-csg325:-1L 
Execute       get_default_platform 
Execute       license_isbetapart xc7a12ti 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.173 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.231 sec.
Command       ap_source done; 0.232 sec.
Execute       ap_part_info -data single -name xc7a12ti-csg325-1L 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data resources 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       config_chip_info -quiet -resource {SLICE 3650} {LUT 8000} {FF 16000} {DSP48E 40} {BRAM 40} {URAM 0} 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.296 sec.
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute     get_default_platform 
Command   set_part done; 0.491 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./lab2_fpga_lql/solution2_pipeline/directives.tcl 
Execute     set_directive_pipeline -II 1 single_conv_calculate/single_conv_calculate_label0 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_calculate/single_conv_calculate_label1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_pool_calculate/single_pool_calculate_label2 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_pool_calculate/single_pool_calculate_label3 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 conv_line_buffer_shift_1_bit/conv_line_buffer_shift_1_bit_label4 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 conv_line_buffer_shift_1_bit/conv_line_buffer_shift_1_bit_label5 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 conv_line_buffer_shift_1_bit/conv_line_buffer_shift_1_bit_label6 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 conv_line_buffer_shift_1_bit/conv_line_buffer_shift_1_bit_label7 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 pool_line_buffer_shift_1_bit/pool_line_buffer_shift_1_bit_label8 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label9 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label10 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label11 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label12 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label13 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label14 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label15 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label16 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label17 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label18 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_pipeline -II 1 single_conv_test/single_conv_test_label19 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Command   ap_source done; 0.251 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv.cpp as C++
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
Execute       is_encrypted conv.cpp 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp
Command       clang done; 1.778 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.323 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp"  -o "D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/useless.bc
Command       clang done; 1.811 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/.systemc_flag -quiet -fix-errors D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.238 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/all.directive.json -quiet -fix-errors D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.527 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Command       ap_eval done; 0.253 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.56 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.169 sec.
Command       tidy_31 done; 0.781 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.279 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.bc
Command       clang done; 1.92 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv.g.bc -hls-opt -except-internalize single_conv_test -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g 
Command       llvm-ld done; 1.656 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 146.441 ; gain = 54.773
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.pp.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.929 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top single_conv_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.0.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.165 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.1.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'pool_line_buffer_shift_1_bit' into 'single_conv_test' (conv.cpp:185) automatically.
Command         transform done; 0.236 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.2.prechk.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 146.441 ; gain = 54.773
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.g.1.bc to D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.1.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'single_pool_calculate' (conv.cpp:44:5).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_pool_calculate_label2' (conv.cpp:45) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_pool_calculate_label3' (conv.cpp:47) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'single_conv_calculate' (conv.cpp:30:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_calculate_label0' (conv.cpp:31) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_calculate_label1' (conv.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pool_line_buffer_shift_1_bit' (conv.cpp:88).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'pool_line_buffer_shift_1_bit_label8' (conv.cpp:99) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_line_buffer_shift_1_bit' (conv.cpp:54).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label4' (conv.cpp:63) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label5' (conv.cpp:65) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label6' (conv.cpp:76) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_line_buffer_shift_1_bit_label7' (conv.cpp:78) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'single_conv_test_label9' (conv.cpp:109) in function 'single_conv_test' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label10' (conv.cpp:110) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'single_conv_test_label11' (conv.cpp:113) in function 'single_conv_test' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label12' (conv.cpp:117) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label13' (conv.cpp:120) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label14' (conv.cpp:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label15' (conv.cpp:127) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label16' (conv.cpp:143) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label17' (conv.cpp:148) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label18' (conv.cpp:150) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'single_conv_test_label19' (conv.cpp:161) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'single_pool_calculate_label2' (conv.cpp:45) in function 'single_pool_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_pool_calculate_label3' (conv.cpp:47) in function 'single_pool_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_calculate_label0' (conv.cpp:31) in function 'single_conv_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_calculate_label1' (conv.cpp:33) in function 'single_conv_calculate' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'pool_line_buffer_shift_1_bit_label8' (conv.cpp:99) in function 'pool_line_buffer_shift_1_bit' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label4' (conv.cpp:63) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label5' (conv.cpp:65) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label6' (conv.cpp:76) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv_line_buffer_shift_1_bit_label7' (conv.cpp:78) in function 'conv_line_buffer_shift_1_bit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label10' (conv.cpp:110) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label12' (conv.cpp:117) in function 'single_conv_test' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label13' (conv.cpp:120) in function 'single_conv_test' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label14' (conv.cpp:125) in function 'single_conv_test' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label15' (conv.cpp:127) in function 'single_conv_test' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label16' (conv.cpp:143) in function 'single_conv_test' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label17' (conv.cpp:148) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label18' (conv.cpp:150) in function 'single_conv_test' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'single_conv_test_label19' (conv.cpp:161) in function 'single_conv_test' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'go_up' (conv.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_output' (conv.cpp:106) in dimension 2 automatically.
Command         transform done; 1.845 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.1.tmp.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'single_conv_calculate' (conv.cpp:34:2)...8 expression(s) balanced.
Command         transform done; 0.574 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 156.441 ; gain = 64.773
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.2.bc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'single_pool_calculate' to 'single_pool_calculat' (conv.cpp:48:2)
WARNING: [XFORM 203-631] Renaming function 'single_conv_calculate' to 'single_conv_calculat' (conv.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'pool_line_buffer_shift_1_bit' to 'pool_line_buffer_shi' (conv.cpp:91:1)
WARNING: [XFORM 203-631] Renaming function 'conv_line_buffer_shift_1_bit' to 'conv_line_buffer_shi' (conv.cpp:58:1)
Command         transform done; 1.783 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 192.484 ; gain = 100.816
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.871 sec.
Command     elaborate done; 15.851 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'single_conv_test' ...
Execute       ap_set_top_model single_conv_test 
Execute       get_model_list single_conv_test -filter all-wo-channel -topdown 
Execute       preproc_iomode -model single_conv_test 
Execute       preproc_iomode -model pool_line_buffer_shi 
Execute       preproc_iomode -model single_pool_calculat 
Execute       preproc_iomode -model conv_line_buffer_shi 
Execute       preproc_iomode -model single_conv_calculat 
Execute       get_model_list single_conv_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO-FLOW: Configuring Module : single_conv_calculat ...
Execute       set_default_model single_conv_calculat 
Execute       apply_spec_resource_limit single_conv_calculat 
INFO-FLOW: Configuring Module : conv_line_buffer_shi ...
Execute       set_default_model conv_line_buffer_shi 
Execute       apply_spec_resource_limit conv_line_buffer_shi 
INFO-FLOW: Configuring Module : single_pool_calculat ...
Execute       set_default_model single_pool_calculat 
Execute       apply_spec_resource_limit single_pool_calculat 
INFO-FLOW: Configuring Module : pool_line_buffer_shi ...
Execute       set_default_model pool_line_buffer_shi 
Execute       apply_spec_resource_limit pool_line_buffer_shi 
INFO-FLOW: Configuring Module : single_conv_test ...
Execute       set_default_model single_conv_test 
Execute       apply_spec_resource_limit single_conv_test 
INFO-FLOW: Model list for preprocess: single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO-FLOW: Preprocessing Module: single_conv_calculat ...
Execute       set_default_model single_conv_calculat 
Execute       cdfg_preprocess -model single_conv_calculat 
Execute       rtl_gen_preprocess single_conv_calculat 
INFO-FLOW: Preprocessing Module: conv_line_buffer_shi ...
Execute       set_default_model conv_line_buffer_shi 
Execute       cdfg_preprocess -model conv_line_buffer_shi 
Execute       rtl_gen_preprocess conv_line_buffer_shi 
INFO-FLOW: Preprocessing Module: single_pool_calculat ...
Execute       set_default_model single_pool_calculat 
Execute       cdfg_preprocess -model single_pool_calculat 
Execute       rtl_gen_preprocess single_pool_calculat 
INFO-FLOW: Preprocessing Module: pool_line_buffer_shi ...
Execute       set_default_model pool_line_buffer_shi 
Execute       cdfg_preprocess -model pool_line_buffer_shi 
Execute       rtl_gen_preprocess pool_line_buffer_shi 
INFO-FLOW: Preprocessing Module: single_conv_test ...
Execute       set_default_model single_conv_test 
Execute       cdfg_preprocess -model single_conv_test 
Command       cdfg_preprocess done; 0.44 sec.
Execute       rtl_gen_preprocess single_conv_test 
INFO-FLOW: Model list for synthesis: single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_conv_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model single_conv_calculat 
Execute       schedule -model single_conv_calculat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'single_conv_calculat'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_conv_load_8', conv.cpp:34) on array 'cal_conv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_conv'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111]  Elapsed time: 19.453 seconds; current allocated memory: 151.033 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.verbose.sched.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.sched.adb -f 
INFO-FLOW: Finish scheduling single_conv_calculat.
Execute       set_default_model single_conv_calculat 
Execute       bind -model single_conv_calculat 
BIND OPTION: model=single_conv_calculat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 151.186 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.verbose.bind.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.bind.adb -f 
INFO-FLOW: Finish binding single_conv_calculat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_line_buffer_shi 
Execute       schedule -model conv_line_buffer_shi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_line_buffer_shi'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_line_buffer_shi' (Function: conv_line_buffer_shi): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('3_write_ln67', conv.cpp:67) of variable 'cal_conv_load_11', conv.cpp:67 on array 'cal_conv' and 'load' operation ('cal_conv_load', conv.cpp:58) on array 'cal_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_conv_load_11', conv.cpp:67) on array 'cal_conv' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_line_buffer_loa_8', conv.cpp:82) on array 'conv_line_buffer' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_line_buffer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.501 sec.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 151.377 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.verbose.sched.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.sched.adb -f 
INFO-FLOW: Finish scheduling conv_line_buffer_shi.
Execute       set_default_model conv_line_buffer_shi 
Execute       bind -model conv_line_buffer_shi 
BIND OPTION: model=conv_line_buffer_shi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 151.516 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.verbose.bind.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.bind.adb -f 
INFO-FLOW: Finish binding conv_line_buffer_shi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_pool_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model single_pool_calculat 
Execute       schedule -model single_pool_calculat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'single_pool_calculat'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('cal_pool_load_2', conv.cpp:48) on array 'cal_pool' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_pool'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 151.620 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.verbose.sched.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.sched.adb -f 
INFO-FLOW: Finish scheduling single_pool_calculat.
Execute       set_default_model single_pool_calculat 
Execute       bind -model single_pool_calculat 
BIND OPTION: model=single_pool_calculat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 151.759 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.verbose.bind.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.bind.adb -f 
INFO-FLOW: Finish binding single_pool_calculat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool_line_buffer_shi 
Execute       schedule -model pool_line_buffer_shi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pool_line_buffer_shi'.
WARNING: [SCHED 204-68] The II Violation in module 'pool_line_buffer_shi' (Function: pool_line_buffer_shi): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('1_write_ln95', conv.cpp:95) of variable 'cal_pool_load_1', conv.cpp:95 on array 'cal_pool' and 'load' operation ('go_up', conv.cpp:91) on array 'cal_pool'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pool_line_buffer_loa_4', conv.cpp:99) on array 'pool_line_buffer' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool_line_buffer'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('1_write_ln96', conv.cpp:96) of variable 'data', conv.cpp:88 on array 'cal_pool' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cal_pool'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.229 sec.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 151.846 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.verbose.sched.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.sched.adb -f 
INFO-FLOW: Finish scheduling pool_line_buffer_shi.
Execute       set_default_model pool_line_buffer_shi 
Execute       bind -model pool_line_buffer_shi 
BIND OPTION: model=pool_line_buffer_shi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 151.919 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.verbose.bind.rpt 
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.bind.adb -f 
INFO-FLOW: Finish binding pool_line_buffer_shi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model single_conv_test 
Execute       schedule -model single_conv_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'single_conv_test_label9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'single_conv_test_label11'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1)
   between 'call' operation ('_ln166', conv.cpp:166) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1)
   between 'call' operation ('out_129_1', conv.cpp:154) to 'single_conv_calculat' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 227, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 242, distance = 1, offset = 1)
   between 'call' operation ('out_129_3', conv.cpp:154) to 'single_conv_calculat' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
WARNING: [SCHED 204-68] The II Violation in module 'single_conv_test' (Loop: single_conv_test_label11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('_ln156', conv.cpp:156) to 'conv_line_buffer_shi' and 'store' operation ('0_write_ln131', conv.cpp:131) of variable 'imgtotal_load', conv.cpp:117 on array 'cal_conv'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.231 sec.
INFO: [HLS 200-111]  Elapsed time: 3.379 seconds; current allocated memory: 156.349 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       syn_report done; 2.025 sec.
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.sched.adb -f 
Command       db_write done; 0.551 sec.
INFO-FLOW: Finish scheduling single_conv_test.
Execute       set_default_model single_conv_test 
Execute       bind -model single_conv_test 
BIND OPTION: model=single_conv_test
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.028 sec.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 168.549 MB.
Execute       syn_report -verbosereport -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.verbose.bind.rpt 
Command       syn_report done; 1.14 sec.
Execute       db_write -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.bind.adb -f 
Command       db_write done; 0.636 sec.
INFO-FLOW: Finish binding single_conv_test.
Execute       get_model_list single_conv_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess single_conv_calculat 
Execute       rtl_gen_preprocess conv_line_buffer_shi 
Execute       rtl_gen_preprocess single_pool_calculat 
Execute       rtl_gen_preprocess pool_line_buffer_shi 
Execute       rtl_gen_preprocess single_conv_test 
INFO-FLOW: Model list for RTL generation: single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_conv_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model single_conv_calculat -vendor xilinx -mg_file D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_conv_calculat'.
INFO: [HLS 200-111]  Elapsed time: 1.894 seconds; current allocated memory: 168.953 MB.
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl single_conv_calculat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/systemc/single_conv_calculat -synmodules single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test 
Execute       gen_rtl single_conv_calculat -style xilinx -f -lang vhdl -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/vhdl/single_conv_calculat 
Execute       gen_rtl single_conv_calculat -style xilinx -f -lang vlog -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/verilog/single_conv_calculat 
Execute       syn_report -csynth -model single_conv_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_conv_calculat_csynth.rpt 
Execute       syn_report -rtlxml -model single_conv_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_conv_calculat_csynth.xml 
Execute       syn_report -verbosereport -model single_conv_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.verbose.rpt 
Execute       db_write -model single_conv_calculat -f -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info single_conv_calculat -p D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_line_buffer_shi -vendor xilinx -mg_file D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_line_buffer_shi'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 169.360 MB.
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_line_buffer_shi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/systemc/conv_line_buffer_shi -synmodules single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test 
Execute       gen_rtl conv_line_buffer_shi -style xilinx -f -lang vhdl -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/vhdl/conv_line_buffer_shi 
Execute       gen_rtl conv_line_buffer_shi -style xilinx -f -lang vlog -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/verilog/conv_line_buffer_shi 
Execute       syn_report -csynth -model conv_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/conv_line_buffer_shi_csynth.rpt 
Execute       syn_report -rtlxml -model conv_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/conv_line_buffer_shi_csynth.xml 
Execute       syn_report -verbosereport -model conv_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.verbose.rpt 
Command       syn_report done; 0.821 sec.
Execute       db_write -model conv_line_buffer_shi -f -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.adb 
Execute       gen_tb_info conv_line_buffer_shi -p D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_pool_calculat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model single_pool_calculat -vendor xilinx -mg_file D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_pool_calculat'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 169.745 MB.
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl single_pool_calculat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/systemc/single_pool_calculat -synmodules single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test 
Execute       gen_rtl single_pool_calculat -style xilinx -f -lang vhdl -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/vhdl/single_pool_calculat 
Execute       gen_rtl single_pool_calculat -style xilinx -f -lang vlog -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/verilog/single_pool_calculat 
Execute       syn_report -csynth -model single_pool_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_pool_calculat_csynth.rpt 
Execute       syn_report -rtlxml -model single_pool_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_pool_calculat_csynth.xml 
Execute       syn_report -verbosereport -model single_pool_calculat -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.verbose.rpt 
Execute       db_write -model single_pool_calculat -f -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.adb 
Execute       gen_tb_info single_pool_calculat -p D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_line_buffer_shi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool_line_buffer_shi -vendor xilinx -mg_file D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_line_buffer_shi'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 169.998 MB.
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool_line_buffer_shi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/systemc/pool_line_buffer_shi -synmodules single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test 
Execute       gen_rtl pool_line_buffer_shi -style xilinx -f -lang vhdl -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/vhdl/pool_line_buffer_shi 
Execute       gen_rtl pool_line_buffer_shi -style xilinx -f -lang vlog -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/verilog/pool_line_buffer_shi 
Execute       syn_report -csynth -model pool_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/pool_line_buffer_shi_csynth.rpt 
Execute       syn_report -rtlxml -model pool_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/pool_line_buffer_shi_csynth.xml 
Execute       syn_report -verbosereport -model pool_line_buffer_shi -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.verbose.rpt 
Execute       db_write -model pool_line_buffer_shi -f -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.adb 
Execute       gen_tb_info pool_line_buffer_shi -p D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model single_conv_test -vendor xilinx -mg_file D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/imgtotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/weitotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'single_conv_test/outtotal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'single_conv_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'single_conv_test_cal_conv' to 'single_conv_test_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_kernel' to 'single_conv_test_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_line_buffer' to 'single_conv_test_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_cal_pool' to 'single_conv_test_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_pool_line_buffer' to 'single_conv_test_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_0' to 'single_conv_test_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_1' to 'single_conv_test_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_2' to 'single_conv_test_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_3' to 'single_conv_test_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_4' to 'single_conv_test_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_conv_output_5' to 'single_conv_test_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'single_conv_test_img' to 'single_conv_test_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_conv_test'.
Command       create_rtl_model done; 11.237 sec.
INFO: [HLS 200-111]  Elapsed time: 11.67 seconds; current allocated memory: 204.345 MB.
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl single_conv_test -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/systemc/single_conv_test -synmodules single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test 
Command       gen_rtl done; 0.433 sec.
Execute       gen_rtl single_conv_test -istop -style xilinx -f -lang vhdl -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/vhdl/single_conv_test 
Command       gen_rtl done; 0.406 sec.
Execute       gen_rtl single_conv_test -istop -style xilinx -f -lang vlog -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/verilog/single_conv_test 
Command       gen_rtl done; 0.788 sec.
Execute       syn_report -csynth -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_conv_test_csynth.rpt 
Execute       syn_report -rtlxml -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/syn/report/single_conv_test_csynth.xml 
Execute       syn_report -verbosereport -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.verbose.rpt 
Command       syn_report done; 1.066 sec.
Execute       db_write -model single_conv_test -f -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.adb 
Command       db_write done; 0.953 sec.
Execute       gen_tb_info single_conv_test -p D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test 
Execute       export_constraint_db -f -tool general -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.constraint.tcl 
Execute       syn_report -designview -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.design.xml 
Command       syn_report done; 0.29 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model single_conv_test -o D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks single_conv_test 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain single_conv_test 
INFO-FLOW: Model list for RTL component generation: single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO-FLOW: Handling components in module [single_conv_calculat] ... 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
INFO-FLOW: Handling components in module [conv_line_buffer_shi] ... 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
INFO-FLOW: Handling components in module [single_pool_calculat] ... 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
INFO-FLOW: Handling components in module [pool_line_buffer_shi] ... 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
INFO-FLOW: Handling components in module [single_conv_test] ... 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
INFO-FLOW: Found component single_conv_test_bkb.
INFO-FLOW: Append model single_conv_test_bkb
INFO-FLOW: Found component single_conv_test_cud.
INFO-FLOW: Append model single_conv_test_cud
INFO-FLOW: Found component single_conv_test_dEe.
INFO-FLOW: Append model single_conv_test_dEe
INFO-FLOW: Found component single_conv_test_eOg.
INFO-FLOW: Append model single_conv_test_eOg
INFO-FLOW: Found component single_conv_test_fYi.
INFO-FLOW: Append model single_conv_test_fYi
INFO-FLOW: Found component single_conv_test_g8j.
INFO-FLOW: Append model single_conv_test_g8j
INFO-FLOW: Found component single_conv_test_mb6.
INFO-FLOW: Append model single_conv_test_mb6
INFO-FLOW: Append model single_conv_calculat
INFO-FLOW: Append model conv_line_buffer_shi
INFO-FLOW: Append model single_pool_calculat
INFO-FLOW: Append model pool_line_buffer_shi
INFO-FLOW: Append model single_conv_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: single_conv_test_bkb single_conv_test_cud single_conv_test_dEe single_conv_test_eOg single_conv_test_fYi single_conv_test_g8j single_conv_test_mb6 single_conv_calculat conv_line_buffer_shi single_pool_calculat pool_line_buffer_shi single_conv_test
INFO-FLOW: To file: write model single_conv_test_bkb
INFO-FLOW: To file: write model single_conv_test_cud
INFO-FLOW: To file: write model single_conv_test_dEe
INFO-FLOW: To file: write model single_conv_test_eOg
INFO-FLOW: To file: write model single_conv_test_fYi
INFO-FLOW: To file: write model single_conv_test_g8j
INFO-FLOW: To file: write model single_conv_test_mb6
INFO-FLOW: To file: write model single_conv_calculat
INFO-FLOW: To file: write model conv_line_buffer_shi
INFO-FLOW: To file: write model single_pool_calculat
INFO-FLOW: To file: write model pool_line_buffer_shi
INFO-FLOW: To file: write model single_conv_test
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.208 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.291 sec.
Command       ap_source done; 0.291 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_bkb_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_cud_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_dEe_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_eOg_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_fYi_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_g8j_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'single_conv_test_mb6_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Command       ap_source done; 0.731 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.231 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=single_conv_test xml_exists=0
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute         source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute         source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute         ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Command       ap_source done; 0.208 sec.
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.compgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.constraint.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.rtl_wrap.cfg.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.compgen.dataonly.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.constraint.tcl 
Execute       sc_get_clocks single_conv_test 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data names -quiet 
Execute       ap_part_info -name xc7a12ti-csg325-1L -data info -quiet 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_calculat.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/conv_line_buffer_shi.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_pool_calculat.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/pool_line_buffer_shi.tbgen.tcl 
Execute       source D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/single_conv_test.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/Desktop/fpga_lab_2/lab2_fpga_lql/solution2_pipeline/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 316.578 ; gain = 224.910
INFO: [VHDL 208-304] Generating VHDL RTL for single_conv_test.
INFO: [VLOG 209-307] Generating Verilog RTL for single_conv_test.
Command     autosyn done; 38.955 sec.
Command   csynth_design done; 54.817 sec.
Command ap_source done; 56.528 sec.
Execute cleanup_all 
