Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 11:52:28 2021
| Host         : LAPTOP-BMHAFMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: feature_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: four_00Hz/set_freq_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: six_25MHz/set_freq_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: three_81Hz/set_freq_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: twenty_kHz/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c10/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c4/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c5/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c6/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c7/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c8/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/c9/set_freq_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vol/save_temp_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vol/three_81Hz/set_freq_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: vol/twenty_kHz/set_freq_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 969 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.185        0.000                      0                  844        0.098        0.000                      0                  844        4.500        0.000                       0                   430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.185        0.000                      0                  844        0.098        0.000                      0                  844        4.500        0.000                       0                   430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/set_freq_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 2.517ns (37.580%)  route 4.181ns (62.420%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.593    11.635    six_25MHz/clear
    SLICE_X29Y52         LUT2 (Prop_lut2_I0_O)        0.150    11.785 r  six_25MHz/set_freq_i_1__8/O
                         net (fo=1, routed)           0.000    11.785    six_25MHz/set_freq_i_1__8_n_0
    SLICE_X29Y52         FDRE                                         r  six_25MHz/set_freq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  six_25MHz/set_freq_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.047    14.970    six_25MHz/set_freq_reg
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.367ns (38.301%)  route 3.813ns (61.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.225    11.267    six_25MHz/clear
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.367ns (38.301%)  route 3.813ns (61.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.225    11.267    six_25MHz/clear
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.367ns (38.301%)  route 3.813ns (61.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.225    11.267    six_25MHz/clear
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 vol/c7/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vol/c7/set_freq_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 3.203ns (48.554%)  route 3.394ns (51.446%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.536     5.057    vol/c7/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  vol/c7/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  vol/c7/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.854     6.367    vol/c7/COUNT_reg[2]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.024 r  vol/c7/i__carry_i_7__4/CO[3]
                         net (fo=1, routed)           0.000     7.024    vol/c7/i__carry_i_7__4_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  vol/c7/i__carry_i_6__4/CO[3]
                         net (fo=1, routed)           0.000     7.141    vol/c7/i__carry_i_6__4_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.258 r  vol/c7/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     7.258    vol/c7/i__carry_i_5__4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  vol/c7/i__carry__0_i_7__4/CO[3]
                         net (fo=1, routed)           0.000     7.375    vol/c7/i__carry__0_i_7__4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.492 r  vol/c7/i__carry__0_i_6__4/CO[3]
                         net (fo=1, routed)           0.000     7.492    vol/c7/i__carry__0_i_6__4_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.609 r  vol/c7/i__carry__0_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     7.609    vol/c7/i__carry__0_i_5__4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.924 f  vol/c7/i__carry__1_i_5__4/O[3]
                         net (fo=1, routed)           0.942     8.866    vol/c7/p_0_in[28]
    SLICE_X41Y80         LUT3 (Prop_lut3_I1_O)        0.307     9.173 r  vol/c7/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000     9.173    vol/c7/i__carry__1_i_2__4_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.743 r  vol/c7/COUNT0_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.598    11.341    vol/c7/clear
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.313    11.654 r  vol/c7/set_freq_i_1__4/O
                         net (fo=1, routed)           0.000    11.654    vol/c7/set_freq_i_1__4_n_0
    SLICE_X44Y73         FDRE                                         r  vol/c7/set_freq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.423    14.764    vol/c7/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  vol/c7/set_freq_reg/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)        0.029    15.016    vol/c7/set_freq_reg
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.367ns (39.272%)  route 3.660ns (60.728%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.072    11.114    six_25MHz/clear
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.367ns (39.272%)  route 3.660ns (60.728%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.072    11.114    six_25MHz/clear
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.367ns (39.272%)  route 3.660ns (60.728%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.072    11.114    six_25MHz/clear
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[26]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 six_25MHz/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.367ns (39.272%)  route 3.660ns (60.728%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.566     5.087    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  six_25MHz/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  six_25MHz/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.647     6.190    six_25MHz/COUNT_reg[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.770 r  six_25MHz/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.770    six_25MHz/COUNT_reg[0]_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  six_25MHz/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.884    six_25MHz/COUNT_reg[0]_i_13_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  six_25MHz/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.998    six_25MHz/COUNT_reg[0]_i_12_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  six_25MHz/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.112    six_25MHz/COUNT_reg[0]_i_14_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  six_25MHz/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.226    six_25MHz/COUNT_reg[0]_i_16_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  six_25MHz/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.001     7.341    six_25MHz/COUNT_reg[0]_i_15_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  six_25MHz/COUNT_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.989     8.664    six_25MHz/COUNT_reg[0]_i_10_n_6
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.303     8.967 r  six_25MHz/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.951     9.918    six_25MHz/COUNT[0]_i_3_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.042 r  six_25MHz/COUNT[0]_i_1/O
                         net (fo=32, routed)          1.072    11.114    six_25MHz/clear
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.438    14.779    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[27]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    six_25MHz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 vol/c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vol/c5/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 2.949ns (50.581%)  route 2.881ns (49.419%))
  Logic Levels:           10  (CARRY4=9 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.539     5.060    vol/c5/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y79         FDRE                                         r  vol/c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  vol/c5/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.825     6.403    vol/c5/COUNT_reg[1]
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.059 r  vol/c5/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     7.059    vol/c5/i__carry_i_7__2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  vol/c5/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.173    vol/c5/i__carry_i_6__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  vol/c5/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.287    vol/c5/i__carry_i_5__2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  vol/c5/i__carry__0_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     7.401    vol/c5/i__carry__0_i_7__2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  vol/c5/i__carry__0_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    vol/c5/i__carry__0_i_6__2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  vol/c5/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.629    vol/c5/i__carry__0_i_5__2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  vol/c5/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.743    vol/c5/i__carry__1_i_5__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.965 f  vol/c5/i__carry__1_i_4__2/O[0]
                         net (fo=1, routed)           0.962     8.927    vol/c5/p_0_in[29]
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.299     9.226 r  vol/c5/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     9.226    vol/c5/i__carry__1_i_2__2_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.796 r  vol/c5/COUNT0_inferred__0/i__carry__1/CO[2]
                         net (fo=32, routed)          1.094    10.890    vol/c5/clear
    SLICE_X34Y86         FDRE                                         r  vol/c5/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.429    14.770    vol/c5/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  vol/c5/COUNT_reg[28]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.713    14.295    vol/c5/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vol/twenty_kHz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vol/twenty_kHz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.563     1.446    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  vol/twenty_kHz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vol/twenty_kHz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    vol/twenty_kHz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  vol/twenty_kHz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    vol/twenty_kHz/COUNT_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  vol/twenty_kHz/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    vol/twenty_kHz/COUNT_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.829     1.957    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    vol/twenty_kHz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vol/twenty_kHz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vol/twenty_kHz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.563     1.446    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  vol/twenty_kHz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vol/twenty_kHz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    vol/twenty_kHz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  vol/twenty_kHz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    vol/twenty_kHz/COUNT_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  vol/twenty_kHz/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    vol/twenty_kHz/COUNT_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.829     1.957    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    vol/twenty_kHz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  six_25MHz/COUNT_reg[24]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.935    six_25MHz/COUNT_reg[24]_i_1__8_n_7
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  six_25MHz/COUNT_reg[24]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.946    six_25MHz/COUNT_reg[24]_i_1__8_n_5
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vol/twenty_kHz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vol/twenty_kHz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.563     1.446    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  vol/twenty_kHz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vol/twenty_kHz/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.125     1.736    vol/twenty_kHz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  vol/twenty_kHz/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    vol/twenty_kHz/COUNT_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  vol/twenty_kHz/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    vol/twenty_kHz/COUNT_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.829     1.957    vol/twenty_kHz/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  vol/twenty_kHz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    vol/twenty_kHz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  six_25MHz/COUNT_reg[24]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     1.971    six_25MHz/COUNT_reg[24]_i_1__8_n_6
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  six_25MHz/COUNT_reg[24]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.971    six_25MHz/COUNT_reg[24]_i_1__8_n_4
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  six_25MHz/COUNT_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  six_25MHz/COUNT_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.920    six_25MHz/COUNT_reg[24]_i_1__8_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  six_25MHz/COUNT_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.974    six_25MHz/COUNT_reg[28]_i_1__8_n_7
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  six_25MHz/COUNT_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.920    six_25MHz/COUNT_reg[24]_i_1__8_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  six_25MHz/COUNT_reg[28]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.985    six_25MHz/COUNT_reg[28]_i_1__8_n_5
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 six_25MHz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            six_25MHz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.564     1.447    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  six_25MHz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  six_25MHz/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    six_25MHz/COUNT_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  six_25MHz/COUNT_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.881    six_25MHz/COUNT_reg[20]_i_1__8_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  six_25MHz/COUNT_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.920    six_25MHz/COUNT_reg[24]_i_1__8_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  six_25MHz/COUNT_reg[28]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.010    six_25MHz/COUNT_reg[28]_i_1__8_n_6
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    six_25MHz/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  six_25MHz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    six_25MHz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y79   vol/c4/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y79   vol/c4/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   vol/c4/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   vol/c4/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   vol/c4/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   vol/c4/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y81   vol/c4/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y81   vol/c4/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y81   vol/c4/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y79   vol/c4/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y79   vol/c4/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   vol/c4/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   vol/c4/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   vol/c4/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   vol/c4/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   twenty_kHz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   vol/c9/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   vol/c9/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   vol/c9/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   vol/c4/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   vol/c4/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y82   vol/c4/COUNT_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y82   vol/c4/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76   vol/c6/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76   vol/c6/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76   vol/c6/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   vol/c6/COUNT_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   vol/c6/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77   vol/c6/COUNT_reg[9]/C



