
centos-preinstalled/sbcdec:     file format elf32-littlearm


Disassembly of section .init:

000087f8 <.init>:
    87f8:	push	{r3, lr}
    87fc:	bl	8b04 <close@plt+0x1d8>
    8800:	pop	{r3, pc}

Disassembly of section .plt:

00008804 <raise@plt-0x14>:
    8804:	push	{lr}		; (str lr, [sp, #-4]!)
    8808:	ldr	lr, [pc, #4]	; 8814 <raise@plt-0x4>
    880c:	add	lr, pc, lr
    8810:	ldr	pc, [lr, #8]!
    8814:	andeq	r5, r1, ip, ror #15

00008818 <raise@plt>:
    8818:	add	ip, pc, #0, 12
    881c:	add	ip, ip, #86016	; 0x15000
    8820:	ldr	pc, [ip, #2028]!	; 0x7ec

00008824 <read@plt>:
    8824:	add	ip, pc, #0, 12
    8828:	add	ip, ip, #86016	; 0x15000
    882c:	ldr	pc, [ip, #2020]!	; 0x7e4

00008830 <free@plt>:
    8830:	add	ip, pc, #0, 12
    8834:	add	ip, ip, #86016	; 0x15000
    8838:	ldr	pc, [ip, #2012]!	; 0x7dc

0000883c <memcpy@plt>:
    883c:	add	ip, pc, #0, 12
    8840:	add	ip, ip, #86016	; 0x15000
    8844:	ldr	pc, [ip, #2004]!	; 0x7d4

00008848 <__stack_chk_fail@plt>:
    8848:	add	ip, pc, #0, 12
    884c:	add	ip, ip, #86016	; 0x15000
    8850:	ldr	pc, [ip, #1996]!	; 0x7cc

00008854 <__xstat@plt>:
    8854:	add	ip, pc, #0, 12
    8858:	add	ip, ip, #86016	; 0x15000
    885c:	ldr	pc, [ip, #1988]!	; 0x7c4

00008860 <fwrite@plt>:
    8860:	add	ip, pc, #0, 12
    8864:	add	ip, ip, #86016	; 0x15000
    8868:	ldr	pc, [ip, #1980]!	; 0x7bc

0000886c <ioctl@plt>:
    886c:	add	ip, pc, #0, 12
    8870:	add	ip, ip, #86016	; 0x15000
    8874:	ldr	pc, [ip, #1972]!	; 0x7b4

00008878 <puts@plt>:
    8878:	add	ip, pc, #0, 12
    887c:	add	ip, ip, #86016	; 0x15000
    8880:	ldr	pc, [ip, #1964]!	; 0x7ac

00008884 <malloc@plt>:
    8884:	add	ip, pc, #0, 12
    8888:	add	ip, ip, #86016	; 0x15000
    888c:	ldr	pc, [ip, #1956]!	; 0x7a4

00008890 <__libc_start_main@plt>:
    8890:	add	ip, pc, #0, 12
    8894:	add	ip, ip, #86016	; 0x15000
    8898:	ldr	pc, [ip, #1948]!	; 0x79c

0000889c <strerror@plt>:
    889c:	add	ip, pc, #0, 12
    88a0:	add	ip, ip, #86016	; 0x15000
    88a4:	ldr	pc, [ip, #1940]!	; 0x794

000088a8 <__gmon_start__@plt>:
    88a8:	add	ip, pc, #0, 12
    88ac:	add	ip, ip, #86016	; 0x15000
    88b0:	ldr	pc, [ip, #1932]!	; 0x78c

000088b4 <open@plt>:
    88b4:	add	ip, pc, #0, 12
    88b8:	add	ip, ip, #86016	; 0x15000
    88bc:	ldr	pc, [ip, #1924]!	; 0x784

000088c0 <getopt_long@plt>:
    88c0:	add	ip, pc, #0, 12
    88c4:	add	ip, ip, #86016	; 0x15000
    88c8:	ldr	pc, [ip, #1916]!	; 0x77c

000088cc <exit@plt>:
    88cc:	add	ip, pc, #0, 12
    88d0:	add	ip, ip, #86016	; 0x15000
    88d4:	ldr	pc, [ip, #1908]!	; 0x774

000088d8 <__errno_location@plt>:
    88d8:	add	ip, pc, #0, 12
    88dc:	add	ip, ip, #86016	; 0x15000
    88e0:	ldr	pc, [ip, #1900]!	; 0x76c

000088e4 <__strdup@plt>:
    88e4:	add	ip, pc, #0, 12
    88e8:	add	ip, ip, #86016	; 0x15000
    88ec:	ldr	pc, [ip, #1892]!	; 0x764

000088f0 <memset@plt>:
    88f0:	add	ip, pc, #0, 12
    88f4:	add	ip, ip, #86016	; 0x15000
    88f8:	ldr	pc, [ip, #1884]!	; 0x75c

000088fc <__printf_chk@plt>:
    88fc:	add	ip, pc, #0, 12
    8900:	add	ip, ip, #86016	; 0x15000
    8904:	ldr	pc, [ip, #1876]!	; 0x754

00008908 <write@plt>:
    8908:	add	ip, pc, #0, 12
    890c:	add	ip, ip, #86016	; 0x15000
    8910:	ldr	pc, [ip, #1868]!	; 0x74c

00008914 <__fprintf_chk@plt>:
    8914:	add	ip, pc, #0, 12
    8918:	add	ip, ip, #86016	; 0x15000
    891c:	ldr	pc, [ip, #1860]!	; 0x744

00008920 <abort@plt>:
    8920:	add	ip, pc, #0, 12
    8924:	add	ip, ip, #86016	; 0x15000
    8928:	ldr	pc, [ip, #1852]!	; 0x73c

0000892c <close@plt>:
    892c:	add	ip, pc, #0, 12
    8930:	add	ip, ip, #86016	; 0x15000
    8934:	ldr	pc, [ip, #1844]!	; 0x734

Disassembly of section .text:

00008938 <.text>:
    8938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    893c:	mov	r4, #0
    8940:	movw	r5, #57564	; 0xe0dc
    8944:	movw	r9, #57572	; 0xe0e4
    8948:	sub	sp, sp, #12
    894c:	movt	r5, #1
    8950:	movt	r9, #1
    8954:	mov	r8, r0
    8958:	mov	r7, r1
    895c:	mov	r6, r4
    8960:	mov	sl, r4
    8964:	str	sl, [sp]
    8968:	movw	r2, #17880	; 0x45d8
    896c:	movw	r3, #57464	; 0xe078
    8970:	movt	r2, #1
    8974:	movt	r3, #1
    8978:	mov	r0, r8
    897c:	mov	r1, r7
    8980:	mov	fp, #0
    8984:	bl	88c0 <getopt_long@plt>
    8988:	cmn	r0, #1
    898c:	beq	8a48 <close@plt+0x11c>
    8990:	sub	r0, r0, #100	; 0x64
    8994:	cmp	r0, #18
    8998:	ldrls	pc, [pc, r0, lsl #2]
    899c:	b	8a40 <close@plt+0x114>
    89a0:	andeq	r8, r0, r0, lsr #20
    89a4:	andeq	r8, r0, r0, asr #20
    89a8:	andeq	r8, r0, r4, lsl #20
    89ac:	andeq	r8, r0, r0, asr #20
    89b0:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    89b4:	andeq	r8, r0, r0, asr #20
    89b8:	andeq	r8, r0, r0, asr #20
    89bc:	andeq	r8, r0, r0, asr #20
    89c0:	andeq	r8, r0, r0, asr #20
    89c4:	andeq	r8, r0, r0, asr #20
    89c8:	andeq	r8, r0, r0, asr #20
    89cc:	andeq	r8, r0, r0, asr #20
    89d0:	andeq	r8, r0, r0, asr #20
    89d4:	andeq	r8, r0, r0, asr #20
    89d8:	andeq	r8, r0, r0, asr #20
    89dc:	andeq	r8, r0, r0, asr #20
    89e0:	andeq	r8, r0, r0, asr #20
    89e4:	andeq	r8, r0, r0, asr #20
    89e8:	andeq	r8, r0, ip, ror #19
    89ec:	mov	r1, #1
    89f0:	str	r1, [r9]
    89f4:	b	8964 <close@plt+0x38>
    89f8:	bl	8bfc <close@plt+0x2d0>
    89fc:	mov	r0, #0
    8a00:	bl	88cc <exit@plt>
    8a04:	mov	r0, r6
    8a08:	mov	r4, #1
    8a0c:	bl	8830 <free@plt>
    8a10:	ldr	r0, [r5]
    8a14:	bl	88e4 <__strdup@plt>
    8a18:	mov	r6, r0
    8a1c:	b	8964 <close@plt+0x38>
    8a20:	mov	r0, r6
    8a24:	mov	r4, #0
    8a28:	bl	8830 <free@plt>
    8a2c:	ldr	r0, [r5]
    8a30:	bl	88e4 <__strdup@plt>
    8a34:	mov	r6, r0
    8a38:	b	8964 <close@plt+0x38>
    8a3c:	bl	8bfc <close@plt+0x2d0>
    8a40:	mov	r0, #1
    8a44:	bl	88cc <exit@plt>
    8a48:	movw	r3, #57552	; 0xe0d0
    8a4c:	movt	r3, #1
    8a50:	ldr	r2, [r3]
    8a54:	str	fp, [r3]
    8a58:	rsb	r8, r2, r8
    8a5c:	cmp	r8, fp
    8a60:	add	r7, r7, r2, lsl #2
    8a64:	ble	8a3c <close@plt+0x110>
    8a68:	cmp	r6, #0
    8a6c:	beq	8aa0 <close@plt+0x174>
    8a70:	ldr	r0, [r7, fp, lsl #2]
    8a74:	mov	r1, r6
    8a78:	add	fp, fp, #1
    8a7c:	mov	r2, r4
    8a80:	bl	8c40 <close@plt+0x314>
    8a84:	cmp	fp, r8
    8a88:	bne	8a70 <close@plt+0x144>
    8a8c:	mov	r0, r6
    8a90:	bl	8830 <free@plt>
    8a94:	mov	r0, #0
    8a98:	add	sp, sp, #12
    8a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8aa0:	mov	r5, r6
    8aa4:	ldr	r0, [r7, r5, lsl #2]
    8aa8:	movw	r1, #17888	; 0x45e0
    8aac:	add	r5, r5, #1
    8ab0:	movt	r1, #1
    8ab4:	mov	r2, r4
    8ab8:	bl	8c40 <close@plt+0x314>
    8abc:	cmp	r5, r8
    8ac0:	bne	8aa4 <close@plt+0x178>
    8ac4:	b	8a8c <close@plt+0x160>
    8ac8:	mov	fp, #0
    8acc:	mov	lr, #0
    8ad0:	pop	{r1}		; (ldr r1, [sp], #4)
    8ad4:	mov	r2, sp
    8ad8:	push	{r2}		; (str r2, [sp, #-4]!)
    8adc:	push	{r0}		; (str r0, [sp, #-4]!)
    8ae0:	ldr	ip, [pc, #16]	; 8af8 <close@plt+0x1cc>
    8ae4:	push	{ip}		; (str ip, [sp, #-4]!)
    8ae8:	ldr	r0, [pc, #12]	; 8afc <close@plt+0x1d0>
    8aec:	ldr	r3, [pc, #12]	; 8b00 <close@plt+0x1d4>
    8af0:	bl	8890 <__libc_start_main@plt>
    8af4:	bl	8920 <abort@plt>
    8af8:	ldrdeq	r4, [r1], -ip
    8afc:	andeq	r8, r0, r8, lsr r9
    8b00:	andeq	r4, r1, r8, ror r2
    8b04:	ldr	r3, [pc, #20]	; 8b20 <close@plt+0x1f4>
    8b08:	ldr	r2, [pc, #20]	; 8b24 <close@plt+0x1f8>
    8b0c:	add	r3, pc, r3
    8b10:	ldr	r2, [r3, r2]
    8b14:	cmp	r2, #0
    8b18:	bxeq	lr
    8b1c:	b	88a8 <__gmon_start__@plt>
    8b20:	andeq	r5, r1, ip, ror #9
    8b24:	andeq	r0, r0, r0, ror r0
    8b28:	push	{r3, lr}
    8b2c:	movw	r0, #57544	; 0xe0c8
    8b30:	ldr	r3, [pc, #36]	; 8b5c <close@plt+0x230>
    8b34:	movt	r0, #1
    8b38:	rsb	r3, r0, r3
    8b3c:	cmp	r3, #6
    8b40:	popls	{r3, pc}
    8b44:	movw	r3, #0
    8b48:	movt	r3, #0
    8b4c:	cmp	r3, #0
    8b50:	popeq	{r3, pc}
    8b54:	blx	r3
    8b58:	pop	{r3, pc}
    8b5c:	andeq	lr, r1, fp, asr #1
    8b60:	push	{r3, lr}
    8b64:	movw	r0, #57544	; 0xe0c8
    8b68:	movw	r3, #57544	; 0xe0c8
    8b6c:	movt	r0, #1
    8b70:	movt	r3, #1
    8b74:	rsb	r3, r0, r3
    8b78:	asr	r3, r3, #2
    8b7c:	add	r3, r3, r3, lsr #31
    8b80:	asrs	r1, r3, #1
    8b84:	popeq	{r3, pc}
    8b88:	movw	r2, #0
    8b8c:	movt	r2, #0
    8b90:	cmp	r2, #0
    8b94:	popeq	{r3, pc}
    8b98:	blx	r2
    8b9c:	pop	{r3, pc}
    8ba0:	push	{r4, lr}
    8ba4:	movw	r4, #57568	; 0xe0e0
    8ba8:	movt	r4, #1
    8bac:	ldrb	r3, [r4]
    8bb0:	cmp	r3, #0
    8bb4:	popne	{r4, pc}
    8bb8:	bl	8b28 <close@plt+0x1fc>
    8bbc:	mov	r3, #1
    8bc0:	strb	r3, [r4]
    8bc4:	pop	{r4, pc}
    8bc8:	movw	r0, #57092	; 0xdf04
    8bcc:	movt	r0, #1
    8bd0:	push	{r3, lr}
    8bd4:	ldr	r3, [r0]
    8bd8:	cmp	r3, #0
    8bdc:	beq	8bf4 <close@plt+0x2c8>
    8be0:	movw	r3, #0
    8be4:	movt	r3, #0
    8be8:	cmp	r3, #0
    8bec:	beq	8bf4 <close@plt+0x2c8>
    8bf0:	blx	r3
    8bf4:	pop	{r3, lr}
    8bf8:	b	8b60 <close@plt+0x234>
    8bfc:	push	{r3, lr}
    8c00:	movw	r1, #17144	; 0x42f8
    8c04:	movw	r2, #17172	; 0x4314
    8c08:	movt	r1, #1
    8c0c:	movt	r2, #1
    8c10:	mov	r0, #1
    8c14:	bl	88fc <__printf_chk@plt>
    8c18:	movw	r0, #17176	; 0x4318
    8c1c:	movt	r0, #1
    8c20:	bl	8878 <puts@plt>
    8c24:	movw	r0, #17220	; 0x4344
    8c28:	movt	r0, #1
    8c2c:	bl	8878 <puts@plt>
    8c30:	movw	r0, #17256	; 0x4368
    8c34:	pop	{r3, lr}
    8c38:	movt	r0, #1
    8c3c:	b	8878 <puts@plt>
    8c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8c44:	movw	r4, #57544	; 0xe0c8
    8c48:	sub	sp, sp, #8384	; 0x20c0
    8c4c:	movt	r4, #1
    8c50:	sub	sp, sp, #12
    8c54:	movw	r3, #57192	; 0xdf68
    8c58:	ldr	ip, [r4]
    8c5c:	add	r7, sp, #8384	; 0x20c0
    8c60:	movt	r3, #65535	; 0xffff
    8c64:	add	lr, sp, #8192	; 0x2000
    8c68:	add	r8, r7, #8
    8c6c:	mov	r5, r0
    8c70:	mov	sl, r1
    8c74:	mov	r9, r2
    8c78:	mov	r1, r0
    8c7c:	add	r2, sp, #104	; 0x68
    8c80:	mov	r0, #3
    8c84:	str	ip, [lr, #196]	; 0xc4
    8c88:	mov	r6, #32
    8c8c:	str	r6, [r8, r3]
    8c90:	bl	8854 <__xstat@plt>
    8c94:	cmp	r0, #0
    8c98:	blt	8d3c <close@plt+0x410>
    8c9c:	ldr	r0, [sp, #148]	; 0x94
    8ca0:	bl	8884 <malloc@plt>
    8ca4:	subs	r6, r0, #0
    8ca8:	beq	8e44 <close@plt+0x518>
    8cac:	mov	r0, r5
    8cb0:	mov	r1, #0
    8cb4:	bl	88b4 <open@plt>
    8cb8:	subs	fp, r0, #0
    8cbc:	blt	8e7c <close@plt+0x550>
    8cc0:	mov	r1, r6
    8cc4:	ldr	r2, [sp, #148]	; 0x94
    8cc8:	bl	8824 <read@plt>
    8ccc:	ldr	r1, [sp, #148]	; 0x94
    8cd0:	cmp	r1, r0
    8cd4:	beq	8d90 <close@plt+0x464>
    8cd8:	movw	ip, #57560	; 0xe0d8
    8cdc:	movt	ip, #1
    8ce0:	ldr	sl, [ip]
    8ce4:	bl	88d8 <__errno_location@plt>
    8ce8:	ldr	r0, [r0]
    8cec:	bl	889c <strerror@plt>
    8cf0:	mov	r3, r5
    8cf4:	movw	r2, #17548	; 0x448c
    8cf8:	mov	r1, #1
    8cfc:	movt	r2, #1
    8d00:	str	r0, [sp]
    8d04:	mov	r0, sl
    8d08:	bl	8914 <__fprintf_chk@plt>
    8d0c:	mov	r0, fp
    8d10:	bl	892c <close@plt>
    8d14:	add	r5, sp, #8192	; 0x2000
    8d18:	ldr	lr, [r5, #196]	; 0xc4
    8d1c:	ldr	r3, [r4]
    8d20:	cmp	lr, r3
    8d24:	bne	92f4 <close@plt+0x9c8>
    8d28:	mov	r0, r6
    8d2c:	add	sp, sp, #8384	; 0x20c0
    8d30:	add	sp, sp, #12
    8d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d38:	b	8830 <free@plt>
    8d3c:	movw	r0, #57560	; 0xe0d8
    8d40:	movt	r0, #1
    8d44:	ldr	r7, [r0]
    8d48:	bl	88d8 <__errno_location@plt>
    8d4c:	ldr	r0, [r0]
    8d50:	bl	889c <strerror@plt>
    8d54:	movw	r2, #17456	; 0x4430
    8d58:	mov	r3, r5
    8d5c:	mov	r1, #1
    8d60:	movt	r2, #1
    8d64:	str	r0, [sp]
    8d68:	mov	r0, r7
    8d6c:	bl	8914 <__fprintf_chk@plt>
    8d70:	add	r8, sp, #8192	; 0x2000
    8d74:	ldr	r9, [r8, #196]	; 0xc4
    8d78:	ldr	r4, [r4]
    8d7c:	cmp	r9, r4
    8d80:	bne	92f4 <close@plt+0x9c8>
    8d84:	add	sp, sp, #8384	; 0x20c0
    8d88:	add	sp, sp, #12
    8d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d90:	mov	r0, fp
    8d94:	bl	892c <close@plt>
    8d98:	cmp	r9, #0
    8d9c:	mov	r0, sl
    8da0:	ldr	r7, [sp, #148]	; 0x94
    8da4:	movwne	r1, #577	; 0x241
    8da8:	movne	r2, #420	; 0x1a4
    8dac:	moveq	r1, #1
    8db0:	moveq	r2, r9
    8db4:	bl	88b4 <open@plt>
    8db8:	cmp	r0, #0
    8dbc:	str	r0, [sp, #28]
    8dc0:	blt	920c <close@plt+0x8e0>
    8dc4:	mov	r1, #0
    8dc8:	add	r0, sp, #60	; 0x3c
    8dcc:	bl	d6d0 <close@plt+0x4da4>
    8dd0:	add	r8, sp, #44	; 0x2c
    8dd4:	mov	r2, #8192	; 0x2000
    8dd8:	add	r3, sp, #196	; 0xc4
    8ddc:	str	r2, [sp]
    8de0:	mov	r1, r6
    8de4:	mov	r2, r7
    8de8:	add	r0, sp, #60	; 0x3c
    8dec:	str	r8, [sp, #4]
    8df0:	mov	ip, #1
    8df4:	strb	ip, [sp, #70]	; 0x46
    8df8:	bl	d90c <close@plt+0x4fe0>
    8dfc:	ldrb	r3, [sp, #67]	; 0x43
    8e00:	add	ip, sp, #8384	; 0x20c0
    8e04:	movw	r1, #57200	; 0xdf70
    8e08:	add	ip, ip, #8
    8e0c:	cmp	r3, #0
    8e10:	movt	r1, #65535	; 0xffff
    8e14:	ldrb	r2, [sp, #64]	; 0x40
    8e18:	mov	fp, r0
    8e1c:	movne	r0, #2
    8e20:	moveq	r0, #1
    8e24:	str	r0, [ip, r1]
    8e28:	cmp	r2, #3
    8e2c:	ldrls	pc, [pc, r2, lsl #2]
    8e30:	b	9244 <close@plt+0x918>
    8e34:	andeq	r9, r0, r0, lsr r1
    8e38:	andeq	r9, r0, r4, lsl r1
    8e3c:	strdeq	r9, [r0], -r8
    8e40:			; <UNDEFINED> instruction: 0x00008eb4
    8e44:	movw	r1, #57560	; 0xe0d8
    8e48:	movt	r1, #1
    8e4c:	ldr	r6, [r1]
    8e50:	bl	88d8 <__errno_location@plt>
    8e54:	ldr	r0, [r0]
    8e58:	bl	889c <strerror@plt>
    8e5c:	mov	r3, r5
    8e60:	movw	r2, #17488	; 0x4450
    8e64:	mov	r1, #1
    8e68:	movt	r2, #1
    8e6c:	str	r0, [sp]
    8e70:	mov	r0, r6
    8e74:	bl	8914 <__fprintf_chk@plt>
    8e78:	b	8d70 <close@plt+0x444>
    8e7c:	movw	r2, #57560	; 0xe0d8
    8e80:	movt	r2, #1
    8e84:	ldr	fp, [r2]
    8e88:	bl	88d8 <__errno_location@plt>
    8e8c:	ldr	r0, [r0]
    8e90:	bl	889c <strerror@plt>
    8e94:	mov	r3, r5
    8e98:	movw	r2, #17524	; 0x4474
    8e9c:	mov	r1, #1
    8ea0:	movt	r2, #1
    8ea4:	str	r0, [sp]
    8ea8:	mov	r0, fp
    8eac:	bl	8914 <__fprintf_chk@plt>
    8eb0:	b	8d14 <close@plt+0x3e8>
    8eb4:	add	lr, sp, #8384	; 0x20c0
    8eb8:	movw	r0, #57196	; 0xdf6c
    8ebc:	add	r2, lr, #8
    8ec0:	movt	r0, #65535	; 0xffff
    8ec4:	movw	r1, #48000	; 0xbb80
    8ec8:	str	r1, [r2, r0]
    8ecc:	movw	r2, #57572	; 0xe0e4
    8ed0:	movt	r2, #1
    8ed4:	ldr	lr, [r2]
    8ed8:	cmp	lr, #0
    8edc:	beq	8f90 <close@plt+0x664>
    8ee0:	ldrb	lr, [sp, #68]	; 0x44
    8ee4:	movw	r1, #17416	; 0x4408
    8ee8:	ldrb	r0, [sp, #66]	; 0x42
    8eec:	movt	r1, #1
    8ef0:	cmp	lr, #1
    8ef4:	movw	r2, #17412	; 0x4404
    8ef8:	add	lr, r0, #1
    8efc:	movt	r2, #1
    8f00:	movne	ip, r1
    8f04:	movw	r1, #57560	; 0xe0d8
    8f08:	movt	r1, #1
    8f0c:	lsl	r0, lr, #2
    8f10:	add	lr, sp, #8384	; 0x20c0
    8f14:	str	r0, [sp, #32]
    8f18:	ldr	r0, [r1]
    8f1c:	add	r1, lr, #8
    8f20:	ldrb	lr, [sp, #69]	; 0x45
    8f24:	moveq	ip, r2
    8f28:	cmp	r3, #0
    8f2c:	movw	r2, #57196	; 0xdf6c
    8f30:	movt	r2, #65535	; 0xffff
    8f34:	str	lr, [sp, #36]	; 0x24
    8f38:	ldr	r2, [r1, r2]
    8f3c:	movweq	r1, #17440	; 0x4420
    8f40:	movteq	r1, #1
    8f44:	beq	8f60 <close@plt+0x634>
    8f48:	movw	lr, #17428	; 0x4414
    8f4c:	cmp	r3, #2
    8f50:	movt	lr, #1
    8f54:	movw	r1, #17448	; 0x4428
    8f58:	movt	r1, #1
    8f5c:	movne	r1, lr
    8f60:	ldr	r3, [sp, #32]
    8f64:	str	r2, [sp]
    8f68:	movw	r2, #17608	; 0x44c8
    8f6c:	str	r1, [sp, #16]
    8f70:	movt	r2, #1
    8f74:	str	r3, [sp, #4]
    8f78:	mov	r3, r5
    8f7c:	ldr	r5, [sp, #36]	; 0x24
    8f80:	mov	r1, #1
    8f84:	str	ip, [sp, #12]
    8f88:	str	r5, [sp, #8]
    8f8c:	bl	8914 <__fprintf_chk@plt>
    8f90:	cmp	r9, #0
    8f94:	beq	9180 <close@plt+0x854>
    8f98:	add	r0, sp, #8384	; 0x20c0
    8f9c:	movw	sl, #57196	; 0xdf6c
    8fa0:	add	r1, r0, #8
    8fa4:	movt	sl, #65535	; 0xffff
    8fa8:	movw	r2, #57200	; 0xdf70
    8fac:	movt	r2, #65535	; 0xffff
    8fb0:	ldr	lr, [r1, sl]
    8fb4:	movw	r3, #57224	; 0xdf88
    8fb8:	ldr	r9, [r1, r2]
    8fbc:	movt	r3, #65535	; 0xffff
    8fc0:	rev	ip, lr
    8fc4:	str	ip, [sp, #96]	; 0x60
    8fc8:	add	ip, sp, #8384	; 0x20c0
    8fcc:	mov	sl, #402653184	; 0x18000000
    8fd0:	str	sl, [sp, #84]	; 0x54
    8fd4:	add	sl, ip, #8
    8fd8:	add	r1, sp, #80	; 0x50
    8fdc:	ldr	r0, [sp, #28]
    8fe0:	mov	r2, #24
    8fe4:	rev	r5, r9
    8fe8:	mov	lr, #0
    8fec:	str	r5, [sp, #100]	; 0x64
    8ff0:	str	lr, [sp, #88]	; 0x58
    8ff4:	mov	r9, #50331648	; 0x3000000
    8ff8:	movw	r5, #29486	; 0x732e
    8ffc:	str	r9, [sp, #92]	; 0x5c
    9000:	movt	r5, #25710	; 0x646e
    9004:	str	r5, [sl, r3]
    9008:	bl	8908 <write@plt>
    900c:	cmp	r0, #23
    9010:	ble	9260 <close@plt+0x934>
    9014:	add	r2, sp, #8384	; 0x20c0
    9018:	movw	r9, #57188	; 0xdf64
    901c:	add	r3, r2, #8
    9020:	movt	r9, #65535	; 0xffff
    9024:	cmp	fp, #0
    9028:	ldr	r0, [r3, r9]
    902c:	ble	9154 <close@plt+0x828>
    9030:	str	r4, [sp, #32]
    9034:	mov	r1, r0
    9038:	mov	r4, fp
    903c:	mov	sl, #0
    9040:	mov	fp, r0
    9044:	b	9088 <close@plt+0x75c>
    9048:	add	sl, sl, r4
    904c:	add	lr, sp, #196	; 0xc4
    9050:	add	r1, r6, sl
    9054:	rsb	r4, r5, #8192	; 0x2000
    9058:	add	r3, lr, r5
    905c:	str	r4, [sp]
    9060:	str	r8, [sp, #4]
    9064:	rsb	r2, sl, r7
    9068:	add	r0, sp, #60	; 0x3c
    906c:	bl	d90c <close@plt+0x4fe0>
    9070:	add	r3, sp, #8384	; 0x20c0
    9074:	add	fp, r3, #8
    9078:	ldr	r1, [fp, r9]
    907c:	add	fp, r5, r1
    9080:	subs	r4, r0, #0
    9084:	ble	914c <close@plt+0x820>
    9088:	add	r0, r1, fp
    908c:	mov	r5, fp
    9090:	cmp	r0, #8192	; 0x2000
    9094:	bcc	9048 <close@plt+0x71c>
    9098:	mov	r2, fp
    909c:	add	r1, sp, #196	; 0xc4
    90a0:	ldr	r0, [sp, #28]
    90a4:	bl	8908 <write@plt>
    90a8:	cmp	r0, #0
    90ac:	rsbgt	r5, r0, fp
    90b0:	movle	r5, fp
    90b4:	add	fp, sp, #8384	; 0x20c0
    90b8:	add	r1, fp, #8
    90bc:	ldr	ip, [r1, r9]
    90c0:	add	r2, r5, ip
    90c4:	cmp	r2, #8192	; 0x2000
    90c8:	bcc	9048 <close@plt+0x71c>
    90cc:	movw	r6, #57560	; 0xe0d8
    90d0:	movt	r6, #1
    90d4:	str	r2, [sp]
    90d8:	mov	r1, #1
    90dc:	movw	r2, #17824	; 0x45a0
    90e0:	ldr	r0, [r6]
    90e4:	movt	r2, #1
    90e8:	mov	r3, #8192	; 0x2000
    90ec:	bl	8914 <__fprintf_chk@plt>
    90f0:	mov	r0, #1
    90f4:	bl	88cc <exit@plt>
    90f8:	add	ip, sp, #8384	; 0x20c0
    90fc:	movw	r0, #57196	; 0xdf6c
    9100:	add	ip, ip, #8
    9104:	movt	r0, #65535	; 0xffff
    9108:	movw	r1, #44100	; 0xac44
    910c:	str	r1, [ip, r0]
    9110:	b	8ecc <close@plt+0x5a0>
    9114:	add	r0, sp, #8384	; 0x20c0
    9118:	movw	lr, #57196	; 0xdf6c
    911c:	add	r1, r0, #8
    9120:	movt	lr, #65535	; 0xffff
    9124:	mov	r2, #32000	; 0x7d00
    9128:	str	r2, [r1, lr]
    912c:	b	8ecc <close@plt+0x5a0>
    9130:	add	lr, sp, #8384	; 0x20c0
    9134:	movw	r2, #57196	; 0xdf6c
    9138:	add	r1, lr, #8
    913c:	movt	r2, #65535	; 0xffff
    9140:	mov	r0, #16000	; 0x3e80
    9144:	str	r0, [r1, r2]
    9148:	b	8ecc <close@plt+0x5a0>
    914c:	ldr	r4, [sp, #32]
    9150:	mov	r0, fp
    9154:	cmp	r0, #0
    9158:	ble	916c <close@plt+0x840>
    915c:	mov	r2, r0
    9160:	add	r1, sp, #196	; 0xc4
    9164:	ldr	r0, [sp, #28]
    9168:	bl	8908 <write@plt>
    916c:	add	r0, sp, #60	; 0x3c
    9170:	bl	d758 <close@plt+0x4e2c>
    9174:	ldr	r0, [sp, #28]
    9178:	bl	892c <close@plt>
    917c:	b	8d14 <close@plt+0x3e8>
    9180:	movw	r1, #20485	; 0x5005
    9184:	ldr	r0, [sp, #28]
    9188:	movt	r1, #49156	; 0xc004
    918c:	add	r2, sp, #48	; 0x30
    9190:	bl	886c <ioctl@plt>
    9194:	cmp	r0, #0
    9198:	blt	9284 <close@plt+0x958>
    919c:	movw	r1, #20486	; 0x5006
    91a0:	ldr	r0, [sp, #28]
    91a4:	movt	r1, #49156	; 0xc004
    91a8:	add	r2, sp, #56	; 0x38
    91ac:	bl	886c <ioctl@plt>
    91b0:	cmp	r0, #0
    91b4:	blt	92bc <close@plt+0x990>
    91b8:	add	r2, sp, #52	; 0x34
    91bc:	movw	r1, #20482	; 0x5002
    91c0:	ldr	r0, [sp, #28]
    91c4:	movt	r1, #49156	; 0xc004
    91c8:	bl	886c <ioctl@plt>
    91cc:	cmp	r0, #0
    91d0:	bge	9014 <close@plt+0x6e8>
    91d4:	bl	88d8 <__errno_location@plt>
    91d8:	movw	r9, #57560	; 0xe0d8
    91dc:	movt	r9, #1
    91e0:	ldr	r7, [r9]
    91e4:	ldr	r0, [r0]
    91e8:	bl	889c <strerror@plt>
    91ec:	mov	r3, sl
    91f0:	movw	r2, #17792	; 0x4580
    91f4:	mov	r1, #1
    91f8:	movt	r2, #1
    91fc:	str	r0, [sp]
    9200:	mov	r0, r7
    9204:	bl	8914 <__fprintf_chk@plt>
    9208:	b	916c <close@plt+0x840>
    920c:	bl	88d8 <__errno_location@plt>
    9210:	movw	r8, #57560	; 0xe0d8
    9214:	movt	r8, #1
    9218:	ldr	r9, [r8]
    921c:	ldr	r0, [r0]
    9220:	bl	889c <strerror@plt>
    9224:	mov	r3, sl
    9228:	movw	r2, #17580	; 0x44ac
    922c:	mov	r1, #1
    9230:	movt	r2, #1
    9234:	str	r0, [sp]
    9238:	mov	r0, r9
    923c:	bl	8914 <__fprintf_chk@plt>
    9240:	b	8d14 <close@plt+0x3e8>
    9244:	add	r0, sp, #8384	; 0x20c0
    9248:	movw	r2, #57196	; 0xdf6c
    924c:	add	r1, r0, #8
    9250:	movt	r2, #65535	; 0xffff
    9254:	mov	lr, #0
    9258:	str	lr, [r1, r2]
    925c:	b	8ecc <close@plt+0x5a0>
    9260:	movw	r7, #57560	; 0xe0d8
    9264:	movt	r7, #1
    9268:	movw	r0, #17692	; 0x451c
    926c:	mov	r1, #1
    9270:	ldr	r3, [r7]
    9274:	mov	r2, #23
    9278:	movt	r0, #1
    927c:	bl	8860 <fwrite@plt>
    9280:	b	916c <close@plt+0x840>
    9284:	movw	ip, #57560	; 0xe0d8
    9288:	movt	ip, #1
    928c:	ldr	r5, [ip]
    9290:	bl	88d8 <__errno_location@plt>
    9294:	ldr	r0, [r0]
    9298:	bl	889c <strerror@plt>
    929c:	mov	r3, sl
    92a0:	movw	r2, #17716	; 0x4534
    92a4:	mov	r1, #1
    92a8:	movt	r2, #1
    92ac:	str	r0, [sp]
    92b0:	mov	r0, r5
    92b4:	bl	8914 <__fprintf_chk@plt>
    92b8:	b	916c <close@plt+0x840>
    92bc:	bl	88d8 <__errno_location@plt>
    92c0:	movw	r8, #57560	; 0xe0d8
    92c4:	movt	r8, #1
    92c8:	ldr	fp, [r8]
    92cc:	ldr	r0, [r0]
    92d0:	bl	889c <strerror@plt>
    92d4:	mov	r3, sl
    92d8:	movw	r2, #17752	; 0x4558
    92dc:	mov	r1, #1
    92e0:	movt	r2, #1
    92e4:	str	r0, [sp]
    92e8:	mov	r0, fp
    92ec:	bl	8914 <__fprintf_chk@plt>
    92f0:	b	916c <close@plt+0x840>
    92f4:	bl	8848 <__stack_chk_fail@plt>
    92f8:	ldr	r3, [pc, #4068]	; a2e4 <close@plt+0x19b8>
    92fc:	ldr	r2, [pc, #4068]	; a2e8 <close@plt+0x19bc>
    9300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9304:	add	r3, pc, r3
    9308:	sub	sp, sp, #164	; 0xa4
    930c:	str	r1, [sp, #28]
    9310:	str	r0, [sp, #4]
    9314:	ldr	r5, [r3, r2]
    9318:	ldrb	r1, [r0, #17]
    931c:	ldr	r6, [r5]
    9320:	cmp	r1, #4
    9324:	str	r5, [sp, #52]	; 0x34
    9328:	str	r6, [sp, #156]	; 0x9c
    932c:	beq	9708 <close@plt+0xddc>
    9330:	ldr	r7, [r0, #4]
    9334:	ldrb	sl, [r0]
    9338:	cmp	r7, #1
    933c:	bls	976c <close@plt+0xe40>
    9340:	sub	r0, r7, #2
    9344:	cmp	r0, #1
    9348:	bls	9368 <close@plt+0xa3c>
    934c:	ldr	r3, [sp, #52]	; 0x34
    9350:	ldr	r0, [sp, #156]	; 0x9c
    9354:	ldr	r5, [r3]
    9358:	cmp	r0, r5
    935c:	bne	b364 <close@plt+0x2a38>
    9360:	add	sp, sp, #164	; 0xa4
    9364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9368:	ldr	r4, [sp, #4]
    936c:	ldr	r8, [r4, #12]
    9370:	cmp	r8, #1
    9374:	beq	9b5c <close@plt+0x1230>
    9378:	ldr	r9, [pc, #3948]	; a2ec <close@plt+0x19c0>
    937c:	lsl	sl, sl, #5
    9380:	ldr	r5, [pc, #3944]	; a2f0 <close@plt+0x19c4>
    9384:	mov	r2, r4
    9388:	ldr	r7, [pc, #3940]	; a2f4 <close@plt+0x19c8>
    938c:	add	ip, pc, r9
    9390:	ldr	r3, [pc, #3936]	; a2f8 <close@plt+0x19cc>
    9394:	add	r6, pc, r5
    9398:	add	r4, pc, r7
    939c:	ldr	r8, [pc, #3928]	; a2fc <close@plt+0x19d0>
    93a0:	add	r1, pc, r3
    93a4:	add	fp, ip, sl
    93a8:	add	r3, r4, sl
    93ac:	add	ip, r6, sl
    93b0:	str	r3, [sp, #24]
    93b4:	add	r3, sp, #120	; 0x78
    93b8:	ldr	r6, [pc, #3904]	; a300 <close@plt+0x19d4>
    93bc:	add	r9, pc, r8
    93c0:	str	fp, [sp, #12]
    93c4:	mov	fp, #0
    93c8:	add	r0, r1, sl
    93cc:	add	r5, sp, #184	; 0xb8
    93d0:	add	r1, r9, sl
    93d4:	add	r7, pc, r6
    93d8:	str	r0, [sp, #16]
    93dc:	str	ip, [sp, #20]
    93e0:	str	r1, [sp, #32]
    93e4:	str	r5, [sp, #8]
    93e8:	str	r7, [sp, #36]	; 0x24
    93ec:	ldr	r8, [r2, #32]
    93f0:	cmp	r8, #0
    93f4:	beq	a680 <close@plt+0x1d54>
    93f8:	ldr	r4, [sp, #12]
    93fc:	ldr	r0, [r4, #64]	; 0x40
    9400:	rsb	r1, r0, r8
    9404:	cmp	r1, #0
    9408:	asrgt	r1, r1, #1
    940c:	strgt	r1, [r3, #-28]	; 0xffffffe4
    9410:	ble	a684 <close@plt+0x1d58>
    9414:	ldr	r9, [r2, #36]	; 0x24
    9418:	cmp	r9, #0
    941c:	beq	a694 <close@plt+0x1d68>
    9420:	ldr	ip, [sp, #16]
    9424:	ldr	r5, [ip, #68]	; 0x44
    9428:	rsb	r0, r5, r9
    942c:	cmp	r0, #0
    9430:	asrgt	r0, r0, #1
    9434:	strgt	r0, [r3, #-24]	; 0xffffffe8
    9438:	ble	a698 <close@plt+0x1d6c>
    943c:	ldr	r7, [r2, #40]	; 0x28
    9440:	cmp	r7, #0
    9444:	beq	a6a8 <close@plt+0x1d7c>
    9448:	ldr	r6, [sp, #20]
    944c:	ldr	r8, [r6, #72]	; 0x48
    9450:	rsb	ip, r8, r7
    9454:	cmp	ip, #0
    9458:	asrgt	ip, ip, #1
    945c:	strgt	ip, [r3, #-20]	; 0xffffffec
    9460:	ble	a6ac <close@plt+0x1d80>
    9464:	ldr	r4, [r2, #44]	; 0x2c
    9468:	cmp	r4, #0
    946c:	beq	a6bc <close@plt+0x1d90>
    9470:	ldr	r9, [sp, #24]
    9474:	ldr	r5, [r9, #76]	; 0x4c
    9478:	rsb	r4, r5, r4
    947c:	cmp	r4, #0
    9480:	asrgt	r4, r4, #1
    9484:	strgt	r4, [r3, #-16]
    9488:	ble	a6c0 <close@plt+0x1d94>
    948c:	ldr	r7, [r2, #48]	; 0x30
    9490:	cmp	r7, #0
    9494:	beq	a6d0 <close@plt+0x1da4>
    9498:	ldr	r6, [sp, #32]
    949c:	ldr	r8, [r6, #80]	; 0x50
    94a0:	rsb	r5, r8, r7
    94a4:	cmp	r5, #0
    94a8:	asrgt	r5, r5, #1
    94ac:	strgt	r5, [r3, #-12]
    94b0:	ble	a6d4 <close@plt+0x1da8>
    94b4:	ldr	r6, [r2, #52]	; 0x34
    94b8:	cmp	r6, #0
    94bc:	beq	a674 <close@plt+0x1d48>
    94c0:	ldr	r9, [sp, #36]	; 0x24
    94c4:	add	r7, r9, sl
    94c8:	ldr	r8, [r7, #84]	; 0x54
    94cc:	rsb	r6, r8, r6
    94d0:	cmp	r6, #0
    94d4:	asrgt	r6, r6, #1
    94d8:	strgt	r6, [r3, #-8]
    94dc:	ble	a678 <close@plt+0x1d4c>
    94e0:	ldr	r9, [r2, #56]	; 0x38
    94e4:	cmp	r9, #0
    94e8:	beq	a668 <close@plt+0x1d3c>
    94ec:	ldr	r7, [pc, #3600]	; a304 <close@plt+0x19d8>
    94f0:	add	r8, pc, r7
    94f4:	add	r7, r8, sl
    94f8:	ldr	r8, [r7, #88]	; 0x58
    94fc:	rsb	r7, r8, r9
    9500:	cmp	r7, #0
    9504:	asrgt	r7, r7, #1
    9508:	strgt	r7, [r3, #-4]
    950c:	ble	a66c <close@plt+0x1d40>
    9510:	ldr	r8, [r2, #60]	; 0x3c
    9514:	cmp	r8, #0
    9518:	mvneq	r8, #4
    951c:	streq	r8, [r3]
    9520:	beq	954c <close@plt+0xc20>
    9524:	ldr	r9, [pc, #3548]	; a308 <close@plt+0x19dc>
    9528:	add	r9, pc, r9
    952c:	add	r9, r9, sl
    9530:	ldr	r9, [r9, #92]	; 0x5c
    9534:	rsb	r9, r9, r8
    9538:	cmp	r9, #0
    953c:	strle	r9, [r3]
    9540:	asrgt	r8, r9, #1
    9544:	strgt	r8, [r3]
    9548:	movle	r8, r9
    954c:	cmp	r1, r0
    9550:	movlt	r1, r0
    9554:	add	r3, r3, #32
    9558:	cmp	r1, ip
    955c:	movlt	r1, ip
    9560:	add	r2, r2, #32
    9564:	cmp	r1, r4
    9568:	movlt	r1, r4
    956c:	cmp	r1, r5
    9570:	movlt	r1, r5
    9574:	cmp	r6, r1
    9578:	movlt	r6, r1
    957c:	ldr	r1, [sp, #8]
    9580:	cmp	r7, r6
    9584:	movlt	r7, r6
    9588:	cmp	r8, r7
    958c:	movlt	r8, r7
    9590:	cmp	fp, r8
    9594:	movlt	fp, r8
    9598:	cmp	r3, r1
    959c:	bne	93ec <close@plt+0xac0>
    95a0:	ldr	sl, [sp, #4]
    95a4:	add	r2, fp, #1
    95a8:	add	r8, sp, #92	; 0x5c
    95ac:	add	fp, fp, #15
    95b0:	add	r6, sp, #156	; 0x9c
    95b4:	mov	r4, #0
    95b8:	ldrb	r7, [sl, #18]
    95bc:	b	9658 <close@plt+0xd2c>
    95c0:	ldr	r9, [r3, #4]
    95c4:	addeq	r1, r1, #2
    95c8:	cmp	r2, r9
    95cc:	blt	9688 <close@plt+0xd5c>
    95d0:	ldr	ip, [r3, #8]
    95d4:	addeq	r1, r1, #2
    95d8:	cmp	r2, ip
    95dc:	blt	969c <close@plt+0xd70>
    95e0:	ldr	r9, [r3, #12]
    95e4:	addeq	r1, r1, #2
    95e8:	cmp	r2, r9
    95ec:	blt	96b0 <close@plt+0xd84>
    95f0:	ldr	ip, [r3, #16]
    95f4:	addeq	r1, r1, #2
    95f8:	cmp	r2, ip
    95fc:	blt	96c4 <close@plt+0xd98>
    9600:	ldr	r9, [r3, #20]
    9604:	addeq	r1, r1, #2
    9608:	cmp	r2, r9
    960c:	blt	96d8 <close@plt+0xdac>
    9610:	ldr	ip, [r3, #24]
    9614:	addeq	r1, r1, #2
    9618:	cmp	r2, ip
    961c:	blt	96ec <close@plt+0xdc0>
    9620:	ldr	r9, [r3, #28]
    9624:	addeq	r1, r1, #2
    9628:	cmp	r2, r9
    962c:	bge	9700 <close@plt+0xdd4>
    9630:	cmp	r9, fp
    9634:	addle	r1, r1, #1
    9638:	add	r3, r3, #32
    963c:	cmp	r3, r6
    9640:	bne	9668 <close@plt+0xd3c>
    9644:	add	r4, r4, r1
    9648:	sub	fp, fp, #1
    964c:	cmp	r4, r7
    9650:	bge	a414 <close@plt+0x1ae8>
    9654:	mov	r2, r5
    9658:	sub	r5, r2, #1
    965c:	mov	r0, r4
    9660:	mov	r3, r8
    9664:	mov	r1, #0
    9668:	ldr	ip, [r3]
    966c:	cmp	r2, ip
    9670:	bge	95c0 <close@plt+0xc94>
    9674:	ldr	r9, [r3, #4]
    9678:	cmp	ip, fp
    967c:	addle	r1, r1, #1
    9680:	cmp	r2, r9
    9684:	bge	95d0 <close@plt+0xca4>
    9688:	ldr	ip, [r3, #8]
    968c:	cmp	r9, fp
    9690:	addle	r1, r1, #1
    9694:	cmp	r2, ip
    9698:	bge	95e0 <close@plt+0xcb4>
    969c:	ldr	r9, [r3, #12]
    96a0:	cmp	ip, fp
    96a4:	addle	r1, r1, #1
    96a8:	cmp	r2, r9
    96ac:	bge	95f0 <close@plt+0xcc4>
    96b0:	ldr	ip, [r3, #16]
    96b4:	cmp	r9, fp
    96b8:	addle	r1, r1, #1
    96bc:	cmp	r2, ip
    96c0:	bge	9600 <close@plt+0xcd4>
    96c4:	ldr	r9, [r3, #20]
    96c8:	cmp	ip, fp
    96cc:	addle	r1, r1, #1
    96d0:	cmp	r2, r9
    96d4:	bge	9610 <close@plt+0xce4>
    96d8:	ldr	ip, [r3, #24]
    96dc:	cmp	r9, fp
    96e0:	addle	r1, r1, #1
    96e4:	cmp	r2, ip
    96e8:	bge	9620 <close@plt+0xcf4>
    96ec:	ldr	r9, [r3, #28]
    96f0:	cmp	ip, fp
    96f4:	addle	r1, r1, #1
    96f8:	cmp	r2, r9
    96fc:	blt	9630 <close@plt+0xd04>
    9700:	addeq	r1, r1, #2
    9704:	b	9638 <close@plt+0xd0c>
    9708:	ldr	r9, [r0, #4]
    970c:	ldrb	sl, [r0]
    9710:	cmp	r9, #1
    9714:	str	sl, [sp, #20]
    9718:	bls	a6dc <close@plt+0x1db0>
    971c:	sub	r0, r9, #2
    9720:	cmp	r0, #1
    9724:	bhi	934c <close@plt+0xa20>
    9728:	ldr	r8, [sp, #4]
    972c:	ldr	r4, [r8, #12]
    9730:	cmp	r4, #1
    9734:	beq	b2a8 <close@plt+0x297c>
    9738:	ldr	r6, [r8, #32]
    973c:	cmp	r6, #0
    9740:	beq	acb8 <close@plt+0x238c>
    9744:	ldr	r2, [pc, #3008]	; a30c <close@plt+0x19e0>
    9748:	ldr	r1, [sp, #20]
    974c:	add	ip, pc, r2
    9750:	ldr	r7, [ip, r1, lsl #4]
    9754:	rsb	fp, r7, r6
    9758:	cmp	fp, #0
    975c:	ble	acbc <close@plt+0x2390>
    9760:	asr	fp, fp, #1
    9764:	str	fp, [sp, #92]	; 0x5c
    9768:	b	acc0 <close@plt+0x2394>
    976c:	ldrb	r7, [r0, #8]
    9770:	cmp	r7, #0
    9774:	beq	934c <close@plt+0xa20>
    9778:	ldr	r9, [pc, #2960]	; a310 <close@plt+0x19e4>
    977c:	lsl	sl, sl, #5
    9780:	ldr	r1, [pc, #2956]	; a314 <close@plt+0x19e8>
    9784:	add	r6, sp, #92	; 0x5c
    9788:	add	r7, pc, r9
    978c:	ldr	ip, [pc, #2948]	; a318 <close@plt+0x19ec>
    9790:	add	r9, r7, sl
    9794:	ldr	r7, [r0, #12]
    9798:	add	r5, pc, r1
    979c:	ldr	r2, [pc, #2936]	; a31c <close@plt+0x19f0>
    97a0:	ldr	r1, [pc, #2936]	; a320 <close@plt+0x19f4>
    97a4:	add	r8, pc, ip
    97a8:	add	r3, r8, sl
    97ac:	add	ip, pc, r2
    97b0:	add	r8, r5, sl
    97b4:	str	r7, [sp, #60]	; 0x3c
    97b8:	add	r5, pc, r1
    97bc:	str	sl, [sp, #56]	; 0x38
    97c0:	str	r6, [sp, #44]	; 0x2c
    97c4:	str	r3, [sp, #64]	; 0x40
    97c8:	add	r3, ip, sl
    97cc:	str	r6, [sp, #8]
    97d0:	add	sl, r5, sl
    97d4:	str	sl, [sp, #80]	; 0x50
    97d8:	mov	sl, r6
    97dc:	ldr	r6, [sp, #60]	; 0x3c
    97e0:	str	r9, [sp, #72]	; 0x48
    97e4:	ldr	r9, [sp, #28]
    97e8:	cmp	r6, #1
    97ec:	ldr	r2, [pc, #2864]	; a324 <close@plt+0x19f8>
    97f0:	str	r8, [sp, #68]	; 0x44
    97f4:	mov	r8, #0
    97f8:	add	ip, pc, r2
    97fc:	str	r3, [sp, #76]	; 0x4c
    9800:	str	ip, [sp, #84]	; 0x54
    9804:	mov	fp, r9
    9808:	str	r8, [sp, #24]
    980c:	str	r8, [sp, #40]	; 0x28
    9810:	str	r0, [sp, #20]
    9814:	beq	a010 <close@plt+0x16e4>
    9818:	ldr	r8, [sp, #20]
    981c:	ldr	r1, [r8, #32]
    9820:	cmp	r1, #0
    9824:	beq	a264 <close@plt+0x1938>
    9828:	ldr	r5, [pc, #2808]	; a328 <close@plt+0x19fc>
    982c:	ldr	r9, [sp, #56]	; 0x38
    9830:	add	r3, pc, r5
    9834:	add	r2, r3, r9
    9838:	ldr	ip, [r2, #64]	; 0x40
    983c:	rsb	r1, ip, r1
    9840:	cmp	r1, #0
    9844:	addle	r6, sp, #92	; 0x5c
    9848:	addgt	ip, sp, #92	; 0x5c
    984c:	ldrle	sl, [sp, #24]
    9850:	asrgt	r1, r1, #1
    9854:	ldrgt	r0, [sp, #24]
    9858:	strle	r1, [r6, sl]
    985c:	strgt	r1, [ip, r0]
    9860:	ldr	sl, [sp, #20]
    9864:	bic	ip, r1, r1, asr #31
    9868:	ldr	r5, [sl, #36]	; 0x24
    986c:	cmp	r5, #0
    9870:	beq	a254 <close@plt+0x1928>
    9874:	ldr	r6, [pc, #2736]	; a32c <close@plt+0x1a00>
    9878:	ldr	r2, [sp, #56]	; 0x38
    987c:	add	r3, pc, r6
    9880:	add	r1, r3, r2
    9884:	ldr	r0, [r1, #68]	; 0x44
    9888:	rsb	r2, r0, r5
    988c:	cmp	r2, #0
    9890:	asrgt	r2, r2, #1
    9894:	ldrle	r7, [sp, #8]
    9898:	ldrgt	r8, [sp, #8]
    989c:	strle	r2, [r7, #4]
    98a0:	strgt	r2, [r8, #4]
    98a4:	ldr	sl, [sp, #20]
    98a8:	cmp	r2, ip
    98ac:	movlt	r2, ip
    98b0:	ldr	r7, [sl, #40]	; 0x28
    98b4:	cmp	r7, #0
    98b8:	beq	a35c <close@plt+0x1a30>
    98bc:	ldr	r5, [sp, #84]	; 0x54
    98c0:	ldr	ip, [sp, #56]	; 0x38
    98c4:	add	r6, r5, ip
    98c8:	ldr	r3, [r6, #72]	; 0x48
    98cc:	rsb	r1, r3, r7
    98d0:	cmp	r1, #0
    98d4:	asrgt	r1, r1, #1
    98d8:	ldrle	r7, [sp, #8]
    98dc:	ldrgt	r4, [sp, #8]
    98e0:	strle	r1, [r7, #8]
    98e4:	strgt	r1, [r4, #8]
    98e8:	ldr	r7, [sp, #20]
    98ec:	cmp	r1, r2
    98f0:	movlt	r1, r2
    98f4:	ldr	r5, [r7, #44]	; 0x2c
    98f8:	cmp	r5, #0
    98fc:	beq	a2d4 <close@plt+0x19a8>
    9900:	ldr	r2, [sp, #80]	; 0x50
    9904:	ldr	ip, [r2, #76]	; 0x4c
    9908:	rsb	r7, ip, r5
    990c:	cmp	r7, #0
    9910:	asrgt	r7, r7, #1
    9914:	ldrle	r8, [sp, #8]
    9918:	ldrgt	r9, [sp, #8]
    991c:	strle	r7, [r8, #12]
    9920:	strgt	r7, [r9, #12]
    9924:	ldr	r6, [sp, #20]
    9928:	cmp	r7, r1
    992c:	movlt	r7, r1
    9930:	ldr	r3, [r6, #48]	; 0x30
    9934:	cmp	r3, #0
    9938:	beq	a2c4 <close@plt+0x1998>
    993c:	ldr	r1, [sp, #76]	; 0x4c
    9940:	ldr	r0, [r1, #80]	; 0x50
    9944:	rsb	r1, r0, r3
    9948:	cmp	r1, #0
    994c:	asrgt	r1, r1, #1
    9950:	ldrle	r3, [sp, #8]
    9954:	ldrgt	r4, [sp, #8]
    9958:	strle	r1, [r3, #16]
    995c:	strgt	r1, [r4, #16]
    9960:	ldr	r2, [sp, #20]
    9964:	cmp	r1, r7
    9968:	movlt	r1, r7
    996c:	ldr	ip, [r2, #52]	; 0x34
    9970:	cmp	ip, #0
    9974:	beq	a2b4 <close@plt+0x1988>
    9978:	ldr	r7, [sp, #72]	; 0x48
    997c:	ldr	r6, [r7, #84]	; 0x54
    9980:	rsb	r2, r6, ip
    9984:	cmp	r2, #0
    9988:	asrgt	r2, r2, #1
    998c:	ldrle	r8, [sp, #8]
    9990:	ldrgt	r9, [sp, #8]
    9994:	strle	r2, [r8, #20]
    9998:	strgt	r2, [r9, #20]
    999c:	ldr	r8, [sp, #20]
    99a0:	cmp	r2, r1
    99a4:	movlt	r2, r1
    99a8:	ldr	r3, [r8, #56]	; 0x38
    99ac:	cmp	r3, #0
    99b0:	beq	a2a4 <close@plt+0x1978>
    99b4:	ldr	r0, [sp, #68]	; 0x44
    99b8:	ldr	r1, [r0, #88]	; 0x58
    99bc:	rsb	r1, r1, r3
    99c0:	cmp	r1, #0
    99c4:	asrgt	r1, r1, #1
    99c8:	ldrle	r3, [sp, #8]
    99cc:	ldrgt	r4, [sp, #8]
    99d0:	strle	r1, [r3, #24]
    99d4:	strgt	r1, [r4, #24]
    99d8:	ldr	r5, [sp, #20]
    99dc:	cmp	r1, r2
    99e0:	movlt	r1, r2
    99e4:	ldr	ip, [r5, #60]	; 0x3c
    99e8:	cmp	ip, #0
    99ec:	bne	a278 <close@plt+0x194c>
    99f0:	ldr	r9, [sp, #8]
    99f4:	mvn	r6, #4
    99f8:	str	r6, [r9, #28]
    99fc:	ldr	sl, [sp, #24]
    9a00:	cmp	r1, r6
    9a04:	movlt	r1, r6
    9a08:	ldr	r0, [sp, #4]
    9a0c:	add	r4, sp, #92	; 0x5c
    9a10:	ldr	r2, [sp, #8]
    9a14:	add	r3, r1, #1
    9a18:	str	fp, [sp, #48]	; 0x30
    9a1c:	add	r1, r1, #15
    9a20:	ldrb	r5, [r0, #18]
    9a24:	add	r9, r2, #16
    9a28:	ldr	r8, [r2, #4]
    9a2c:	mov	r0, #0
    9a30:	ldr	r7, [r2, #8]
    9a34:	str	r5, [sp, #12]
    9a38:	ldm	r9, {r5, r9, ip}
    9a3c:	ldr	r6, [r2, #12]
    9a40:	ldr	r2, [r2, #28]
    9a44:	ldr	sl, [r4, sl]
    9a48:	str	ip, [sp, #32]
    9a4c:	str	r2, [sp, #36]	; 0x24
    9a50:	mov	fp, r2
    9a54:	b	9ad0 <close@plt+0x11a4>
    9a58:	movne	r2, #0
    9a5c:	moveq	r2, #2
    9a60:	cmp	r3, r8
    9a64:	blt	9af4 <close@plt+0x11c8>
    9a68:	addeq	r2, r2, #2
    9a6c:	cmp	r3, r7
    9a70:	blt	9b04 <close@plt+0x11d8>
    9a74:	addeq	r2, r2, #2
    9a78:	cmp	r3, r6
    9a7c:	blt	9b14 <close@plt+0x11e8>
    9a80:	addeq	r2, r2, #2
    9a84:	cmp	r3, r5
    9a88:	blt	9b24 <close@plt+0x11f8>
    9a8c:	addeq	r2, r2, #2
    9a90:	cmp	r3, r9
    9a94:	blt	9b34 <close@plt+0x1208>
    9a98:	addeq	r2, r2, #2
    9a9c:	cmp	r3, ip
    9aa0:	blt	9b44 <close@plt+0x1218>
    9aa4:	addeq	r2, r2, #2
    9aa8:	cmp	r3, fp
    9aac:	bge	9b54 <close@plt+0x1228>
    9ab0:	cmp	fp, r1
    9ab4:	addle	r2, r2, #1
    9ab8:	add	r0, r0, r2
    9abc:	ldr	r2, [sp, #12]
    9ac0:	sub	r1, r1, #1
    9ac4:	cmp	r0, r2
    9ac8:	bge	9c6c <close@plt+0x1340>
    9acc:	mov	r3, r4
    9ad0:	cmp	r3, sl
    9ad4:	sub	r4, r3, #1
    9ad8:	str	r0, [sp, #16]
    9adc:	bge	9a58 <close@plt+0x112c>
    9ae0:	cmp	sl, r1
    9ae4:	movgt	r2, #0
    9ae8:	movle	r2, #1
    9aec:	cmp	r3, r8
    9af0:	bge	9a68 <close@plt+0x113c>
    9af4:	cmp	r8, r1
    9af8:	addle	r2, r2, #1
    9afc:	cmp	r3, r7
    9b00:	bge	9a74 <close@plt+0x1148>
    9b04:	cmp	r7, r1
    9b08:	addle	r2, r2, #1
    9b0c:	cmp	r3, r6
    9b10:	bge	9a80 <close@plt+0x1154>
    9b14:	cmp	r6, r1
    9b18:	addle	r2, r2, #1
    9b1c:	cmp	r3, r5
    9b20:	bge	9a8c <close@plt+0x1160>
    9b24:	cmp	r5, r1
    9b28:	addle	r2, r2, #1
    9b2c:	cmp	r3, r9
    9b30:	bge	9a98 <close@plt+0x116c>
    9b34:	cmp	r9, r1
    9b38:	addle	r2, r2, #1
    9b3c:	cmp	r3, ip
    9b40:	bge	9aa4 <close@plt+0x1178>
    9b44:	cmp	ip, r1
    9b48:	addle	r2, r2, #1
    9b4c:	cmp	r3, fp
    9b50:	blt	9ab0 <close@plt+0x1184>
    9b54:	addeq	r2, r2, #2
    9b58:	b	9ab8 <close@plt+0x118c>
    9b5c:	ldr	fp, [r4, #64]	; 0x40
    9b60:	mov	sl, r4
    9b64:	ldr	r7, [r4, #68]	; 0x44
    9b68:	ldr	r6, [r4, #72]	; 0x48
    9b6c:	ldr	r5, [r4, #76]	; 0x4c
    9b70:	cmp	r7, fp
    9b74:	movge	r8, r7
    9b78:	movlt	r8, fp
    9b7c:	ldr	r4, [r4, #80]	; 0x50
    9b80:	cmp	r8, r6
    9b84:	movlt	r8, r6
    9b88:	ldr	ip, [sl, #84]	; 0x54
    9b8c:	cmp	r8, r5
    9b90:	movlt	r8, r5
    9b94:	ldr	r0, [sl, #88]	; 0x58
    9b98:	cmp	r8, r4
    9b9c:	movlt	r8, r4
    9ba0:	ldr	r1, [sl, #92]	; 0x5c
    9ba4:	cmp	r8, ip
    9ba8:	movlt	r8, ip
    9bac:	cmp	r8, r0
    9bb0:	movlt	r8, r0
    9bb4:	ldr	r2, [sl, #32]
    9bb8:	cmp	r8, r1
    9bbc:	movlt	r8, r1
    9bc0:	ldr	r3, [sl, #36]	; 0x24
    9bc4:	str	fp, [sp, #124]	; 0x7c
    9bc8:	bic	fp, r8, r8, asr #31
    9bcc:	ldr	r9, [sl, #40]	; 0x28
    9bd0:	cmp	fp, r2
    9bd4:	movlt	fp, r2
    9bd8:	cmp	fp, r3
    9bdc:	movlt	fp, r3
    9be0:	str	r7, [sp, #128]	; 0x80
    9be4:	ldr	r7, [sl, #44]	; 0x2c
    9be8:	cmp	fp, r9
    9bec:	movlt	fp, r9
    9bf0:	ldr	r8, [sl, #48]	; 0x30
    9bf4:	str	r6, [sp, #132]	; 0x84
    9bf8:	cmp	fp, r7
    9bfc:	movge	r6, fp
    9c00:	movlt	r6, r7
    9c04:	str	r5, [sp, #136]	; 0x88
    9c08:	cmp	r6, r8
    9c0c:	movlt	r6, r8
    9c10:	ldr	r5, [sl, #52]	; 0x34
    9c14:	str	r4, [sp, #140]	; 0x8c
    9c18:	ldr	r4, [sl, #56]	; 0x38
    9c1c:	cmp	r6, r5
    9c20:	movlt	r6, r5
    9c24:	ldr	sl, [sl, #60]	; 0x3c
    9c28:	cmp	r6, r4
    9c2c:	movlt	r6, r4
    9c30:	str	ip, [sp, #144]	; 0x90
    9c34:	str	r0, [sp, #148]	; 0x94
    9c38:	cmp	r6, sl
    9c3c:	movge	fp, r6
    9c40:	movlt	fp, sl
    9c44:	str	r1, [sp, #152]	; 0x98
    9c48:	str	r2, [sp, #92]	; 0x5c
    9c4c:	str	r3, [sp, #96]	; 0x60
    9c50:	str	r9, [sp, #100]	; 0x64
    9c54:	str	r7, [sp, #104]	; 0x68
    9c58:	str	r8, [sp, #108]	; 0x6c
    9c5c:	str	r5, [sp, #112]	; 0x70
    9c60:	str	r4, [sp, #116]	; 0x74
    9c64:	str	sl, [sp, #120]	; 0x78
    9c68:	b	95a0 <close@plt+0xc74>
    9c6c:	cmp	r2, r0
    9c70:	ldr	ip, [sp, #16]
    9c74:	subeq	r4, r3, #2
    9c78:	mov	r1, r2
    9c7c:	add	r3, r4, #1
    9c80:	moveq	ip, r2
    9c84:	cmp	r3, sl
    9c88:	ldr	fp, [sp, #48]	; 0x30
    9c8c:	bge	a0e0 <close@plt+0x17b4>
    9c90:	rsb	sl, r4, sl
    9c94:	cmp	sl, #16
    9c98:	ldrgt	r0, [sp, #28]
    9c9c:	movgt	r2, #16
    9ca0:	ldrgt	sl, [sp, #24]
    9ca4:	ldrle	r2, [sp, #28]
    9ca8:	ldrle	r1, [sp, #24]
    9cac:	strgt	r2, [r0, sl]
    9cb0:	strle	sl, [r2, r1]
    9cb4:	cmp	r3, r8
    9cb8:	bge	a0d8 <close@plt+0x17ac>
    9cbc:	rsb	r1, r4, r8
    9cc0:	cmp	r1, #16
    9cc4:	movgt	r1, #16
    9cc8:	strgt	r1, [fp, #4]
    9ccc:	bgt	9cd4 <close@plt+0x13a8>
    9cd0:	str	r1, [fp, #4]
    9cd4:	cmp	r3, r7
    9cd8:	bge	a0d0 <close@plt+0x17a4>
    9cdc:	rsb	r2, r4, r7
    9ce0:	cmp	r2, #16
    9ce4:	movgt	r2, #16
    9ce8:	strgt	r2, [fp, #8]
    9cec:	bgt	9cf4 <close@plt+0x13c8>
    9cf0:	str	r2, [fp, #8]
    9cf4:	cmp	r3, r6
    9cf8:	bge	a0c8 <close@plt+0x179c>
    9cfc:	rsb	r0, r4, r6
    9d00:	cmp	r0, #16
    9d04:	movgt	r0, #16
    9d08:	strgt	r0, [fp, #12]
    9d0c:	bgt	9d14 <close@plt+0x13e8>
    9d10:	str	r0, [fp, #12]
    9d14:	cmp	r3, r5
    9d18:	bge	a0c0 <close@plt+0x1794>
    9d1c:	rsb	r1, r4, r5
    9d20:	cmp	r1, #16
    9d24:	movgt	r1, #16
    9d28:	strgt	r1, [fp, #16]
    9d2c:	bgt	9d34 <close@plt+0x1408>
    9d30:	str	r1, [fp, #16]
    9d34:	cmp	r3, r9
    9d38:	bge	a0b8 <close@plt+0x178c>
    9d3c:	rsb	r2, r4, r9
    9d40:	cmp	r2, #16
    9d44:	movgt	r2, #16
    9d48:	strgt	r2, [fp, #20]
    9d4c:	bgt	9d54 <close@plt+0x1428>
    9d50:	str	r2, [fp, #20]
    9d54:	ldr	r0, [sp, #32]
    9d58:	cmp	r3, r0
    9d5c:	bge	a0b0 <close@plt+0x1784>
    9d60:	rsb	r1, r4, r0
    9d64:	cmp	r1, #16
    9d68:	movgt	r1, #16
    9d6c:	strgt	r1, [fp, #24]
    9d70:	bgt	9d78 <close@plt+0x144c>
    9d74:	str	r1, [fp, #24]
    9d78:	ldr	r2, [sp, #36]	; 0x24
    9d7c:	cmp	r3, r2
    9d80:	movge	r2, #0
    9d84:	strge	r2, [fp, #28]
    9d88:	bge	9da4 <close@plt+0x1478>
    9d8c:	rsb	r4, r4, r2
    9d90:	mov	sl, r2
    9d94:	cmp	r4, #16
    9d98:	strle	r4, [fp, #28]
    9d9c:	movgt	r2, #16
    9da0:	strgt	r2, [fp, #28]
    9da4:	ldr	r0, [sp, #4]
    9da8:	ldrb	r2, [r0, #18]
    9dac:	cmp	ip, r2
    9db0:	bge	9fc0 <close@plt+0x1694>
    9db4:	ldr	sl, [sp, #28]
    9db8:	ldr	r4, [sp, #24]
    9dbc:	ldr	r1, [sl, r4]
    9dc0:	sub	r0, r1, #2
    9dc4:	cmp	r0, #13
    9dc8:	bls	a0f4 <close@plt+0x17c8>
    9dcc:	add	r0, sp, #92	; 0x5c
    9dd0:	ldr	r1, [r0, r4]
    9dd4:	cmp	r3, r1
    9dd8:	beq	a36c <close@plt+0x1a40>
    9ddc:	ldr	r4, [fp, #4]
    9de0:	sub	r0, r4, #2
    9de4:	cmp	r0, #13
    9de8:	bls	a124 <close@plt+0x17f8>
    9dec:	cmp	r3, r8
    9df0:	beq	a388 <close@plt+0x1a5c>
    9df4:	ldr	r4, [fp, #8]
    9df8:	sub	r0, r4, #2
    9dfc:	cmp	r0, #13
    9e00:	bls	a150 <close@plt+0x1824>
    9e04:	cmp	r3, r7
    9e08:	beq	a3a4 <close@plt+0x1a78>
    9e0c:	ldr	r4, [fp, #12]
    9e10:	sub	r0, r4, #2
    9e14:	cmp	r0, #13
    9e18:	bls	a17c <close@plt+0x1850>
    9e1c:	cmp	r3, r6
    9e20:	beq	a3c0 <close@plt+0x1a94>
    9e24:	ldr	r1, [fp, #16]
    9e28:	sub	r0, r1, #2
    9e2c:	cmp	r0, #13
    9e30:	bls	a1a8 <close@plt+0x187c>
    9e34:	cmp	r3, r5
    9e38:	beq	a3dc <close@plt+0x1ab0>
    9e3c:	ldr	r8, [fp, #20]
    9e40:	sub	r0, r8, #2
    9e44:	cmp	r0, #13
    9e48:	bls	a1d4 <close@plt+0x18a8>
    9e4c:	cmp	r3, r9
    9e50:	beq	a3f8 <close@plt+0x1acc>
    9e54:	ldr	r6, [fp, #24]
    9e58:	sub	r0, r6, #2
    9e5c:	cmp	r0, #13
    9e60:	bls	a200 <close@plt+0x18d4>
    9e64:	ldr	r9, [sp, #32]
    9e68:	cmp	r3, r9
    9e6c:	beq	a64c <close@plt+0x1d20>
    9e70:	ldr	r1, [fp, #28]
    9e74:	sub	r0, r1, #2
    9e78:	cmp	r0, #13
    9e7c:	bhi	a22c <close@plt+0x1900>
    9e80:	add	ip, ip, #1
    9e84:	add	r5, r1, #1
    9e88:	str	r5, [fp, #28]
    9e8c:	ldr	r4, [sp, #4]
    9e90:	ldrb	r2, [r4, #18]
    9e94:	cmp	r2, ip
    9e98:	ble	9fc0 <close@plt+0x1694>
    9e9c:	ldr	r6, [fp]
    9ea0:	cmp	r6, #15
    9ea4:	addle	r6, r6, #1
    9ea8:	strle	r6, [fp]
    9eac:	ldrle	r9, [sp, #4]
    9eb0:	addle	ip, ip, #1
    9eb4:	ldrble	r2, [r9, #18]
    9eb8:	cmp	ip, r2
    9ebc:	bge	9fc0 <close@plt+0x1694>
    9ec0:	ldr	r7, [fp, #4]
    9ec4:	cmp	r7, #15
    9ec8:	bgt	9ee8 <close@plt+0x15bc>
    9ecc:	add	sl, r7, #1
    9ed0:	str	sl, [fp, #4]
    9ed4:	ldr	sl, [sp, #4]
    9ed8:	add	ip, ip, #1
    9edc:	ldrb	r8, [sl, #18]
    9ee0:	cmp	ip, r8
    9ee4:	bge	9fc0 <close@plt+0x1694>
    9ee8:	ldr	r1, [fp, #8]
    9eec:	cmp	r1, #15
    9ef0:	bgt	9f10 <close@plt+0x15e4>
    9ef4:	add	r0, r1, #1
    9ef8:	str	r0, [fp, #8]
    9efc:	ldr	r0, [sp, #4]
    9f00:	add	ip, ip, #1
    9f04:	ldrb	r3, [r0, #18]
    9f08:	cmp	ip, r3
    9f0c:	bge	9fc0 <close@plt+0x1694>
    9f10:	ldr	r5, [fp, #12]
    9f14:	cmp	r5, #15
    9f18:	bgt	9f38 <close@plt+0x160c>
    9f1c:	ldr	r2, [sp, #4]
    9f20:	add	r4, r5, #1
    9f24:	str	r4, [fp, #12]
    9f28:	add	ip, ip, #1
    9f2c:	ldrb	r6, [r2, #18]
    9f30:	cmp	ip, r6
    9f34:	bge	9fc0 <close@plt+0x1694>
    9f38:	ldr	r7, [fp, #16]
    9f3c:	cmp	r7, #15
    9f40:	bgt	9f60 <close@plt+0x1634>
    9f44:	ldr	r1, [sp, #4]
    9f48:	add	r8, r7, #1
    9f4c:	str	r8, [fp, #16]
    9f50:	add	ip, ip, #1
    9f54:	ldrb	r3, [r1, #18]
    9f58:	cmp	ip, r3
    9f5c:	bge	9fc0 <close@plt+0x1694>
    9f60:	ldr	r5, [fp, #20]
    9f64:	cmp	r5, #15
    9f68:	bgt	9f88 <close@plt+0x165c>
    9f6c:	ldr	r2, [sp, #4]
    9f70:	add	r4, r5, #1
    9f74:	str	r4, [fp, #20]
    9f78:	add	ip, ip, #1
    9f7c:	ldrb	r6, [r2, #18]
    9f80:	cmp	ip, r6
    9f84:	bge	9fc0 <close@plt+0x1694>
    9f88:	ldr	r7, [fp, #24]
    9f8c:	cmp	r7, #15
    9f90:	bgt	9fb0 <close@plt+0x1684>
    9f94:	ldr	r1, [sp, #4]
    9f98:	add	r8, r7, #1
    9f9c:	str	r8, [fp, #24]
    9fa0:	add	r5, ip, #1
    9fa4:	ldrb	r3, [r1, #18]
    9fa8:	cmp	r5, r3
    9fac:	bge	9fc0 <close@plt+0x1694>
    9fb0:	ldr	r4, [fp, #28]
    9fb4:	cmp	r4, #15
    9fb8:	addle	r4, r4, #1
    9fbc:	strle	r4, [fp, #28]
    9fc0:	ldr	r4, [sp, #4]
    9fc4:	add	fp, fp, #32
    9fc8:	ldr	r6, [sp, #40]	; 0x28
    9fcc:	ldr	r7, [sp, #24]
    9fd0:	ldrb	r2, [r4, #8]
    9fd4:	add	ip, r6, #1
    9fd8:	ldr	r1, [sp, #8]
    9fdc:	add	r8, r7, #32
    9fe0:	ldr	r3, [sp, #20]
    9fe4:	cmp	ip, r2
    9fe8:	add	r7, r1, #32
    9fec:	str	ip, [sp, #40]	; 0x28
    9ff0:	add	r5, r3, #32
    9ff4:	str	r8, [sp, #24]
    9ff8:	str	r7, [sp, #8]
    9ffc:	str	r5, [sp, #20]
    a000:	bge	934c <close@plt+0xa20>
    a004:	ldr	r6, [sp, #60]	; 0x3c
    a008:	cmp	r6, #1
    a00c:	bne	9818 <close@plt+0xeec>
    a010:	ldr	r8, [sp, #20]
    a014:	add	r5, sp, #92	; 0x5c
    a018:	ldr	r6, [sp, #20]
    a01c:	ldr	r7, [sp, #8]
    a020:	ldr	ip, [r8, #32]
    a024:	ldr	r3, [r8, #60]	; 0x3c
    a028:	ldr	r1, [r8, #36]	; 0x24
    a02c:	cmp	r3, ip
    a030:	movge	r0, r3
    a034:	movlt	r0, ip
    a038:	ldr	r4, [sp, #24]
    a03c:	ldr	r2, [r6, #40]	; 0x28
    a040:	bic	r9, r0, r0, asr #31
    a044:	ldr	sl, [r6, #44]	; 0x2c
    a048:	cmp	r9, r1
    a04c:	movlt	r9, r1
    a050:	ldr	r8, [r6, #48]	; 0x30
    a054:	cmp	r9, r2
    a058:	movlt	r9, r2
    a05c:	str	ip, [r5, r4]
    a060:	ldr	ip, [r6, #52]	; 0x34
    a064:	str	r3, [r7, #28]
    a068:	str	r1, [r7, #4]
    a06c:	cmp	r9, sl
    a070:	movge	r1, r9
    a074:	movlt	r1, sl
    a078:	ldr	r3, [r6, #56]	; 0x38
    a07c:	cmp	r1, r8
    a080:	movlt	r1, r8
    a084:	cmp	r1, ip
    a088:	movlt	r1, ip
    a08c:	str	sl, [r7, #12]
    a090:	str	r2, [r7, #8]
    a094:	cmp	r1, r3
    a098:	movlt	r1, r3
    a09c:	str	r8, [r7, #16]
    a0a0:	mov	sl, r4
    a0a4:	str	ip, [r7, #20]
    a0a8:	str	r3, [r7, #24]
    a0ac:	b	9a08 <close@plt+0x10dc>
    a0b0:	mov	r1, #0
    a0b4:	b	9d74 <close@plt+0x1448>
    a0b8:	mov	r2, #0
    a0bc:	b	9d50 <close@plt+0x1424>
    a0c0:	mov	r1, #0
    a0c4:	b	9d30 <close@plt+0x1404>
    a0c8:	mov	r0, #0
    a0cc:	b	9d10 <close@plt+0x13e4>
    a0d0:	mov	r2, #0
    a0d4:	b	9cf0 <close@plt+0x13c4>
    a0d8:	mov	r1, #0
    a0dc:	b	9cd0 <close@plt+0x13a4>
    a0e0:	ldr	r0, [sp, #28]
    a0e4:	mov	r2, #0
    a0e8:	ldr	sl, [sp, #24]
    a0ec:	str	r2, [r0, sl]
    a0f0:	b	9cb4 <close@plt+0x1388>
    a0f4:	add	r4, r1, #1
    a0f8:	ldr	r1, [sp, #24]
    a0fc:	add	ip, ip, #1
    a100:	str	r4, [sl, r1]
    a104:	ldr	sl, [sp, #4]
    a108:	ldrb	r2, [sl, #18]
    a10c:	cmp	ip, r2
    a110:	bge	9fc0 <close@plt+0x1694>
    a114:	ldr	r4, [fp, #4]
    a118:	sub	r0, r4, #2
    a11c:	cmp	r0, #13
    a120:	bhi	9dec <close@plt+0x14c0>
    a124:	add	ip, ip, #1
    a128:	add	r1, r4, #1
    a12c:	str	r1, [fp, #4]
    a130:	ldr	r0, [sp, #4]
    a134:	ldrb	r2, [r0, #18]
    a138:	cmp	ip, r2
    a13c:	bge	9fc0 <close@plt+0x1694>
    a140:	ldr	r4, [fp, #8]
    a144:	sub	r0, r4, #2
    a148:	cmp	r0, #13
    a14c:	bhi	9e04 <close@plt+0x14d8>
    a150:	add	ip, ip, #1
    a154:	add	r2, r4, #1
    a158:	str	r2, [fp, #8]
    a15c:	ldr	r1, [sp, #4]
    a160:	ldrb	r2, [r1, #18]
    a164:	cmp	ip, r2
    a168:	bge	9fc0 <close@plt+0x1694>
    a16c:	ldr	r4, [fp, #12]
    a170:	sub	r0, r4, #2
    a174:	cmp	r0, #13
    a178:	bhi	9e1c <close@plt+0x14f0>
    a17c:	add	ip, ip, #1
    a180:	add	r8, r4, #1
    a184:	str	r8, [fp, #12]
    a188:	ldr	r2, [sp, #4]
    a18c:	ldrb	r2, [r2, #18]
    a190:	cmp	ip, r2
    a194:	bge	9fc0 <close@plt+0x1694>
    a198:	ldr	r1, [fp, #16]
    a19c:	sub	r0, r1, #2
    a1a0:	cmp	r0, #13
    a1a4:	bhi	9e34 <close@plt+0x1508>
    a1a8:	add	ip, ip, #1
    a1ac:	add	r6, r1, #1
    a1b0:	str	r6, [fp, #16]
    a1b4:	ldr	r7, [sp, #4]
    a1b8:	ldrb	r2, [r7, #18]
    a1bc:	cmp	ip, r2
    a1c0:	bge	9fc0 <close@plt+0x1694>
    a1c4:	ldr	r8, [fp, #20]
    a1c8:	sub	r0, r8, #2
    a1cc:	cmp	r0, #13
    a1d0:	bhi	9e4c <close@plt+0x1520>
    a1d4:	add	ip, ip, #1
    a1d8:	add	r5, r8, #1
    a1dc:	str	r5, [fp, #20]
    a1e0:	ldr	r4, [sp, #4]
    a1e4:	ldrb	r2, [r4, #18]
    a1e8:	cmp	ip, r2
    a1ec:	bge	9fc0 <close@plt+0x1694>
    a1f0:	ldr	r6, [fp, #24]
    a1f4:	sub	r0, r6, #2
    a1f8:	cmp	r0, #13
    a1fc:	bhi	9e64 <close@plt+0x1538>
    a200:	add	ip, ip, #1
    a204:	add	r8, r6, #1
    a208:	str	r8, [fp, #24]
    a20c:	ldr	sl, [sp, #4]
    a210:	ldrb	r2, [sl, #18]
    a214:	cmp	ip, r2
    a218:	bge	9fc0 <close@plt+0x1694>
    a21c:	ldr	r1, [fp, #28]
    a220:	sub	r0, r1, #2
    a224:	cmp	r0, #13
    a228:	bls	9e80 <close@plt+0x1554>
    a22c:	ldr	r0, [sp, #36]	; 0x24
    a230:	cmp	r3, r0
    a234:	bne	9e9c <close@plt+0x1570>
    a238:	add	r3, ip, #1
    a23c:	cmp	r3, r2
    a240:	bge	9e9c <close@plt+0x1570>
    a244:	mov	r2, #2
    a248:	add	ip, ip, #2
    a24c:	str	r2, [fp, #28]
    a250:	b	9e8c <close@plt+0x1560>
    a254:	ldr	r9, [sp, #8]
    a258:	mvn	r2, #4
    a25c:	str	r2, [r9, #4]
    a260:	b	98a4 <close@plt+0xf78>
    a264:	ldr	r0, [sp, #24]
    a268:	add	r4, sp, #92	; 0x5c
    a26c:	mvn	r1, #4
    a270:	str	r1, [r4, r0]
    a274:	b	9860 <close@plt+0xf34>
    a278:	ldr	r7, [sp, #64]	; 0x40
    a27c:	ldr	r6, [r7, #92]	; 0x5c
    a280:	rsb	r2, r6, ip
    a284:	cmp	r2, #0
    a288:	asrgt	r6, r2, #1
    a28c:	ldrgt	r9, [sp, #8]
    a290:	movle	r6, r2
    a294:	ldrle	sl, [sp, #8]
    a298:	strgt	r6, [r9, #28]
    a29c:	strle	r2, [sl, #28]
    a2a0:	b	99fc <close@plt+0x10d0>
    a2a4:	ldr	r4, [sp, #8]
    a2a8:	mvn	r1, #4
    a2ac:	str	r1, [r4, #24]
    a2b0:	b	99d8 <close@plt+0x10ac>
    a2b4:	ldr	sl, [sp, #8]
    a2b8:	mvn	r2, #4
    a2bc:	str	r2, [sl, #20]
    a2c0:	b	999c <close@plt+0x1070>
    a2c4:	ldr	r5, [sp, #8]
    a2c8:	mvn	r1, #4
    a2cc:	str	r1, [r5, #16]
    a2d0:	b	9960 <close@plt+0x1034>
    a2d4:	ldr	sl, [sp, #8]
    a2d8:	mvn	r7, #4
    a2dc:	str	r7, [sl, #12]
    a2e0:	b	9924 <close@plt+0xff8>
    a2e4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    a2e8:	andeq	r0, r0, ip, rrx
    a2ec:	andeq	fp, r0, r8, ror r2
    a2f0:	andeq	fp, r0, r0, ror r2
    a2f4:	andeq	fp, r0, ip, ror #4
    a2f8:	andeq	fp, r0, r4, ror #4
    a2fc:	andeq	fp, r0, r8, asr #4
    a300:	andeq	fp, r0, r0, lsr r2
    a304:	andeq	fp, r0, r4, lsl r1
    a308:	ldrdeq	fp, [r0], -ip
    a30c:			; <UNDEFINED> instruction: 0x0000aeb8
    a310:	andeq	sl, r0, ip, ror lr
    a314:	andeq	sl, r0, ip, ror #28
    a318:	andeq	sl, r0, r0, ror #28
    a31c:	andeq	sl, r0, r8, asr lr
    a320:	andeq	sl, r0, ip, asr #28
    a324:	andeq	sl, r0, ip, lsl #28
    a328:	ldrdeq	sl, [r0], -r4
    a32c:	andeq	sl, r0, r8, lsl #27
    a330:	strdeq	r9, [r0], -r8
    a334:	ldrdeq	r9, [r0], -r8
    a338:	ldrdeq	r9, [r0], -r0
    a33c:	andeq	r9, r0, r8, asr #29
    a340:	andeq	r9, r0, r8, lsr #18
    a344:	ldrdeq	r9, [r0], -ip
    a348:	andeq	r9, r0, r8, lsl #17
    a34c:	andeq	r9, r0, ip, lsr #16
    a350:	andeq	r9, r0, ip, ror #15
    a354:	andeq	r9, r0, r4, lsr #15
    a358:	andeq	r9, r0, r0, asr #5
    a35c:	ldr	r0, [sp, #8]
    a360:	mvn	r1, #4
    a364:	str	r1, [r0, #8]
    a368:	b	98e8 <close@plt+0xfbc>
    a36c:	add	r1, ip, #1
    a370:	cmp	r2, r1
    a374:	ble	9ddc <close@plt+0x14b0>
    a378:	mov	r2, #2
    a37c:	add	ip, ip, #2
    a380:	str	r2, [sl, r4]
    a384:	b	a104 <close@plt+0x17d8>
    a388:	add	r8, ip, #1
    a38c:	cmp	r2, r8
    a390:	ble	9df4 <close@plt+0x14c8>
    a394:	mov	r2, #2
    a398:	add	ip, ip, #2
    a39c:	str	r2, [fp, #4]
    a3a0:	b	a130 <close@plt+0x1804>
    a3a4:	add	r7, ip, #1
    a3a8:	cmp	r2, r7
    a3ac:	ble	9e0c <close@plt+0x14e0>
    a3b0:	mov	r8, #2
    a3b4:	add	ip, ip, #2
    a3b8:	str	r8, [fp, #8]
    a3bc:	b	a15c <close@plt+0x1830>
    a3c0:	add	r6, ip, #1
    a3c4:	cmp	r2, r6
    a3c8:	ble	9e24 <close@plt+0x14f8>
    a3cc:	mov	r7, #2
    a3d0:	add	ip, ip, #2
    a3d4:	str	r7, [fp, #12]
    a3d8:	b	a188 <close@plt+0x185c>
    a3dc:	add	r5, ip, #1
    a3e0:	cmp	r2, r5
    a3e4:	ble	9e3c <close@plt+0x1510>
    a3e8:	mov	r4, #2
    a3ec:	add	ip, ip, #2
    a3f0:	str	r4, [fp, #16]
    a3f4:	b	a1b4 <close@plt+0x1888>
    a3f8:	add	r1, ip, #1
    a3fc:	cmp	r2, r1
    a400:	ble	9e54 <close@plt+0x1528>
    a404:	mov	r2, #2
    a408:	add	ip, ip, #2
    a40c:	str	r2, [fp, #20]
    a410:	b	a1e0 <close@plt+0x18b4>
    a414:	cmp	r7, r4
    a418:	ldr	r3, [sp, #28]
    a41c:	subeq	r5, r2, #2
    a420:	mov	r4, #0
    a424:	add	r6, r5, #1
    a428:	moveq	r0, r7
    a42c:	mov	ip, r4
    a430:	mov	r2, r8
    a434:	mov	r1, #16
    a438:	mov	r9, r3
    a43c:	ldr	r7, [r8, r4]
    a440:	cmp	r6, r7
    a444:	strge	ip, [r9, r4]
    a448:	bge	a45c <close@plt+0x1b30>
    a44c:	rsb	fp, r5, r7
    a450:	cmp	fp, #17
    a454:	movge	fp, r1
    a458:	str	fp, [r9, r4]
    a45c:	ldr	r7, [r2, #4]
    a460:	cmp	r6, r7
    a464:	strge	ip, [r3, #4]
    a468:	bge	a47c <close@plt+0x1b50>
    a46c:	rsb	fp, r5, r7
    a470:	cmp	fp, #16
    a474:	strgt	r1, [r3, #4]
    a478:	strle	fp, [r3, #4]
    a47c:	ldr	r7, [r2, #8]
    a480:	cmp	r6, r7
    a484:	strge	ip, [r3, #8]
    a488:	bge	a49c <close@plt+0x1b70>
    a48c:	rsb	fp, r5, r7
    a490:	cmp	fp, #16
    a494:	strgt	r1, [r3, #8]
    a498:	strle	fp, [r3, #8]
    a49c:	ldr	r7, [r2, #12]
    a4a0:	cmp	r6, r7
    a4a4:	strge	ip, [r3, #12]
    a4a8:	bge	a4bc <close@plt+0x1b90>
    a4ac:	rsb	fp, r5, r7
    a4b0:	cmp	fp, #16
    a4b4:	strgt	r1, [r3, #12]
    a4b8:	strle	fp, [r3, #12]
    a4bc:	ldr	r7, [r2, #16]
    a4c0:	cmp	r6, r7
    a4c4:	strge	ip, [r3, #16]
    a4c8:	bge	a4dc <close@plt+0x1bb0>
    a4cc:	rsb	fp, r5, r7
    a4d0:	cmp	fp, #16
    a4d4:	strgt	r1, [r3, #16]
    a4d8:	strle	fp, [r3, #16]
    a4dc:	ldr	r7, [r2, #20]
    a4e0:	cmp	r6, r7
    a4e4:	strge	ip, [r3, #20]
    a4e8:	bge	a4fc <close@plt+0x1bd0>
    a4ec:	rsb	fp, r5, r7
    a4f0:	cmp	fp, #16
    a4f4:	strgt	r1, [r3, #20]
    a4f8:	strle	fp, [r3, #20]
    a4fc:	ldr	r7, [r2, #24]
    a500:	cmp	r6, r7
    a504:	strge	ip, [r3, #24]
    a508:	bge	a51c <close@plt+0x1bf0>
    a50c:	rsb	fp, r5, r7
    a510:	cmp	fp, #16
    a514:	strgt	r1, [r3, #24]
    a518:	strle	fp, [r3, #24]
    a51c:	ldr	r7, [r2, #28]
    a520:	cmp	r6, r7
    a524:	strge	ip, [r3, #28]
    a528:	bge	a53c <close@plt+0x1c10>
    a52c:	rsb	fp, r5, r7
    a530:	cmp	fp, #16
    a534:	strle	fp, [r3, #28]
    a538:	strgt	r1, [r3, #28]
    a53c:	add	r4, r4, #32
    a540:	add	r2, r2, #32
    a544:	cmp	r4, #64	; 0x40
    a548:	add	r3, r3, #32
    a54c:	bne	a43c <close@plt+0x1b10>
    a550:	ldr	r7, [sp, #4]
    a554:	mov	r2, #0
    a558:	mov	r1, r2
    a55c:	mov	r8, #2
    a560:	ldrb	r3, [r7, #18]
    a564:	cmp	r0, r3
    a568:	bge	a5c0 <close@plt+0x1c94>
    a56c:	ldr	r5, [sp, #28]
    a570:	lsl	fp, r2, #2
    a574:	add	ip, r5, r1, lsl #5
    a578:	ldr	r9, [ip, r2, lsl #2]
    a57c:	sub	r4, r9, #2
    a580:	cmp	r4, #13
    a584:	bhi	a618 <close@plt+0x1cec>
    a588:	add	r3, r9, #1
    a58c:	str	r3, [ip, r2, lsl #2]
    a590:	ldr	ip, [sp, #4]
    a594:	add	r0, r0, #1
    a598:	ldrb	r3, [ip, #18]
    a59c:	cmp	r1, #1
    a5a0:	movne	r1, #1
    a5a4:	bne	a564 <close@plt+0x1c38>
    a5a8:	add	r2, r2, #1
    a5ac:	cmp	r2, #7
    a5b0:	bgt	a5c0 <close@plt+0x1c94>
    a5b4:	cmp	r0, r3
    a5b8:	mov	r1, #0
    a5bc:	blt	a56c <close@plt+0x1c40>
    a5c0:	mov	r5, #0
    a5c4:	ldr	r6, [sp, #4]
    a5c8:	mov	r9, r5
    a5cc:	ldr	r8, [sp, #28]
    a5d0:	b	a5d8 <close@plt+0x1cac>
    a5d4:	ldrb	r3, [r6, #18]
    a5d8:	cmp	r0, r3
    a5dc:	bge	934c <close@plt+0xa20>
    a5e0:	add	sl, r8, r9, lsl #5
    a5e4:	ldr	fp, [sl, r5, lsl #2]
    a5e8:	cmp	fp, #15
    a5ec:	addle	fp, fp, #1
    a5f0:	addle	r0, r0, #1
    a5f4:	strle	fp, [sl, r5, lsl #2]
    a5f8:	cmp	r9, #1
    a5fc:	movne	r9, #1
    a600:	bne	a5d4 <close@plt+0x1ca8>
    a604:	add	r5, r5, #1
    a608:	cmp	r5, #7
    a60c:	bgt	934c <close@plt+0xa20>
    a610:	mov	r9, #0
    a614:	b	a5d4 <close@plt+0x1ca8>
    a618:	add	r7, r2, r1, lsl #3
    a61c:	add	r5, sp, #160	; 0xa0
    a620:	add	r9, r5, r7, lsl #2
    a624:	ldr	r4, [r9, #-68]	; 0xffffffbc
    a628:	cmp	r6, r4
    a62c:	bne	a59c <close@plt+0x1c70>
    a630:	add	r7, r0, #1
    a634:	cmp	r7, r3
    a638:	strlt	r8, [ip, fp]
    a63c:	addlt	r0, r0, #2
    a640:	ldrlt	sl, [sp, #4]
    a644:	ldrblt	r3, [sl, #18]
    a648:	b	a59c <close@plt+0x1c70>
    a64c:	add	r7, ip, #1
    a650:	cmp	r2, r7
    a654:	ble	9e70 <close@plt+0x1544>
    a658:	mov	sl, #2
    a65c:	add	ip, ip, #2
    a660:	str	sl, [fp, #24]
    a664:	b	a20c <close@plt+0x18e0>
    a668:	mvn	r7, #4
    a66c:	str	r7, [r3, #-4]
    a670:	b	9510 <close@plt+0xbe4>
    a674:	mvn	r6, #4
    a678:	str	r6, [r3, #-8]
    a67c:	b	94e0 <close@plt+0xbb4>
    a680:	mvn	r1, #4
    a684:	str	r1, [r3, #-28]	; 0xffffffe4
    a688:	ldr	r9, [r2, #36]	; 0x24
    a68c:	cmp	r9, #0
    a690:	bne	9420 <close@plt+0xaf4>
    a694:	mvn	r0, #4
    a698:	str	r0, [r3, #-24]	; 0xffffffe8
    a69c:	ldr	r7, [r2, #40]	; 0x28
    a6a0:	cmp	r7, #0
    a6a4:	bne	9448 <close@plt+0xb1c>
    a6a8:	mvn	ip, #4
    a6ac:	str	ip, [r3, #-20]	; 0xffffffec
    a6b0:	ldr	r4, [r2, #44]	; 0x2c
    a6b4:	cmp	r4, #0
    a6b8:	bne	9470 <close@plt+0xb44>
    a6bc:	mvn	r4, #4
    a6c0:	str	r4, [r3, #-16]
    a6c4:	ldr	r7, [r2, #48]	; 0x30
    a6c8:	cmp	r7, #0
    a6cc:	bne	9498 <close@plt+0xb6c>
    a6d0:	mvn	r5, #4
    a6d4:	str	r5, [r3, #-12]
    a6d8:	b	94b4 <close@plt+0xb88>
    a6dc:	ldr	r7, [sp, #4]
    a6e0:	ldrb	r6, [r7, #8]
    a6e4:	cmp	r6, #0
    a6e8:	beq	934c <close@plt+0xa20>
    a6ec:	mov	r9, r7
    a6f0:	mov	ip, r7
    a6f4:	ldr	r6, [r9, #12]
    a6f8:	mov	r5, #0
    a6fc:	ldr	r1, [sp, #20]
    a700:	ldr	r4, [pc, #-984]	; a330 <close@plt+0x1a04>
    a704:	str	r6, [sp, #32]
    a708:	str	ip, [sp, #8]
    a70c:	add	sl, pc, r4
    a710:	ldr	ip, [sp, #32]
    a714:	lsl	r8, r1, #4
    a718:	ldr	r0, [pc, #-1004]	; a334 <close@plt+0x1a08>
    a71c:	add	r1, sl, r8
    a720:	ldr	r2, [pc, #-1008]	; a338 <close@plt+0x1a0c>
    a724:	cmp	ip, #1
    a728:	ldr	r9, [pc, #-1012]	; a33c <close@plt+0x1a10>
    a72c:	add	fp, pc, r0
    a730:	ldr	r4, [sp, #28]
    a734:	add	r3, pc, r2
    a738:	add	r7, fp, r8
    a73c:	add	r0, pc, r9
    a740:	add	fp, r3, r8
    a744:	add	sl, r4, #4
    a748:	str	fp, [sp, #44]	; 0x2c
    a74c:	add	r8, sp, #92	; 0x5c
    a750:	str	sl, [sp, #12]
    a754:	add	fp, sp, #96	; 0x60
    a758:	str	r5, [sp, #24]
    a75c:	str	r7, [sp, #36]	; 0x24
    a760:	str	r1, [sp, #40]	; 0x28
    a764:	str	r0, [sp, #48]	; 0x30
    a768:	str	r8, [sp, #16]
    a76c:	ldr	sl, [sp, #28]
    a770:	beq	aafc <close@plt+0x21d0>
    a774:	ldr	r5, [sp, #8]
    a778:	ldr	r3, [r5, #32]
    a77c:	cmp	r3, #0
    a780:	beq	ac24 <close@plt+0x22f8>
    a784:	ldr	r2, [sp, #20]
    a788:	ldr	r7, [sp, #48]	; 0x30
    a78c:	ldr	r6, [r7, r2, lsl #4]
    a790:	rsb	r0, r6, r3
    a794:	cmp	r0, #0
    a798:	asrgt	r0, r0, #1
    a79c:	strgt	r0, [fp, #-4]
    a7a0:	ble	ac28 <close@plt+0x22fc>
    a7a4:	ldr	r9, [sp, #8]
    a7a8:	bic	r0, r0, r0, asr #31
    a7ac:	ldr	r8, [r9, #36]	; 0x24
    a7b0:	cmp	r8, #0
    a7b4:	beq	ac54 <close@plt+0x2328>
    a7b8:	ldr	r4, [sp, #44]	; 0x2c
    a7bc:	ldr	ip, [r4, #4]
    a7c0:	rsb	r3, ip, r8
    a7c4:	cmp	r3, #0
    a7c8:	asrgt	r3, r3, #1
    a7cc:	ldrle	r1, [sp, #16]
    a7d0:	ldrgt	ip, [sp, #16]
    a7d4:	strle	r3, [r1, #4]
    a7d8:	strgt	r3, [ip, #4]
    a7dc:	ldr	r5, [sp, #8]
    a7e0:	cmp	r0, r3
    a7e4:	movlt	r0, r3
    a7e8:	ldr	r2, [r5, #40]	; 0x28
    a7ec:	cmp	r2, #0
    a7f0:	beq	ac18 <close@plt+0x22ec>
    a7f4:	ldr	r7, [sp, #40]	; 0x28
    a7f8:	ldr	r6, [r7, #8]
    a7fc:	rsb	r9, r6, r2
    a800:	cmp	r9, #0
    a804:	asrgt	r9, r9, #1
    a808:	strgt	r9, [fp, #4]
    a80c:	ble	ac1c <close@plt+0x22f0>
    a810:	ldr	r8, [sp, #8]
    a814:	cmp	r0, r9
    a818:	movlt	r0, r9
    a81c:	ldr	r2, [r8, #44]	; 0x2c
    a820:	cmp	r2, #0
    a824:	bne	ac30 <close@plt+0x2304>
    a828:	mvn	r3, #4
    a82c:	str	r3, [fp, #8]
    a830:	mov	ip, r3
    a834:	ldr	r1, [sp, #16]
    a838:	cmp	r0, ip
    a83c:	movlt	r0, ip
    a840:	ldr	r3, [sp, #4]
    a844:	ldr	r7, [r1, #4]
    a848:	mov	r1, #0
    a84c:	ldr	r8, [fp, #-4]
    a850:	ldrb	r9, [r3, #18]
    a854:	add	r3, r0, #1
    a858:	ldr	r6, [fp, #4]
    a85c:	add	r0, r0, #15
    a860:	ldr	r5, [fp, #8]
    a864:	b	a8ac <close@plt+0x1f80>
    a868:	movne	r2, #0
    a86c:	moveq	r2, #2
    a870:	cmp	r3, r7
    a874:	blt	a8d0 <close@plt+0x1fa4>
    a878:	addeq	r2, r2, #2
    a87c:	cmp	r3, r6
    a880:	blt	a8e0 <close@plt+0x1fb4>
    a884:	addeq	r2, r2, #2
    a888:	cmp	r3, r5
    a88c:	bge	a8f0 <close@plt+0x1fc4>
    a890:	cmp	r5, r0
    a894:	sub	r0, r0, #1
    a898:	addle	r2, r2, #1
    a89c:	add	r1, r1, r2
    a8a0:	cmp	r1, r9
    a8a4:	bge	a904 <close@plt+0x1fd8>
    a8a8:	mov	r3, ip
    a8ac:	cmp	r3, r8
    a8b0:	sub	ip, r3, #1
    a8b4:	mov	r4, r1
    a8b8:	bge	a868 <close@plt+0x1f3c>
    a8bc:	cmp	r8, r0
    a8c0:	movgt	r2, #0
    a8c4:	movle	r2, #1
    a8c8:	cmp	r3, r7
    a8cc:	bge	a878 <close@plt+0x1f4c>
    a8d0:	cmp	r7, r0
    a8d4:	addle	r2, r2, #1
    a8d8:	cmp	r3, r6
    a8dc:	bge	a884 <close@plt+0x1f58>
    a8e0:	cmp	r6, r0
    a8e4:	addle	r2, r2, #1
    a8e8:	cmp	r3, r5
    a8ec:	blt	a890 <close@plt+0x1f64>
    a8f0:	addeq	r2, r2, #2
    a8f4:	sub	r0, r0, #1
    a8f8:	add	r1, r1, r2
    a8fc:	cmp	r1, r9
    a900:	blt	a8a8 <close@plt+0x1f7c>
    a904:	cmp	r9, r1
    a908:	subeq	ip, r3, #2
    a90c:	add	r2, ip, #1
    a910:	moveq	r4, r9
    a914:	cmp	r2, r8
    a918:	bge	ab5c <close@plt+0x2230>
    a91c:	rsb	r3, ip, r8
    a920:	cmp	r3, #16
    a924:	ldrgt	r3, [sp, #12]
    a928:	movgt	r9, #16
    a92c:	ldrle	r0, [sp, #12]
    a930:	strgt	r9, [r3, #-4]
    a934:	strle	r3, [r0, #-4]
    a938:	cmp	r7, r2
    a93c:	movle	r0, #0
    a940:	strle	r0, [sl, #4]
    a944:	ble	a95c <close@plt+0x2030>
    a948:	rsb	r0, ip, r7
    a94c:	cmp	r0, #16
    a950:	strle	r0, [sl, #4]
    a954:	movgt	r9, #16
    a958:	strgt	r9, [sl, #4]
    a95c:	cmp	r6, r2
    a960:	ble	ab54 <close@plt+0x2228>
    a964:	rsb	r3, ip, r6
    a968:	cmp	r3, #16
    a96c:	movgt	r1, #16
    a970:	strgt	r1, [sl, #8]
    a974:	bgt	a97c <close@plt+0x2050>
    a978:	str	r3, [sl, #8]
    a97c:	cmp	r5, r2
    a980:	movle	r9, #0
    a984:	strle	r9, [sl, #12]
    a988:	ble	a99c <close@plt+0x2070>
    a98c:	rsb	r9, ip, r5
    a990:	cmp	r9, #16
    a994:	movgt	r9, #16
    a998:	str	r9, [sl, #12]
    a99c:	ldr	ip, [sp, #4]
    a9a0:	ldrb	r3, [ip, #18]
    a9a4:	cmp	r4, r3
    a9a8:	bge	aaa8 <close@plt+0x217c>
    a9ac:	ldr	r9, [sp, #12]
    a9b0:	ldr	r1, [r9, #-4]
    a9b4:	sub	r0, r1, #2
    a9b8:	cmp	r0, #13
    a9bc:	bls	ab6c <close@plt+0x2240>
    a9c0:	cmp	r8, r2
    a9c4:	beq	ac9c <close@plt+0x2370>
    a9c8:	ldr	r8, [sl, #4]
    a9cc:	sub	r0, r8, #2
    a9d0:	cmp	r0, #13
    a9d4:	bls	ab9c <close@plt+0x2270>
    a9d8:	cmp	r7, r2
    a9dc:	beq	ac80 <close@plt+0x2354>
    a9e0:	ldr	r1, [sl, #8]
    a9e4:	sub	r8, r1, #2
    a9e8:	cmp	r8, #13
    a9ec:	bls	abc8 <close@plt+0x229c>
    a9f0:	cmp	r6, r2
    a9f4:	beq	ac64 <close@plt+0x2338>
    a9f8:	ldr	ip, [sl, #12]
    a9fc:	sub	r9, ip, #2
    aa00:	cmp	r9, #13
    aa04:	bhi	abf4 <close@plt+0x22c8>
    aa08:	add	r4, r4, #1
    aa0c:	add	r8, ip, #1
    aa10:	str	r8, [sl, #12]
    aa14:	ldr	r6, [sp, #4]
    aa18:	ldrb	r3, [r6, #18]
    aa1c:	cmp	r3, r4
    aa20:	ble	aaa8 <close@plt+0x217c>
    aa24:	ldr	r0, [sl]
    aa28:	cmp	r0, #15
    aa2c:	addle	r0, r0, #1
    aa30:	strle	r0, [sl]
    aa34:	ldrle	r5, [sp, #4]
    aa38:	addle	r4, r4, #1
    aa3c:	ldrble	r3, [r5, #18]
    aa40:	cmp	r3, r4
    aa44:	ble	aaa8 <close@plt+0x217c>
    aa48:	ldr	r5, [sl, #4]
    aa4c:	cmp	r5, #15
    aa50:	bgt	aa70 <close@plt+0x2144>
    aa54:	ldr	ip, [sp, #4]
    aa58:	add	r7, r5, #1
    aa5c:	str	r7, [sl, #4]
    aa60:	add	r4, r4, #1
    aa64:	ldrb	r9, [ip, #18]
    aa68:	cmp	r9, r4
    aa6c:	ble	aaa8 <close@plt+0x217c>
    aa70:	ldr	r2, [sl, #8]
    aa74:	cmp	r2, #15
    aa78:	bgt	aa98 <close@plt+0x216c>
    aa7c:	ldr	r8, [sp, #4]
    aa80:	add	r1, r2, #1
    aa84:	str	r1, [sl, #8]
    aa88:	add	r3, r4, #1
    aa8c:	ldrb	r6, [r8, #18]
    aa90:	cmp	r6, r3
    aa94:	ble	aaa8 <close@plt+0x217c>
    aa98:	ldr	r0, [sl, #12]
    aa9c:	cmp	r0, #15
    aaa0:	addle	r0, r0, #1
    aaa4:	strle	r0, [sl, #12]
    aaa8:	ldr	r5, [sp, #4]
    aaac:	add	fp, fp, #32
    aab0:	ldr	ip, [sp, #24]
    aab4:	add	sl, sl, #32
    aab8:	ldr	r4, [sp, #16]
    aabc:	ldrb	r7, [r5, #8]
    aac0:	add	r9, ip, #1
    aac4:	ldr	r1, [sp, #12]
    aac8:	add	r2, r4, #32
    aacc:	ldr	r8, [sp, #8]
    aad0:	cmp	r9, r7
    aad4:	add	r1, r1, #32
    aad8:	str	r9, [sp, #24]
    aadc:	add	r6, r8, #32
    aae0:	str	r2, [sp, #16]
    aae4:	str	r1, [sp, #12]
    aae8:	str	r6, [sp, #8]
    aaec:	bge	934c <close@plt+0xa20>
    aaf0:	ldr	ip, [sp, #32]
    aaf4:	cmp	ip, #1
    aaf8:	bne	a774 <close@plt+0x1e48>
    aafc:	ldr	r5, [sp, #8]
    ab00:	ldr	r9, [sp, #8]
    ab04:	ldr	ip, [sp, #16]
    ab08:	ldr	r0, [r5, #32]
    ab0c:	ldr	r2, [r5, #44]	; 0x2c
    ab10:	ldr	r7, [r5, #36]	; 0x24
    ab14:	mov	r1, ip
    ab18:	cmp	r2, r0
    ab1c:	movge	r6, r2
    ab20:	movlt	r6, r0
    ab24:	ldr	r8, [r9, #40]	; 0x28
    ab28:	bic	r4, r6, r6, asr #31
    ab2c:	str	r0, [fp, #-4]
    ab30:	cmp	r4, r7
    ab34:	movge	r0, r4
    ab38:	movlt	r0, r7
    ab3c:	str	r7, [ip, #4]
    ab40:	cmp	r0, r8
    ab44:	movlt	r0, r8
    ab48:	str	r2, [fp, #8]
    ab4c:	str	r8, [fp, #4]
    ab50:	b	a840 <close@plt+0x1f14>
    ab54:	mov	r3, #0
    ab58:	b	a978 <close@plt+0x204c>
    ab5c:	ldr	r1, [sp, #12]
    ab60:	mov	r3, #0
    ab64:	str	r3, [r1, #-4]
    ab68:	b	a938 <close@plt+0x200c>
    ab6c:	add	r4, r4, #1
    ab70:	mov	ip, r9
    ab74:	add	r9, r1, #1
    ab78:	str	r9, [ip, #-4]
    ab7c:	ldr	r1, [sp, #4]
    ab80:	ldrb	r3, [r1, #18]
    ab84:	cmp	r3, r4
    ab88:	ble	aaa8 <close@plt+0x217c>
    ab8c:	ldr	r8, [sl, #4]
    ab90:	sub	r0, r8, #2
    ab94:	cmp	r0, #13
    ab98:	bhi	a9d8 <close@plt+0x20ac>
    ab9c:	add	r4, r4, #1
    aba0:	add	ip, r8, #1
    aba4:	str	ip, [sl, #4]
    aba8:	ldr	r9, [sp, #4]
    abac:	ldrb	r3, [r9, #18]
    abb0:	cmp	r4, r3
    abb4:	bge	aaa8 <close@plt+0x217c>
    abb8:	ldr	r1, [sl, #8]
    abbc:	sub	r8, r1, #2
    abc0:	cmp	r8, #13
    abc4:	bhi	a9f0 <close@plt+0x20c4>
    abc8:	add	r4, r4, #1
    abcc:	add	r7, r1, #1
    abd0:	str	r7, [sl, #8]
    abd4:	ldr	r3, [sp, #4]
    abd8:	ldrb	r3, [r3, #18]
    abdc:	cmp	r3, r4
    abe0:	ble	aaa8 <close@plt+0x217c>
    abe4:	ldr	ip, [sl, #12]
    abe8:	sub	r9, ip, #2
    abec:	cmp	r9, #13
    abf0:	bls	aa08 <close@plt+0x20dc>
    abf4:	cmp	r5, r2
    abf8:	bne	aa24 <close@plt+0x20f8>
    abfc:	add	r2, r4, #1
    ac00:	cmp	r2, r3
    ac04:	bge	aa24 <close@plt+0x20f8>
    ac08:	mov	r1, #2
    ac0c:	add	r4, r4, #2
    ac10:	str	r1, [sl, #12]
    ac14:	b	aa14 <close@plt+0x20e8>
    ac18:	mvn	r9, #4
    ac1c:	str	r9, [fp, #4]
    ac20:	b	a810 <close@plt+0x1ee4>
    ac24:	mvn	r0, #4
    ac28:	str	r0, [fp, #-4]
    ac2c:	b	a7a4 <close@plt+0x1e78>
    ac30:	ldr	r4, [sp, #36]	; 0x24
    ac34:	ldr	ip, [r4, #12]
    ac38:	rsb	r2, ip, r2
    ac3c:	cmp	r2, #0
    ac40:	strle	r2, [fp, #8]
    ac44:	asrgt	ip, r2, #1
    ac48:	strgt	ip, [fp, #8]
    ac4c:	movle	ip, r2
    ac50:	b	a834 <close@plt+0x1f08>
    ac54:	ldr	r1, [sp, #16]
    ac58:	mvn	r3, #4
    ac5c:	str	r3, [r1, #4]
    ac60:	b	a7dc <close@plt+0x1eb0>
    ac64:	add	r6, r4, #1
    ac68:	cmp	r6, r3
    ac6c:	bge	a9f8 <close@plt+0x20cc>
    ac70:	mov	r0, #2
    ac74:	str	r0, [sl, #8]
    ac78:	add	r4, r4, r0
    ac7c:	b	abd4 <close@plt+0x22a8>
    ac80:	add	r7, r4, #1
    ac84:	cmp	r7, r3
    ac88:	bge	a9e0 <close@plt+0x20b4>
    ac8c:	mov	r3, #2
    ac90:	str	r3, [sl, #4]
    ac94:	add	r4, r4, r3
    ac98:	b	aba8 <close@plt+0x227c>
    ac9c:	add	r8, r4, #1
    aca0:	cmp	r8, r3
    aca4:	bge	a9c8 <close@plt+0x209c>
    aca8:	mov	r3, #2
    acac:	str	r3, [r9, #-4]
    acb0:	add	r4, r4, r3
    acb4:	b	ab7c <close@plt+0x2250>
    acb8:	mvn	fp, #4
    acbc:	str	fp, [sp, #92]	; 0x5c
    acc0:	ldr	r5, [sp, #4]
    acc4:	bic	r3, fp, fp, asr #31
    acc8:	ldr	r9, [r5, #36]	; 0x24
    accc:	cmp	r9, #0
    acd0:	beq	ad00 <close@plt+0x23d4>
    acd4:	ldr	sl, [pc, #-2460]	; a340 <close@plt+0x1a14>
    acd8:	ldr	r8, [sp, #20]
    acdc:	add	r0, pc, sl
    ace0:	add	r4, r0, r8, lsl #4
    ace4:	ldr	r6, [r4, #4]
    ace8:	rsb	r2, r6, r9
    acec:	cmp	r2, #0
    acf0:	ble	ad04 <close@plt+0x23d8>
    acf4:	asr	r2, r2, #1
    acf8:	str	r2, [sp, #96]	; 0x60
    acfc:	b	ad08 <close@plt+0x23dc>
    ad00:	mvn	r2, #4
    ad04:	str	r2, [sp, #96]	; 0x60
    ad08:	ldr	ip, [sp, #4]
    ad0c:	cmp	r2, r3
    ad10:	movlt	r2, r3
    ad14:	ldr	r1, [ip, #40]	; 0x28
    ad18:	cmp	r1, #0
    ad1c:	beq	ad4c <close@plt+0x2420>
    ad20:	ldr	r7, [pc, #-2532]	; a344 <close@plt+0x1a18>
    ad24:	ldr	r5, [sp, #20]
    ad28:	add	fp, pc, r7
    ad2c:	add	r9, fp, r5, lsl #4
    ad30:	ldr	r3, [r9, #8]
    ad34:	rsb	sl, r3, r1
    ad38:	cmp	sl, #0
    ad3c:	ble	ad50 <close@plt+0x2424>
    ad40:	asr	sl, sl, #1
    ad44:	str	sl, [sp, #100]	; 0x64
    ad48:	b	ad54 <close@plt+0x2428>
    ad4c:	mvn	sl, #4
    ad50:	str	sl, [sp, #100]	; 0x64
    ad54:	ldr	r0, [sp, #4]
    ad58:	cmp	sl, r2
    ad5c:	movlt	sl, r2
    ad60:	ldr	r8, [r0, #44]	; 0x2c
    ad64:	cmp	r8, #0
    ad68:	mvneq	r2, #4
    ad6c:	streq	r2, [sp, #104]	; 0x68
    ad70:	beq	ad98 <close@plt+0x246c>
    ad74:	ldr	r2, [pc, #-2612]	; a348 <close@plt+0x1a1c>
    ad78:	ldr	r6, [sp, #20]
    ad7c:	add	r4, pc, r2
    ad80:	add	ip, r4, r6, lsl #4
    ad84:	ldr	r1, [ip, #12]
    ad88:	rsb	r2, r1, r8
    ad8c:	cmp	r2, #0
    ad90:	asrgt	r2, r2, #1
    ad94:	str	r2, [sp, #104]	; 0x68
    ad98:	ldr	r7, [sp, #4]
    ad9c:	cmp	r2, sl
    ada0:	movlt	r2, sl
    ada4:	ldr	fp, [r7, #64]	; 0x40
    ada8:	cmp	fp, #0
    adac:	bne	b33c <close@plt+0x2a10>
    adb0:	mvn	r8, #4
    adb4:	str	r8, [sp, #124]	; 0x7c
    adb8:	ldr	r0, [sp, #4]
    adbc:	cmp	r8, r2
    adc0:	movlt	r8, r2
    adc4:	ldr	r4, [r0, #68]	; 0x44
    adc8:	cmp	r4, #0
    adcc:	beq	b290 <close@plt+0x2964>
    add0:	ldr	r6, [pc, #-2700]	; a34c <close@plt+0x1a20>
    add4:	ldr	r1, [sp, #20]
    add8:	add	ip, pc, r6
    addc:	add	r2, ip, r1, lsl #4
    ade0:	ldr	r7, [r2, #4]
    ade4:	rsb	r2, r7, r4
    ade8:	cmp	r2, #0
    adec:	asrgt	r2, r2, #1
    adf0:	strgt	r2, [sp, #128]	; 0x80
    adf4:	ble	b294 <close@plt+0x2968>
    adf8:	ldr	fp, [sp, #4]
    adfc:	cmp	r2, r8
    ae00:	movlt	r2, r8
    ae04:	ldr	r9, [fp, #72]	; 0x48
    ae08:	cmp	r9, #0
    ae0c:	beq	b29c <close@plt+0x2970>
    ae10:	ldr	r5, [pc, #-2760]	; a350 <close@plt+0x1a24>
    ae14:	ldr	sl, [sp, #20]
    ae18:	add	r3, pc, r5
    ae1c:	add	r8, r3, sl, lsl #4
    ae20:	ldr	r0, [r8, #8]
    ae24:	rsb	r4, r0, r9
    ae28:	cmp	r4, #0
    ae2c:	asrgt	r4, r4, #1
    ae30:	strgt	r4, [sp, #132]	; 0x84
    ae34:	ble	b2a0 <close@plt+0x2974>
    ae38:	ldr	r6, [sp, #4]
    ae3c:	cmp	r4, r2
    ae40:	movlt	r4, r2
    ae44:	ldr	ip, [r6, #76]	; 0x4c
    ae48:	cmp	ip, #0
    ae4c:	mvneq	r2, #4
    ae50:	streq	r2, [sp, #136]	; 0x88
    ae54:	beq	ae84 <close@plt+0x2558>
    ae58:	ldr	r1, [pc, #-2828]	; a354 <close@plt+0x1a28>
    ae5c:	ldr	r7, [sp, #20]
    ae60:	add	r2, pc, r1
    ae64:	add	fp, r2, r7, lsl #4
    ae68:	ldr	r2, [fp, #12]
    ae6c:	rsb	r9, r2, ip
    ae70:	cmp	r9, #0
    ae74:	strle	r9, [sp, #136]	; 0x88
    ae78:	asrgt	r2, r9, #1
    ae7c:	strgt	r2, [sp, #136]	; 0x88
    ae80:	movle	r2, r9
    ae84:	cmp	r2, r4
    ae88:	movlt	r2, r4
    ae8c:	ldr	sl, [sp, #4]
    ae90:	ldr	r9, [sp, #92]	; 0x5c
    ae94:	ldr	r6, [sp, #104]	; 0x68
    ae98:	ldr	fp, [sp, #132]	; 0x84
    ae9c:	ldr	r4, [sp, #136]	; 0x88
    aea0:	ldrb	r8, [sl, #18]
    aea4:	add	r3, r2, #1
    aea8:	add	r0, r2, #15
    aeac:	mov	ip, #0
    aeb0:	ldr	r7, [sp, #100]	; 0x64
    aeb4:	str	r8, [sp, #12]
    aeb8:	ldr	r5, [sp, #124]	; 0x7c
    aebc:	ldr	r8, [sp, #96]	; 0x60
    aec0:	ldr	sl, [sp, #128]	; 0x80
    aec4:	str	r4, [sp, #8]
    aec8:	b	af50 <close@plt+0x2624>
    aecc:	movne	r2, #0
    aed0:	moveq	r2, #2
    aed4:	cmp	r3, r8
    aed8:	blt	af74 <close@plt+0x2648>
    aedc:	addeq	r2, r2, #2
    aee0:	cmp	r3, r7
    aee4:	blt	af84 <close@plt+0x2658>
    aee8:	addeq	r2, r2, #2
    aeec:	cmp	r3, r6
    aef0:	bge	af94 <close@plt+0x2668>
    aef4:	cmp	r0, r6
    aef8:	addge	r2, r2, #1
    aefc:	cmp	r3, r5
    af00:	bge	afa0 <close@plt+0x2674>
    af04:	cmp	r5, r0
    af08:	addle	r2, r2, #1
    af0c:	cmp	r3, sl
    af10:	blt	afac <close@plt+0x2680>
    af14:	addeq	r2, r2, #2
    af18:	cmp	r3, fp
    af1c:	blt	afbc <close@plt+0x2690>
    af20:	ldr	r1, [sp, #8]
    af24:	addeq	r2, r2, #2
    af28:	cmp	r3, r1
    af2c:	bge	afd0 <close@plt+0x26a4>
    af30:	cmp	r1, r0
    af34:	addle	r2, r2, #1
    af38:	add	ip, ip, r2
    af3c:	ldr	r2, [sp, #12]
    af40:	sub	r0, r0, #1
    af44:	cmp	ip, r2
    af48:	bge	afd8 <close@plt+0x26ac>
    af4c:	mov	r3, r4
    af50:	cmp	r3, r9
    af54:	sub	r4, r3, #1
    af58:	str	ip, [sp, #16]
    af5c:	bge	aecc <close@plt+0x25a0>
    af60:	cmp	r0, r9
    af64:	movlt	r2, #0
    af68:	movge	r2, #1
    af6c:	cmp	r3, r8
    af70:	bge	aedc <close@plt+0x25b0>
    af74:	cmp	r0, r8
    af78:	addge	r2, r2, #1
    af7c:	cmp	r3, r7
    af80:	bge	aee8 <close@plt+0x25bc>
    af84:	cmp	r7, r0
    af88:	addle	r2, r2, #1
    af8c:	cmp	r3, r6
    af90:	blt	aef4 <close@plt+0x25c8>
    af94:	addeq	r2, r2, #2
    af98:	cmp	r3, r5
    af9c:	blt	af04 <close@plt+0x25d8>
    afa0:	addeq	r2, r2, #2
    afa4:	cmp	r3, sl
    afa8:	bge	af14 <close@plt+0x25e8>
    afac:	cmp	sl, r0
    afb0:	addle	r2, r2, #1
    afb4:	cmp	r3, fp
    afb8:	bge	af20 <close@plt+0x25f4>
    afbc:	ldr	r1, [sp, #8]
    afc0:	cmp	fp, r0
    afc4:	addle	r2, r2, #1
    afc8:	cmp	r3, r1
    afcc:	blt	af30 <close@plt+0x2604>
    afd0:	addeq	r2, r2, #2
    afd4:	b	af38 <close@plt+0x260c>
    afd8:	ldr	r2, [sp, #12]
    afdc:	ldr	r1, [sp, #16]
    afe0:	cmp	r2, ip
    afe4:	subeq	r4, r3, #2
    afe8:	add	r3, r4, #1
    afec:	moveq	r1, r2
    aff0:	cmp	r3, r9
    aff4:	bge	b280 <close@plt+0x2954>
    aff8:	rsb	r9, r4, r9
    affc:	cmp	r9, #16
    b000:	ldrle	ip, [sp, #28]
    b004:	movgt	r2, #16
    b008:	ldrgt	r0, [sp, #28]
    b00c:	strle	r9, [ip]
    b010:	strgt	r2, [r0]
    b014:	cmp	r8, r3
    b018:	ble	b270 <close@plt+0x2944>
    b01c:	rsb	r8, r4, r8
    b020:	cmp	r8, #16
    b024:	ldrle	ip, [sp, #28]
    b028:	movgt	r2, #16
    b02c:	ldrgt	r0, [sp, #28]
    b030:	strle	r8, [ip, #4]
    b034:	strgt	r2, [r0, #4]
    b038:	cmp	r3, r7
    b03c:	bge	b260 <close@plt+0x2934>
    b040:	rsb	r7, r4, r7
    b044:	cmp	r7, #16
    b048:	ldrle	r9, [sp, #28]
    b04c:	movgt	r2, #16
    b050:	ldrgt	ip, [sp, #28]
    b054:	strle	r7, [r9, #8]
    b058:	strgt	r2, [ip, #8]
    b05c:	cmp	r3, r6
    b060:	blt	b240 <close@plt+0x2914>
    b064:	ldr	r6, [sp, #28]
    b068:	mov	r2, #0
    b06c:	str	r2, [r6, #12]
    b070:	cmp	r3, r5
    b074:	blt	b220 <close@plt+0x28f4>
    b078:	ldr	r5, [sp, #28]
    b07c:	mov	r2, #0
    b080:	str	r2, [r5, #32]
    b084:	cmp	r3, sl
    b088:	bge	b210 <close@plt+0x28e4>
    b08c:	rsb	sl, r4, sl
    b090:	cmp	sl, #16
    b094:	ldrgt	r8, [sp, #28]
    b098:	movgt	r2, #16
    b09c:	ldrle	r9, [sp, #28]
    b0a0:	strgt	r2, [r8, #36]	; 0x24
    b0a4:	strle	sl, [r9, #36]	; 0x24
    b0a8:	cmp	r3, fp
    b0ac:	bge	b200 <close@plt+0x28d4>
    b0b0:	rsb	fp, r4, fp
    b0b4:	cmp	fp, #16
    b0b8:	ldrgt	ip, [sp, #28]
    b0bc:	movgt	r2, #16
    b0c0:	ldrle	r0, [sp, #28]
    b0c4:	strgt	r2, [ip, #40]	; 0x28
    b0c8:	strle	fp, [r0, #40]	; 0x28
    b0cc:	ldr	r6, [sp, #8]
    b0d0:	cmp	r6, r3
    b0d4:	bgt	b1dc <close@plt+0x28b0>
    b0d8:	ldr	r0, [sp, #28]
    b0dc:	mov	ip, #0
    b0e0:	str	ip, [r0, #44]	; 0x2c
    b0e4:	ldr	r5, [sp, #4]
    b0e8:	mov	r0, #0
    b0ec:	mov	ip, r0
    b0f0:	mov	fp, #2
    b0f4:	ldrb	r2, [r5, #18]
    b0f8:	cmp	r1, r2
    b0fc:	bge	b184 <close@plt+0x2858>
    b100:	ldr	sl, [sp, #28]
    b104:	lsl	r8, r0, #2
    b108:	add	r9, sl, ip, lsl #5
    b10c:	ldr	r7, [r9, r0, lsl #2]
    b110:	sub	r6, r7, #2
    b114:	cmp	r6, #13
    b118:	bhi	b150 <close@plt+0x2824>
    b11c:	add	r2, r7, #1
    b120:	str	r2, [r9, r0, lsl #2]
    b124:	ldr	r9, [sp, #4]
    b128:	add	r1, r1, #1
    b12c:	ldrb	r2, [r9, #18]
    b130:	cmp	ip, #1
    b134:	movne	ip, #1
    b138:	bne	b0f8 <close@plt+0x27cc>
    b13c:	add	r0, r0, #1
    b140:	cmp	r0, #3
    b144:	bgt	b184 <close@plt+0x2858>
    b148:	mov	ip, #0
    b14c:	b	b0f8 <close@plt+0x27cc>
    b150:	add	r4, r0, ip, lsl #3
    b154:	add	r5, sp, #160	; 0xa0
    b158:	add	sl, r5, r4, lsl #2
    b15c:	ldr	r7, [sl, #-68]	; 0xffffffbc
    b160:	cmp	r7, r3
    b164:	bne	b130 <close@plt+0x2804>
    b168:	add	r6, r1, #1
    b16c:	cmp	r6, r2
    b170:	strlt	fp, [r9, r8]
    b174:	addlt	r1, r1, #2
    b178:	ldrlt	r9, [sp, #4]
    b17c:	ldrblt	r2, [r9, #18]
    b180:	b	b130 <close@plt+0x2804>
    b184:	mov	sl, #0
    b188:	ldr	fp, [sp, #4]
    b18c:	mov	r3, sl
    b190:	ldr	r8, [sp, #28]
    b194:	b	b19c <close@plt+0x2870>
    b198:	ldrb	r2, [fp, #18]
    b19c:	cmp	r1, r2
    b1a0:	bge	934c <close@plt+0xa20>
    b1a4:	add	r4, r8, r3, lsl #5
    b1a8:	ldr	r5, [r4, sl, lsl #2]
    b1ac:	cmp	r5, #15
    b1b0:	addle	r5, r5, #1
    b1b4:	addle	r1, r1, #1
    b1b8:	strle	r5, [r4, sl, lsl #2]
    b1bc:	cmp	r3, #1
    b1c0:	movne	r3, #1
    b1c4:	bne	b198 <close@plt+0x286c>
    b1c8:	add	sl, sl, #1
    b1cc:	cmp	sl, #3
    b1d0:	bgt	934c <close@plt+0xa20>
    b1d4:	mov	r3, #0
    b1d8:	b	b198 <close@plt+0x286c>
    b1dc:	ldr	r7, [sp, #8]
    b1e0:	rsb	r4, r4, r7
    b1e4:	cmp	r4, #16
    b1e8:	ldrle	ip, [sp, #28]
    b1ec:	movgt	r2, #16
    b1f0:	ldrgt	r0, [sp, #28]
    b1f4:	strle	r4, [ip, #44]	; 0x2c
    b1f8:	strgt	r2, [r0, #44]	; 0x2c
    b1fc:	b	b0e4 <close@plt+0x27b8>
    b200:	ldr	r8, [sp, #28]
    b204:	mov	r2, #0
    b208:	str	r2, [r8, #40]	; 0x28
    b20c:	b	b0cc <close@plt+0x27a0>
    b210:	ldr	r9, [sp, #28]
    b214:	mov	r2, #0
    b218:	str	r2, [r9, #36]	; 0x24
    b21c:	b	b0a8 <close@plt+0x277c>
    b220:	rsb	r7, r4, r5
    b224:	cmp	r7, #16
    b228:	ldrgt	r7, [sp, #28]
    b22c:	movgt	r2, #16
    b230:	ldrle	r6, [sp, #28]
    b234:	strgt	r2, [r7, #32]
    b238:	strle	r7, [r6, #32]
    b23c:	b	b084 <close@plt+0x2758>
    b240:	rsb	r6, r4, r6
    b244:	cmp	r6, #16
    b248:	ldrgt	r7, [sp, #28]
    b24c:	movgt	r2, #16
    b250:	ldrle	r8, [sp, #28]
    b254:	strgt	r2, [r7, #12]
    b258:	strle	r6, [r8, #12]
    b25c:	b	b070 <close@plt+0x2744>
    b260:	ldr	r0, [sp, #28]
    b264:	mov	r2, #0
    b268:	str	r2, [r0, #8]
    b26c:	b	b05c <close@plt+0x2730>
    b270:	ldr	r8, [sp, #28]
    b274:	mov	r2, #0
    b278:	str	r2, [r8, #4]
    b27c:	b	b038 <close@plt+0x270c>
    b280:	ldr	r9, [sp, #28]
    b284:	mov	r2, #0
    b288:	str	r2, [r9]
    b28c:	b	b014 <close@plt+0x26e8>
    b290:	mvn	r2, #4
    b294:	str	r2, [sp, #128]	; 0x80
    b298:	b	adf8 <close@plt+0x24cc>
    b29c:	mvn	r4, #4
    b2a0:	str	r4, [sp, #132]	; 0x84
    b2a4:	b	ae38 <close@plt+0x250c>
    b2a8:	ldr	r2, [r8, #64]	; 0x40
    b2ac:	ldr	sl, [r8, #68]	; 0x44
    b2b0:	ldr	r5, [r8, #72]	; 0x48
    b2b4:	cmp	sl, r2
    b2b8:	movge	r3, sl
    b2bc:	movlt	r3, r2
    b2c0:	ldr	r4, [r8, #76]	; 0x4c
    b2c4:	cmp	r3, r5
    b2c8:	movlt	r3, r5
    b2cc:	ldr	ip, [r8, #32]
    b2d0:	cmp	r3, r4
    b2d4:	movlt	r3, r4
    b2d8:	ldr	r0, [r8, #36]	; 0x24
    b2dc:	bic	r7, r3, r3, asr #31
    b2e0:	ldr	r1, [r8, #40]	; 0x28
    b2e4:	ldr	r6, [r8, #44]	; 0x2c
    b2e8:	cmp	r7, ip
    b2ec:	movlt	r7, ip
    b2f0:	cmp	r7, r0
    b2f4:	movlt	r7, r0
    b2f8:	str	r2, [sp, #124]	; 0x7c
    b2fc:	cmp	r7, r1
    b300:	movge	r2, r7
    b304:	movlt	r2, r1
    b308:	str	sl, [sp, #128]	; 0x80
    b30c:	str	r5, [sp, #132]	; 0x84
    b310:	cmp	r2, r6
    b314:	movlt	r2, r6
    b318:	str	r4, [sp, #136]	; 0x88
    b31c:	mov	sl, r8
    b320:	str	ip, [sp, #92]	; 0x5c
    b324:	mov	r9, ip
    b328:	str	r0, [sp, #96]	; 0x60
    b32c:	mov	fp, r5
    b330:	str	r1, [sp, #100]	; 0x64
    b334:	str	r6, [sp, #104]	; 0x68
    b338:	b	aea0 <close@plt+0x2574>
    b33c:	ldr	r5, [pc, #-4076]	; a358 <close@plt+0x1a2c>
    b340:	ldr	r3, [sp, #20]
    b344:	add	r9, pc, r5
    b348:	ldr	sl, [r9, r3, lsl #4]
    b34c:	rsb	r8, sl, fp
    b350:	cmp	r8, #0
    b354:	asrgt	r8, r8, #1
    b358:	strgt	r8, [sp, #124]	; 0x7c
    b35c:	bgt	adb8 <close@plt+0x248c>
    b360:	b	adb4 <close@plt+0x2488>
    b364:	bl	8848 <__stack_chk_fail@plt>
    b368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b36c:	sub	sp, sp, #284	; 0x11c
    b370:	ldr	r3, [pc, #3632]	; c1a8 <close@plt+0x387c>
    b374:	str	r1, [sp, #32]
    b378:	ldr	r1, [pc, #3628]	; c1ac <close@plt+0x3880>
    b37c:	add	r3, pc, r3
    b380:	ldr	r4, [sp, #32]
    b384:	str	r0, [sp, #52]	; 0x34
    b388:	ldr	r6, [r3, r1]
    b38c:	ldrb	r0, [r4, #17]
    b390:	ldr	r7, [r6]
    b394:	cmp	r0, #4
    b398:	str	r6, [sp, #56]	; 0x38
    b39c:	str	r7, [sp, #276]	; 0x114
    b3a0:	beq	bce4 <close@plt+0x33b8>
    b3a4:	ldrb	r8, [r4, #8]
    b3a8:	mov	ip, r4
    b3ac:	cmp	r8, #1
    b3b0:	beq	bf34 <close@plt+0x3608>
    b3b4:	ldr	r6, [sp, #52]	; 0x34
    b3b8:	mvn	r9, #99	; 0x63
    b3bc:	ldr	fp, [sp, #32]
    b3c0:	mov	r3, #0
    b3c4:	strb	r3, [sp, #264]	; 0x108
    b3c8:	strb	r9, [r6]
    b3cc:	ldrb	r1, [fp]
    b3d0:	add	fp, r6, #4
    b3d4:	strb	r3, [sp, #265]	; 0x109
    b3d8:	strb	r3, [sp, #266]	; 0x10a
    b3dc:	lsl	r7, r1, #6
    b3e0:	strb	r7, [r6, #1]
    b3e4:	ldrb	r0, [r4, #1]
    b3e8:	strb	r3, [sp, #267]	; 0x10b
    b3ec:	and	ip, r0, #3
    b3f0:	strb	r3, [sp, #268]	; 0x10c
    b3f4:	strb	r3, [sp, #269]	; 0x10d
    b3f8:	orr	r8, r7, ip, lsl #4
    b3fc:	strb	r3, [sp, #270]	; 0x10e
    b400:	strb	r3, [sp, #271]	; 0x10f
    b404:	uxtb	r9, r8
    b408:	strb	r9, [r6, #1]
    b40c:	ldr	r1, [r4, #4]
    b410:	strb	r3, [sp, #272]	; 0x110
    b414:	and	r7, r1, #3
    b418:	strb	r3, [sp, #273]	; 0x111
    b41c:	strb	r3, [sp, #274]	; 0x112
    b420:	orr	ip, r9, r7, lsl #2
    b424:	strb	ip, [r6, #1]
    b428:	ldr	r0, [r4, #12]
    b42c:	and	r3, r0, #1
    b430:	orr	r8, ip, r3, lsl #1
    b434:	orr	r9, r8, #1
    b438:	strb	r9, [r6, #1]
    b43c:	ldrb	r1, [r4, #18]
    b440:	strb	r1, [r6, #2]
    b444:	ldr	r6, [r4, #4]
    b448:	cmp	r6, #1
    b44c:	bls	c174 <close@plt+0x3848>
    b450:	sub	lr, r6, #2
    b454:	cmp	lr, #1
    b458:	bls	ce80 <close@plt+0x4554>
    b45c:	mov	r4, #0
    b460:	mov	sl, #16
    b464:	mov	r5, r4
    b468:	strb	r9, [sp, #264]	; 0x108
    b46c:	strb	r1, [sp, #265]	; 0x109
    b470:	mov	r6, #0
    b474:	mov	r3, sl
    b478:	mov	ip, r6
    b47c:	ldr	r8, [sp, #32]
    b480:	rsb	r0, r3, r6
    b484:	add	r2, r4, #4
    b488:	add	r7, r3, #32
    b48c:	add	lr, r8, r0
    b490:	cmp	r2, #15
    b494:	add	r1, lr, r3
    b498:	asr	r9, r3, #3
    b49c:	ldr	r8, [r1, #32]
    b4a0:	and	r0, r8, #15
    b4a4:	orr	r0, r0, r5, lsl #4
    b4a8:	bls	b4d0 <close@plt+0x2ba4>
    b4ac:	sub	r5, r4, #4
    b4b0:	sub	r2, r4, #12
    b4b4:	mov	r4, fp
    b4b8:	lsr	r8, r0, r5
    b4bc:	lsr	r5, r0, r2
    b4c0:	strb	r8, [r4], #2
    b4c4:	strb	r5, [fp, #1]
    b4c8:	mov	fp, r4
    b4cc:	ldr	r8, [r1, #32]
    b4d0:	add	r3, r3, #4
    b4d4:	add	r1, sp, #280	; 0x118
    b4d8:	add	r9, r1, r9
    b4dc:	add	r5, sp, #280	; 0x118
    b4e0:	asr	r1, r3, #3
    b4e4:	and	r4, r8, #15
    b4e8:	add	r8, r5, r1
    b4ec:	orr	ip, r4, ip, lsl #4
    b4f0:	strb	ip, [r9, #-16]
    b4f4:	ldrb	r8, [r8, #-16]
    b4f8:	b	b570 <close@plt+0x2c44>
    b4fc:	add	r8, lr, r3
    b500:	add	r9, sp, #280	; 0x118
    b504:	asr	r1, r3, #3
    b508:	add	r2, r4, #4
    b50c:	add	r0, r9, r1
    b510:	ldr	r9, [r8, #32]
    b514:	cmp	r2, #15
    b518:	ldrb	ip, [r0, #-16]
    b51c:	and	r0, r9, #15
    b520:	orr	r0, r0, r5, lsl #4
    b524:	bls	b54c <close@plt+0x2c20>
    b528:	sub	r5, r4, #4
    b52c:	sub	r2, r4, #12
    b530:	mov	r4, fp
    b534:	lsr	r9, r0, r5
    b538:	lsr	r5, r0, r2
    b53c:	strb	r9, [r4], #2
    b540:	strb	r5, [fp, #1]
    b544:	mov	fp, r4
    b548:	ldr	r9, [r8, #32]
    b54c:	add	r3, r3, #4
    b550:	add	r8, sp, #280	; 0x118
    b554:	add	r5, r8, r1
    b558:	and	r4, r9, #15
    b55c:	asr	r1, r3, #3
    b560:	orr	ip, r4, ip, lsl #4
    b564:	add	r9, r8, r1
    b568:	strb	ip, [r5, #-16]
    b56c:	ldrb	r8, [r9, #-16]
    b570:	add	r9, lr, r3
    b574:	add	r4, r2, #4
    b578:	cmp	r4, #15
    b57c:	ldr	ip, [r9, #32]
    b580:	and	r5, ip, #15
    b584:	orr	r5, r5, r0, lsl #4
    b588:	bls	b5b0 <close@plt+0x2c84>
    b58c:	sub	r0, r2, #4
    b590:	sub	r4, r2, #12
    b594:	mov	r2, fp
    b598:	lsr	ip, r5, r0
    b59c:	lsr	r0, r5, r4
    b5a0:	strb	ip, [r2], #2
    b5a4:	strb	r0, [fp, #1]
    b5a8:	mov	fp, r2
    b5ac:	ldr	ip, [r9, #32]
    b5b0:	add	r3, r3, #4
    b5b4:	add	r9, sp, #280	; 0x118
    b5b8:	add	r1, r9, r1
    b5bc:	cmp	r7, r3
    b5c0:	and	r2, ip, #15
    b5c4:	orr	r8, r2, r8, lsl #4
    b5c8:	strb	r8, [r1, #-16]
    b5cc:	bne	b4fc <close@plt+0x2bd0>
    b5d0:	add	r6, r6, #32
    b5d4:	mov	r3, r7
    b5d8:	cmp	r6, #64	; 0x40
    b5dc:	addne	r8, r9, r7, asr #3
    b5e0:	ldrbne	ip, [r8, #-16]
    b5e4:	bne	b47c <close@plt+0x2b50>
    b5e8:	add	r9, sp, #280	; 0x118
    b5ec:	add	sl, sl, #64	; 0x40
    b5f0:	ldr	lr, [pc, #3000]	; c1b0 <close@plt+0x3884>
    b5f4:	add	r0, sp, #260	; 0x104
    b5f8:	ldrb	r7, [r9, #-16]!
    b5fc:	add	r1, r0, #3
    b600:	lsr	ip, sl, #3
    b604:	add	r2, pc, lr
    b608:	add	r3, r1, ip
    b60c:	eor	r8, r7, #15
    b610:	add	r6, r2, r8
    b614:	cmp	r9, r3
    b618:	mvn	r7, r1
    b61c:	add	lr, r7, r3
    b620:	and	r1, sl, #7
    b624:	ldrb	r6, [r6, #192]	; 0xc0
    b628:	and	sl, lr, #7
    b62c:	beq	b768 <close@plt+0x2e3c>
    b630:	cmp	sl, #0
    b634:	beq	b6e0 <close@plt+0x2db4>
    b638:	cmp	sl, #1
    b63c:	beq	b6c8 <close@plt+0x2d9c>
    b640:	cmp	sl, #2
    b644:	beq	b6b8 <close@plt+0x2d8c>
    b648:	cmp	sl, #3
    b64c:	beq	b6a8 <close@plt+0x2d7c>
    b650:	cmp	sl, #4
    b654:	beq	b698 <close@plt+0x2d6c>
    b658:	cmp	sl, #5
    b65c:	beq	b688 <close@plt+0x2d5c>
    b660:	cmp	sl, #6
    b664:	addne	r9, sp, #280	; 0x118
    b668:	ldrbne	sl, [r9, #-15]!
    b66c:	eorne	sl, r6, sl
    b670:	addne	sl, r2, sl
    b674:	ldrb	r0, [r9, #1]!
    b678:	ldrbne	r6, [sl, #192]	; 0xc0
    b67c:	eor	r8, r6, r0
    b680:	add	r6, r2, r8
    b684:	ldrb	r6, [r6, #192]	; 0xc0
    b688:	ldrb	r7, [r9, #1]!
    b68c:	eor	lr, r6, r7
    b690:	add	sl, r2, lr
    b694:	ldrb	r6, [sl, #192]	; 0xc0
    b698:	ldrb	r0, [r9, #1]!
    b69c:	eor	r8, r6, r0
    b6a0:	add	r6, r2, r8
    b6a4:	ldrb	r6, [r6, #192]	; 0xc0
    b6a8:	ldrb	r7, [r9, #1]!
    b6ac:	eor	lr, r6, r7
    b6b0:	add	sl, r2, lr
    b6b4:	ldrb	r6, [sl, #192]	; 0xc0
    b6b8:	ldrb	r0, [r9, #1]!
    b6bc:	eor	r8, r6, r0
    b6c0:	add	r6, r2, r8
    b6c4:	ldrb	r6, [r6, #192]	; 0xc0
    b6c8:	ldrb	r7, [r9, #1]!
    b6cc:	eor	lr, r6, r7
    b6d0:	cmp	r9, r3
    b6d4:	add	sl, r2, lr
    b6d8:	ldrb	r6, [sl, #192]	; 0xc0
    b6dc:	beq	b768 <close@plt+0x2e3c>
    b6e0:	ldrb	r0, [r9, #1]
    b6e4:	ldrb	lr, [r9, #2]
    b6e8:	eor	r8, r6, r0
    b6ec:	ldrb	r7, [r9, #3]
    b6f0:	add	sl, r2, r8
    b6f4:	ldrb	r6, [r9, #4]
    b6f8:	ldrb	r0, [sl, #192]	; 0xc0
    b6fc:	ldrb	sl, [r9, #5]
    b700:	eor	lr, r0, lr
    b704:	add	r8, r2, lr
    b708:	ldrb	r0, [r8, #192]	; 0xc0
    b70c:	eor	r7, r0, r7
    b710:	ldrb	r0, [r9, #6]
    b714:	add	lr, r2, r7
    b718:	ldrb	r8, [lr, #192]	; 0xc0
    b71c:	eor	r6, r8, r6
    b720:	add	r7, r2, r6
    b724:	ldrb	r6, [r9, #7]
    b728:	ldrb	lr, [r7, #192]	; 0xc0
    b72c:	eor	sl, lr, sl
    b730:	ldrb	lr, [r9, #8]!
    b734:	add	r8, r2, sl
    b738:	cmp	r9, r3
    b73c:	ldrb	r7, [r8, #192]	; 0xc0
    b740:	eor	r0, r7, r0
    b744:	add	sl, r2, r0
    b748:	ldrb	r8, [sl, #192]	; 0xc0
    b74c:	eor	r6, r8, r6
    b750:	add	r7, r2, r6
    b754:	ldrb	r0, [r7, #192]	; 0xc0
    b758:	eor	lr, r0, lr
    b75c:	add	sl, r2, lr
    b760:	ldrb	r6, [sl, #192]	; 0xc0
    b764:	bne	b6e0 <close@plt+0x2db4>
    b768:	add	r9, sp, #280	; 0x118
    b76c:	cmp	r1, #0
    b770:	add	r2, r9, ip
    b774:	ldrb	r3, [r2, #-16]
    b778:	beq	b8dc <close@plt+0x2fb0>
    b77c:	eor	ip, r3, r6
    b780:	lsl	r8, r6, #1
    b784:	lsrs	r0, ip, #7
    b788:	lsl	r7, r3, #1
    b78c:	mov	r0, #3
    b790:	uxtb	lr, r8
    b794:	moveq	r6, #0
    b798:	movne	r6, #29
    b79c:	cmp	r0, #0
    b7a0:	uxtb	r3, r7
    b7a4:	eor	r6, r6, lr
    b7a8:	mov	r2, #1
    b7ac:	beq	b840 <close@plt+0x2f14>
    b7b0:	cmp	r0, #1
    b7b4:	beq	b810 <close@plt+0x2ee4>
    b7b8:	cmp	r0, #2
    b7bc:	beq	b7e8 <close@plt+0x2ebc>
    b7c0:	eor	sl, r3, r6
    b7c4:	lsl	r9, r6, #1
    b7c8:	lsrs	r2, sl, #7
    b7cc:	lsl	r3, r3, #1
    b7d0:	uxtb	ip, r9
    b7d4:	mov	r2, #2
    b7d8:	moveq	r8, #0
    b7dc:	movne	r8, #29
    b7e0:	uxtb	r3, r3
    b7e4:	eor	r6, r8, ip
    b7e8:	eor	r7, r3, r6
    b7ec:	lsl	r0, r6, #1
    b7f0:	lsrs	ip, r7, #7
    b7f4:	lsl	lr, r3, #1
    b7f8:	uxtb	sl, r0
    b7fc:	add	r2, r2, #1
    b800:	moveq	r6, #0
    b804:	movne	r6, #29
    b808:	uxtb	r3, lr
    b80c:	eor	r6, r6, sl
    b810:	eor	r9, r3, r6
    b814:	lsl	r8, r6, #1
    b818:	lsrs	r0, r9, #7
    b81c:	add	r2, r2, #1
    b820:	lsl	r3, r3, #1
    b824:	uxtb	r7, r8
    b828:	moveq	ip, #0
    b82c:	movne	ip, #29
    b830:	cmp	r2, r1
    b834:	uxtb	r3, r3
    b838:	eor	r6, ip, r7
    b83c:	beq	b8dc <close@plt+0x2fb0>
    b840:	eor	lr, r3, r6
    b844:	lsl	r0, r6, #1
    b848:	lsrs	ip, lr, #7
    b84c:	lsl	sl, r3, #1
    b850:	uxtb	r6, r0
    b854:	add	r2, r2, #4
    b858:	moveq	r9, #0
    b85c:	movne	r9, #29
    b860:	eor	r8, r9, r6
    b864:	uxtb	r7, sl
    b868:	eor	ip, r7, r8
    b86c:	lsl	lr, r8, #1
    b870:	lsrs	ip, ip, #7
    b874:	lsl	r3, r7, #1
    b878:	uxtb	r0, lr
    b87c:	moveq	sl, #0
    b880:	movne	sl, #29
    b884:	eor	r6, sl, r0
    b888:	uxtb	r9, r3
    b88c:	eor	r8, r9, r6
    b890:	lsl	r7, r6, #1
    b894:	lsrs	ip, r8, #7
    b898:	lsl	ip, r9, #1
    b89c:	uxtb	lr, r7
    b8a0:	uxtb	r3, ip
    b8a4:	moveq	r0, #0
    b8a8:	movne	r0, #29
    b8ac:	eor	sl, r0, lr
    b8b0:	eor	r6, r3, sl
    b8b4:	lsl	r9, r3, #1
    b8b8:	lsrs	ip, r6, #7
    b8bc:	lsl	r8, sl, #1
    b8c0:	uxtb	r3, r9
    b8c4:	moveq	r7, #0
    b8c8:	movne	r7, #29
    b8cc:	cmp	r2, r1
    b8d0:	uxtb	ip, r8
    b8d4:	eor	r6, r7, ip
    b8d8:	bne	b840 <close@plt+0x2f14>
    b8dc:	ldr	r2, [sp, #52]	; 0x34
    b8e0:	add	r1, sp, #72	; 0x48
    b8e4:	ldr	r0, [sp, #32]
    b8e8:	str	r1, [sp, #40]	; 0x28
    b8ec:	strb	r6, [r2, #3]
    b8f0:	bl	92f8 <close@plt+0x9cc>
    b8f4:	add	r3, sp, #136	; 0x88
    b8f8:	add	r0, sp, #200	; 0xc8
    b8fc:	ldr	r2, [sp, #32]
    b900:	add	r1, sp, #72	; 0x48
    b904:	str	r3, [sp, #48]	; 0x30
    b908:	str	r0, [sp, #44]	; 0x2c
    b90c:	mov	sl, r3
    b910:	mov	r8, r0
    b914:	mov	r3, #1
    b918:	mov	r0, #0
    b91c:	str	fp, [sp, #36]	; 0x24
    b920:	str	r4, [sp, #60]	; 0x3c
    b924:	str	r5, [sp, #64]	; 0x40
    b928:	add	fp, sp, #72	; 0x48
    b92c:	ldr	lr, [r2, #32]
    b930:	ldr	r6, [r1, #4]
    b934:	add	r2, r2, #32
    b938:	ldr	r4, [fp, r0]
    b93c:	rsb	r7, lr, #15
    b940:	add	ip, lr, #16
    b944:	ldr	fp, [r1, #8]
    b948:	lsl	r5, r3, r4
    b94c:	lsl	lr, r3, ip
    b950:	sub	r9, r5, #1
    b954:	add	r5, sp, #136	; 0x88
    b958:	lsl	ip, r3, r6
    b95c:	add	r6, sp, #200	; 0xc8
    b960:	lsl	r4, r9, r7
    b964:	ldr	r9, [r1, #12]
    b968:	str	r4, [r5, r0]
    b96c:	sub	r5, ip, #1
    b970:	ldr	r4, [r2, #4]
    b974:	lsl	fp, r3, fp
    b978:	ldr	r7, [r1, #16]
    b97c:	sub	fp, fp, #1
    b980:	str	lr, [r6, r0]
    b984:	lsl	lr, r3, r9
    b988:	lsl	ip, r3, r7
    b98c:	rsb	r7, r4, #15
    b990:	sub	r9, lr, #1
    b994:	sub	lr, ip, #1
    b998:	lsl	ip, r5, r7
    b99c:	ldr	r5, [r1, #24]
    b9a0:	str	ip, [sl, #4]
    b9a4:	add	r4, r4, #16
    b9a8:	ldr	ip, [r2, #8]
    b9ac:	lsl	r7, r3, r4
    b9b0:	lsl	r4, r3, r5
    b9b4:	str	r7, [r8, #4]
    b9b8:	rsb	r7, ip, #15
    b9bc:	add	ip, ip, #16
    b9c0:	sub	r5, r4, #1
    b9c4:	str	r5, [sp, #28]
    b9c8:	lsl	r5, r3, ip
    b9cc:	ldr	ip, [r2, #12]
    b9d0:	ldr	r4, [r1, #28]
    b9d4:	lsl	fp, fp, r7
    b9d8:	str	fp, [sl, #8]
    b9dc:	rsb	fp, ip, #15
    b9e0:	ldr	r6, [r1, #20]
    b9e4:	lsl	r9, r9, fp
    b9e8:	ldr	fp, [r2, #16]
    b9ec:	lsl	r7, r3, r4
    b9f0:	str	r5, [r8, #8]
    b9f4:	add	r5, ip, #16
    b9f8:	sub	r4, r7, #1
    b9fc:	rsb	ip, fp, #15
    ba00:	lsl	r7, r3, r5
    ba04:	lsl	r6, r3, r6
    ba08:	add	r5, fp, #16
    ba0c:	ldr	fp, [r2, #20]
    ba10:	sub	r6, r6, #1
    ba14:	str	r7, [r8, #12]
    ba18:	rsb	r7, fp, #15
    ba1c:	str	r9, [sl, #12]
    ba20:	lsl	lr, lr, ip
    ba24:	lsl	r9, r3, r5
    ba28:	add	ip, fp, #16
    ba2c:	ldr	r5, [r2, #24]
    ba30:	ldr	fp, [r2, #28]
    ba34:	lsl	r6, r6, r7
    ba38:	add	r0, r0, #32
    ba3c:	ldr	r7, [sp, #28]
    ba40:	cmp	r0, #64	; 0x40
    ba44:	str	lr, [sl, #16]
    ba48:	str	r9, [r8, #16]
    ba4c:	lsl	lr, r3, ip
    ba50:	add	r9, r5, #16
    ba54:	rsb	ip, r5, #15
    ba58:	rsb	r5, fp, #15
    ba5c:	add	fp, fp, #16
    ba60:	str	r6, [sl, #20]
    ba64:	lsl	r4, r4, r5
    ba68:	str	lr, [r8, #20]
    ba6c:	lsl	r6, r7, ip
    ba70:	str	r4, [sl, #28]
    ba74:	lsl	lr, r3, r9
    ba78:	str	r6, [sl, #24]
    ba7c:	lsl	ip, r3, fp
    ba80:	str	lr, [r8, #24]
    ba84:	add	r1, r1, #32
    ba88:	str	ip, [r8, #28]
    ba8c:	add	sl, sl, #32
    ba90:	add	r8, r8, #32
    ba94:	bne	b928 <close@plt+0x2ffc>
    ba98:	ldr	r0, [sp, #32]
    ba9c:	ldr	fp, [sp, #36]	; 0x24
    baa0:	ldr	r4, [sp, #60]	; 0x3c
    baa4:	ldrb	r3, [r0, #2]
    baa8:	ldr	r5, [sp, #64]	; 0x40
    baac:	cmp	r3, #0
    bab0:	beq	bb78 <close@plt+0x324c>
    bab4:	mov	sl, r0
    bab8:	mov	r1, #0
    babc:	str	r1, [sp, #36]	; 0x24
    bac0:	mov	r2, #0
    bac4:	add	r9, sp, #72	; 0x48
    bac8:	add	r7, sp, #136	; 0x88
    bacc:	add	r6, sp, #200	; 0xc8
    bad0:	add	ip, r9, r2
    bad4:	add	r1, r7, r2
    bad8:	add	r8, sl, r2
    badc:	add	r9, r6, r2
    bae0:	mov	lr, #0
    bae4:	str	r2, [sp, #28]
    bae8:	ldr	r0, [ip, lr]
    baec:	cmp	r0, #0
    baf0:	beq	bb3c <close@plt+0x3210>
    baf4:	add	r3, r8, lr
    baf8:	ldr	r7, [r9, lr]
    bafc:	ldr	r6, [r1, lr]
    bb00:	add	r4, r4, r0
    bb04:	ldr	r2, [r3, #96]	; 0x60
    bb08:	cmp	r4, #15
    bb0c:	add	r3, r2, r7
    bb10:	umull	r2, r3, r3, r6
    bb14:	orr	r5, r3, r5, lsl r0
    bb18:	bls	bb3c <close@plt+0x3210>
    bb1c:	sub	r0, r4, #8
    bb20:	mov	r7, fp
    bb24:	sub	r4, r4, #16
    bb28:	lsr	r2, r5, r0
    bb2c:	lsr	r3, r5, r4
    bb30:	strb	r2, [r7], #2
    bb34:	strb	r3, [fp, #1]
    bb38:	mov	fp, r7
    bb3c:	add	lr, lr, #4
    bb40:	cmp	lr, #32
    bb44:	bne	bae8 <close@plt+0x31bc>
    bb48:	ldr	lr, [sp, #28]
    bb4c:	add	r2, lr, #32
    bb50:	cmp	r2, #64	; 0x40
    bb54:	bne	bac4 <close@plt+0x3198>
    bb58:	ldr	ip, [sp, #32]
    bb5c:	add	sl, sl, #64	; 0x40
    bb60:	ldr	r8, [sp, #36]	; 0x24
    bb64:	ldrb	r1, [ip, #2]
    bb68:	add	r9, r8, #1
    bb6c:	str	r9, [sp, #36]	; 0x24
    bb70:	cmp	r9, r1
    bb74:	blt	bac0 <close@plt+0x3194>
    bb78:	cmp	r4, #7
    bb7c:	bls	bcac <close@plt+0x3380>
    bb80:	sub	r3, r4, #8
    bb84:	mov	r2, fp
    bb88:	cmp	r3, #7
    bb8c:	lsr	r0, r5, r3
    bb90:	ubfx	r6, r3, #3, #3
    bb94:	strb	r0, [r2], #1
    bb98:	bls	bc9c <close@plt+0x3370>
    bb9c:	cmp	r6, #0
    bba0:	beq	bc2c <close@plt+0x3300>
    bba4:	cmp	r6, #1
    bba8:	beq	bc18 <close@plt+0x32ec>
    bbac:	cmp	r6, #2
    bbb0:	beq	bc0c <close@plt+0x32e0>
    bbb4:	cmp	r6, #3
    bbb8:	beq	bc00 <close@plt+0x32d4>
    bbbc:	cmp	r6, #4
    bbc0:	beq	bbf4 <close@plt+0x32c8>
    bbc4:	cmp	r6, #5
    bbc8:	beq	bbe8 <close@plt+0x32bc>
    bbcc:	cmp	r6, #6
    bbd0:	subne	r3, r3, #8
    bbd4:	lsrne	r6, r5, r3
    bbd8:	sub	r3, r3, #8
    bbdc:	strbne	r6, [r2], #1
    bbe0:	lsr	r7, r5, r3
    bbe4:	strb	r7, [r2], #1
    bbe8:	sub	r3, r3, #8
    bbec:	lsr	lr, r5, r3
    bbf0:	strb	lr, [r2], #1
    bbf4:	sub	r3, r3, #8
    bbf8:	lsr	ip, r5, r3
    bbfc:	strb	ip, [r2], #1
    bc00:	sub	r3, r3, #8
    bc04:	lsr	r1, r5, r3
    bc08:	strb	r1, [r2], #1
    bc0c:	sub	r3, r3, #8
    bc10:	lsr	r8, r5, r3
    bc14:	strb	r8, [r2], #1
    bc18:	sub	r3, r3, #8
    bc1c:	cmp	r3, #7
    bc20:	lsr	r9, r5, r3
    bc24:	strb	r9, [r2], #1
    bc28:	bls	bc9c <close@plt+0x3370>
    bc2c:	sub	r0, r3, #16
    bc30:	mov	lr, r2
    bc34:	sub	sl, r3, #8
    bc38:	sub	r7, r3, #24
    bc3c:	sub	r1, r3, #32
    bc40:	sub	ip, r3, #40	; 0x28
    bc44:	sub	r6, r3, #48	; 0x30
    bc48:	lsr	r8, r5, r0
    bc4c:	sub	r0, r3, #56	; 0x38
    bc50:	sub	r3, r3, #64	; 0x40
    bc54:	lsr	r9, r5, sl
    bc58:	add	r2, r2, #8
    bc5c:	strb	r9, [lr], #1
    bc60:	lsr	sl, r5, r7
    bc64:	strb	r8, [lr]
    bc68:	lsr	r7, r5, ip
    bc6c:	lsr	lr, r5, r1
    bc70:	strb	sl, [r2, #-6]
    bc74:	strb	lr, [r2, #-5]
    bc78:	lsr	r1, r5, r6
    bc7c:	strb	r7, [r2, #-4]
    bc80:	lsr	ip, r5, r0
    bc84:	strb	r1, [r2, #-3]
    bc88:	cmp	r3, #7
    bc8c:	strb	ip, [r2, #-2]
    bc90:	lsr	r6, r5, r3
    bc94:	strb	r6, [r2, #-1]
    bc98:	bhi	bc2c <close@plt+0x3300>
    bc9c:	sub	r2, r4, #8
    bca0:	and	r4, r4, #7
    bca4:	add	fp, fp, r2, lsr #3
    bca8:	add	fp, fp, #1
    bcac:	cmp	r4, #0
    bcb0:	ldr	r3, [sp, #52]	; 0x34
    bcb4:	rsbne	r4, r4, #8
    bcb8:	lslne	r5, r5, r4
    bcbc:	strbne	r5, [fp]
    bcc0:	addne	fp, fp, #1
    bcc4:	rsb	r0, r3, fp
    bcc8:	ldr	r3, [sp, #56]	; 0x38
    bccc:	ldr	r4, [sp, #276]	; 0x114
    bcd0:	ldr	r9, [r3]
    bcd4:	cmp	r4, r9
    bcd8:	bne	d6cc <close@plt+0x4da0>
    bcdc:	add	sp, sp, #284	; 0x11c
    bce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bce4:	ldrb	r5, [r4, #8]
    bce8:	mvn	r0, #99	; 0x63
    bcec:	cmp	r5, #1
    bcf0:	beq	ceac <close@plt+0x4580>
    bcf4:	ldr	r4, [sp, #52]	; 0x34
    bcf8:	mov	r6, #0
    bcfc:	ldr	r5, [sp, #32]
    bd00:	strb	r6, [sp, #264]	; 0x108
    bd04:	add	r7, r4, #4
    bd08:	strb	r0, [r4]
    bd0c:	ldrb	sl, [r5]
    bd10:	strb	r6, [sp, #265]	; 0x109
    bd14:	strb	r6, [sp, #266]	; 0x10a
    bd18:	lsl	r3, sl, #6
    bd1c:	strb	r3, [r4, #1]
    bd20:	ldrb	r8, [r5, #1]
    bd24:	strb	r6, [sp, #267]	; 0x10b
    bd28:	and	r1, r8, #3
    bd2c:	strb	r6, [sp, #268]	; 0x10c
    bd30:	strb	r6, [sp, #269]	; 0x10d
    bd34:	orr	fp, r3, r1, lsl #4
    bd38:	strb	r6, [sp, #270]	; 0x10e
    bd3c:	strb	r6, [sp, #271]	; 0x10f
    bd40:	uxtb	ip, fp
    bd44:	strb	ip, [r4, #1]
    bd48:	ldr	r0, [r5, #4]
    bd4c:	strb	r6, [sp, #272]	; 0x110
    bd50:	and	sl, r0, #3
    bd54:	strb	r6, [sp, #273]	; 0x111
    bd58:	strb	r6, [sp, #274]	; 0x112
    bd5c:	orr	r3, ip, sl, lsl #2
    bd60:	strb	r3, [r4, #1]
    bd64:	ldr	r8, [r5, #12]
    bd68:	and	r6, r8, #1
    bd6c:	orr	fp, r3, r6, lsl #1
    bd70:	strb	fp, [r4, #1]
    bd74:	ldrb	r1, [r5, #18]
    bd78:	strb	r1, [r4, #2]
    bd7c:	ldr	r0, [r5, #4]
    bd80:	cmp	r0, #1
    bd84:	bls	c188 <close@plt+0x385c>
    bd88:	sub	sl, r0, #2
    bd8c:	cmp	sl, #1
    bd90:	bls	d610 <close@plt+0x4ce4>
    bd94:	mov	ip, #0
    bd98:	mov	r5, #16
    bd9c:	mov	r4, ip
    bda0:	mov	r6, ip
    bda4:	strb	fp, [sp, #264]	; 0x108
    bda8:	strb	r1, [sp, #265]	; 0x109
    bdac:	mov	r3, r5
    bdb0:	ldr	r2, [sp, #32]
    bdb4:	add	r5, r5, #32
    bdb8:	asr	r1, r3, #3
    bdbc:	ldr	fp, [r2, #32]
    bdc0:	add	lr, r4, #4
    bdc4:	cmp	lr, #15
    bdc8:	add	sl, sp, #280	; 0x118
    bdcc:	and	r8, fp, #15
    bdd0:	subhi	lr, r4, #12
    bdd4:	orr	r6, r8, r6, lsl #4
    bdd8:	movhi	fp, r7
    bddc:	subhi	r8, r4, #4
    bde0:	add	r0, lr, #4
    bde4:	lsrhi	r4, r6, r8
    bde8:	strbhi	r4, [fp], #2
    bdec:	lsrhi	r4, r6, lr
    bdf0:	strbhi	r4, [r7, #1]
    bdf4:	add	r4, r3, #4
    bdf8:	ldrhi	r9, [r2, #32]
    bdfc:	ldr	r8, [r2, #36]	; 0x24
    be00:	movls	r9, fp
    be04:	movhi	r7, fp
    be08:	add	r1, sl, r1
    be0c:	add	r4, sl, r4, asr #3
    be10:	cmp	r0, #15
    be14:	and	r9, r9, #15
    be18:	and	fp, r8, #15
    be1c:	orr	ip, r9, ip, lsl #4
    be20:	strb	ip, [r1, #-16]
    be24:	orr	ip, fp, r6, lsl #4
    be28:	ldrb	sl, [r4, #-16]
    be2c:	bls	be54 <close@plt+0x3528>
    be30:	sub	r8, lr, #4
    be34:	sub	r0, lr, #12
    be38:	mov	r6, r7
    be3c:	lsr	lr, ip, r8
    be40:	lsr	r1, ip, r0
    be44:	strb	lr, [r6], #2
    be48:	strb	r1, [r7, #1]
    be4c:	mov	r7, r6
    be50:	ldr	r8, [r2, #36]	; 0x24
    be54:	add	r9, r3, #8
    be58:	ldr	r6, [r2, #40]	; 0x28
    be5c:	add	r1, r0, #4
    be60:	add	fp, sp, #280	; 0x118
    be64:	and	r8, r8, #15
    be68:	add	lr, fp, r9, asr #3
    be6c:	cmp	r1, #15
    be70:	orr	sl, r8, sl, lsl #4
    be74:	strb	sl, [r4, #-16]
    be78:	and	r4, r6, #15
    be7c:	ldrb	r9, [lr, #-16]
    be80:	orr	ip, r4, ip, lsl #4
    be84:	bls	beac <close@plt+0x3580>
    be88:	sub	r6, r0, #4
    be8c:	sub	r1, r0, #12
    be90:	mov	r0, r7
    be94:	lsr	r8, ip, r6
    be98:	lsr	fp, ip, r1
    be9c:	strb	r8, [r0], #2
    bea0:	strb	fp, [r7, #1]
    bea4:	mov	r7, r0
    bea8:	ldr	r6, [r2, #40]	; 0x28
    beac:	add	r0, r3, #12
    beb0:	ldr	r8, [r2, #44]	; 0x2c
    beb4:	add	r4, r1, #4
    beb8:	add	sl, sp, #280	; 0x118
    bebc:	and	fp, r6, #15
    bec0:	add	r0, sl, r0, asr #3
    bec4:	cmp	r4, #15
    bec8:	orr	r6, fp, r9, lsl #4
    becc:	and	fp, r8, #15
    bed0:	strb	r6, [lr, #-16]
    bed4:	orr	r6, fp, ip, lsl #4
    bed8:	ldrb	lr, [r0, #-16]
    bedc:	bls	bf04 <close@plt+0x35d8>
    bee0:	sub	ip, r1, #4
    bee4:	sub	r4, r1, #12
    bee8:	mov	r1, r7
    beec:	lsr	r8, r6, ip
    bef0:	lsr	sl, r6, r4
    bef4:	strb	r8, [r1], #2
    bef8:	strb	sl, [r7, #1]
    befc:	mov	r7, r1
    bf00:	ldr	r8, [r2, #44]	; 0x2c
    bf04:	add	r3, r3, #16
    bf08:	and	fp, r8, #15
    bf0c:	cmp	r3, r5
    bf10:	orr	lr, fp, lr, lsl #4
    bf14:	add	r2, r2, #32
    bf18:	strb	lr, [r0, #-16]
    bf1c:	beq	c818 <close@plt+0x3eec>
    bf20:	asr	r1, r3, #3
    bf24:	add	sl, sp, #280	; 0x118
    bf28:	add	r0, sl, r1
    bf2c:	ldrb	ip, [r0, #-16]
    bf30:	b	bdbc <close@plt+0x3490>
    bf34:	ldr	r6, [sp, #52]	; 0x34
    bf38:	mvn	r7, #99	; 0x63
    bf3c:	mov	sl, r4
    bf40:	mov	fp, #0
    bf44:	strb	fp, [sp, #264]	; 0x108
    bf48:	strb	r7, [r6]
    bf4c:	mov	r5, r6
    bf50:	ldrb	r0, [r4]
    bf54:	add	r4, r6, #4
    bf58:	strb	fp, [sp, #265]	; 0x109
    bf5c:	strb	fp, [sp, #266]	; 0x10a
    bf60:	lsl	r3, r0, #6
    bf64:	strb	r3, [r6, #1]
    bf68:	ldrb	r1, [ip, #1]
    bf6c:	strb	fp, [sp, #267]	; 0x10b
    bf70:	and	r9, r1, #3
    bf74:	strb	fp, [sp, #268]	; 0x10c
    bf78:	strb	fp, [sp, #269]	; 0x10d
    bf7c:	orr	r8, r3, r9, lsl #4
    bf80:	strb	fp, [sp, #270]	; 0x10e
    bf84:	strb	fp, [sp, #271]	; 0x10f
    bf88:	uxtb	r7, r8
    bf8c:	strb	r7, [r6, #1]
    bf90:	ldr	r6, [ip, #4]
    bf94:	strb	fp, [sp, #272]	; 0x110
    bf98:	and	r0, r6, #3
    bf9c:	strb	fp, [sp, #273]	; 0x111
    bfa0:	strb	fp, [sp, #274]	; 0x112
    bfa4:	orr	r1, r7, r0, lsl #2
    bfa8:	strb	r1, [r5, #1]
    bfac:	ldr	ip, [ip, #12]
    bfb0:	and	fp, ip, #1
    bfb4:	orr	r3, r1, fp, lsl #1
    bfb8:	orr	r9, r3, #1
    bfbc:	strb	r9, [r5, #1]
    bfc0:	ldrb	r8, [sl, #18]
    bfc4:	strb	r8, [r5, #2]
    bfc8:	ldr	r7, [sl, #4]
    bfcc:	cmp	r7, #1
    bfd0:	bls	c198 <close@plt+0x386c>
    bfd4:	sub	r6, r7, #2
    bfd8:	cmp	r6, #1
    bfdc:	bls	d5e8 <close@plt+0x4cbc>
    bfe0:	mov	r6, #0
    bfe4:	mov	r5, #16
    bfe8:	mov	r2, r6
    bfec:	strb	r9, [sp, #264]	; 0x108
    bff0:	strb	r8, [sp, #265]	; 0x109
    bff4:	ldr	lr, [sp, #32]
    bff8:	add	r3, r5, #4
    bffc:	asr	fp, r5, #3
    c000:	add	r9, sp, #280	; 0x118
    c004:	add	r0, r6, #4
    c008:	asr	r1, r3, #3
    c00c:	ldr	ip, [lr, #32]
    c010:	add	r8, r9, fp
    c014:	add	sl, r9, r1
    c018:	add	r5, r5, #32
    c01c:	and	r6, ip, #15
    c020:	strb	r6, [r8, #-16]
    c024:	orr	lr, r6, r2, lsl #4
    c028:	ldr	r2, [sp, #32]
    c02c:	ldrb	ip, [sl, #-16]
    c030:	add	r2, r2, #4
    c034:	b	c0e8 <close@plt+0x37bc>
    c038:	sub	ip, r6, #4
    c03c:	sub	r1, r6, #12
    c040:	mov	r6, r4
    c044:	lsr	r0, r7, ip
    c048:	lsr	sl, r7, r1
    c04c:	strb	r0, [r6], #2
    c050:	strb	sl, [r4, #1]
    c054:	mov	r4, r6
    c058:	ldr	fp, [r2, #32]
    c05c:	add	r9, r3, #4
    c060:	add	ip, sp, #280	; 0x118
    c064:	add	r8, ip, r8
    c068:	add	r0, r1, #4
    c06c:	asr	r9, r9, #3
    c070:	ldr	r6, [r2, #36]	; 0x24
    c074:	add	sl, sp, #280	; 0x118
    c078:	and	fp, fp, #15
    c07c:	add	ip, sl, r9
    c080:	cmp	r0, #15
    c084:	orr	lr, fp, lr, lsl #4
    c088:	strb	lr, [r8, #-16]
    c08c:	and	r8, r6, #15
    c090:	orr	lr, r8, r7, lsl #4
    c094:	ldrb	r7, [ip, #-16]
    c098:	bls	c0c0 <close@plt+0x3794>
    c09c:	sub	r6, r1, #4
    c0a0:	sub	r0, r1, #12
    c0a4:	mov	r1, r4
    c0a8:	lsr	fp, lr, r6
    c0ac:	lsr	sl, lr, r0
    c0b0:	strb	fp, [r1], #2
    c0b4:	strb	sl, [r4, #1]
    c0b8:	mov	r4, r1
    c0bc:	ldr	r6, [r2, #36]	; 0x24
    c0c0:	add	r3, r3, #8
    c0c4:	add	r8, sp, #280	; 0x118
    c0c8:	add	r9, r8, r9
    c0cc:	and	ip, r6, #15
    c0d0:	asr	r1, r3, #3
    c0d4:	orr	r7, ip, r7, lsl #4
    c0d8:	add	fp, r8, r1
    c0dc:	strb	r7, [r9, #-16]
    c0e0:	add	r2, r2, #8
    c0e4:	ldrb	ip, [fp, #-16]
    c0e8:	ldr	r9, [r2, #32]
    c0ec:	add	r6, r0, #4
    c0f0:	cmp	r6, #15
    c0f4:	and	fp, r9, #15
    c0f8:	orr	r7, fp, lr, lsl #4
    c0fc:	bls	c124 <close@plt+0x37f8>
    c100:	sub	lr, r0, #4
    c104:	sub	r6, r0, #12
    c108:	mov	r0, r4
    c10c:	lsr	r9, r7, lr
    c110:	lsr	r8, r7, r6
    c114:	strb	r9, [r0], #2
    c118:	strb	r8, [r4, #1]
    c11c:	mov	r4, r0
    c120:	ldr	r9, [r2, #32]
    c124:	add	r3, r3, #4
    c128:	add	sl, sp, #280	; 0x118
    c12c:	add	r1, sl, r1
    c130:	cmp	r3, r5
    c134:	and	fp, r9, #15
    c138:	add	r2, r2, #4
    c13c:	orr	ip, fp, ip, lsl #4
    c140:	strb	ip, [r1, #-16]
    c144:	beq	c1c0 <close@plt+0x3894>
    c148:	asr	r8, r3, #3
    c14c:	ldr	r0, [r2, #32]
    c150:	add	r1, r6, #4
    c154:	add	sl, sl, r8
    c158:	cmp	r1, #15
    c15c:	and	r9, r0, #15
    c160:	ldrb	lr, [sl, #-16]
    c164:	orr	r7, r9, r7, lsl #4
    c168:	bhi	c038 <close@plt+0x370c>
    c16c:	mov	fp, r0
    c170:	b	c05c <close@plt+0x3730>
    c174:	ldrb	r7, [r4, #18]
    c178:	cmp	r7, #128	; 0x80
    c17c:	ble	b450 <close@plt+0x2b24>
    c180:	mvn	r0, #4
    c184:	b	bcc8 <close@plt+0x339c>
    c188:	ldrb	ip, [r5, #18]
    c18c:	cmp	ip, #64	; 0x40
    c190:	ble	bd88 <close@plt+0x345c>
    c194:	b	c180 <close@plt+0x3854>
    c198:	ldrb	sl, [sl, #18]
    c19c:	cmp	sl, #128	; 0x80
    c1a0:	ble	bfd4 <close@plt+0x36a8>
    c1a4:	b	c180 <close@plt+0x3854>
    c1a8:	andeq	r2, r1, ip, ror ip
    c1ac:	andeq	r0, r0, ip, rrx
    c1b0:	andeq	r9, r0, r0
    c1b4:	andeq	r8, r0, r8, lsr #8
    c1b8:	ldrdeq	r7, [r0], -r8
    c1bc:	andeq	r7, r0, r0, asr #11
    c1c0:	add	r3, sp, #280	; 0x118
    c1c4:	ldr	lr, [pc, #-24]	; c1b4 <close@plt+0x3888>
    c1c8:	add	r1, sp, #260	; 0x104
    c1cc:	lsr	r0, r5, #3
    c1d0:	ldrb	r8, [r3, #-16]!
    c1d4:	add	fp, r1, #3
    c1d8:	add	r2, fp, r0
    c1dc:	add	sl, pc, lr
    c1e0:	eor	r9, r8, #15
    c1e4:	cmp	r3, r2
    c1e8:	add	lr, sl, r9
    c1ec:	mvn	ip, fp
    c1f0:	add	r8, ip, r2
    c1f4:	and	r5, r5, #7
    c1f8:	ldrb	lr, [lr, #192]	; 0xc0
    c1fc:	and	r9, r8, #7
    c200:	beq	c33c <close@plt+0x3a10>
    c204:	cmp	r9, #0
    c208:	beq	c2b4 <close@plt+0x3988>
    c20c:	cmp	r9, #1
    c210:	beq	c29c <close@plt+0x3970>
    c214:	cmp	r9, #2
    c218:	beq	c28c <close@plt+0x3960>
    c21c:	cmp	r9, #3
    c220:	beq	c27c <close@plt+0x3950>
    c224:	cmp	r9, #4
    c228:	beq	c26c <close@plt+0x3940>
    c22c:	cmp	r9, #5
    c230:	beq	c25c <close@plt+0x3930>
    c234:	cmp	r9, #6
    c238:	addne	r3, sp, #280	; 0x118
    c23c:	ldrbne	r9, [r3, #-15]!
    c240:	eorne	r9, lr, r9
    c244:	addne	r9, sl, r9
    c248:	ldrb	r1, [r3, #1]!
    c24c:	ldrbne	lr, [r9, #192]	; 0xc0
    c250:	eor	fp, lr, r1
    c254:	add	lr, sl, fp
    c258:	ldrb	lr, [lr, #192]	; 0xc0
    c25c:	ldrb	ip, [r3, #1]!
    c260:	eor	r8, lr, ip
    c264:	add	r9, sl, r8
    c268:	ldrb	lr, [r9, #192]	; 0xc0
    c26c:	ldrb	r1, [r3, #1]!
    c270:	eor	fp, lr, r1
    c274:	add	lr, sl, fp
    c278:	ldrb	lr, [lr, #192]	; 0xc0
    c27c:	ldrb	ip, [r3, #1]!
    c280:	eor	r8, lr, ip
    c284:	add	r9, sl, r8
    c288:	ldrb	lr, [r9, #192]	; 0xc0
    c28c:	ldrb	r1, [r3, #1]!
    c290:	eor	fp, lr, r1
    c294:	add	lr, sl, fp
    c298:	ldrb	lr, [lr, #192]	; 0xc0
    c29c:	ldrb	ip, [r3, #1]!
    c2a0:	eor	r8, lr, ip
    c2a4:	cmp	r3, r2
    c2a8:	add	r9, sl, r8
    c2ac:	ldrb	lr, [r9, #192]	; 0xc0
    c2b0:	beq	c33c <close@plt+0x3a10>
    c2b4:	ldrb	r1, [r3, #1]
    c2b8:	ldrb	fp, [r3, #2]
    c2bc:	eor	ip, lr, r1
    c2c0:	ldrb	r8, [r3, #3]
    c2c4:	add	r9, sl, ip
    c2c8:	ldrb	lr, [r3, #4]
    c2cc:	ldrb	ip, [r3, #5]
    c2d0:	ldrb	r1, [r9, #192]	; 0xc0
    c2d4:	eor	fp, r1, fp
    c2d8:	add	r9, sl, fp
    c2dc:	ldrb	r1, [r9, #192]	; 0xc0
    c2e0:	eor	r8, r1, r8
    c2e4:	ldrb	r1, [r3, #6]
    c2e8:	add	fp, sl, r8
    c2ec:	ldrb	r9, [fp, #192]	; 0xc0
    c2f0:	ldrb	fp, [r3, #7]
    c2f4:	eor	lr, r9, lr
    c2f8:	add	r8, sl, lr
    c2fc:	ldrb	r9, [r8, #192]	; 0xc0
    c300:	eor	ip, r9, ip
    c304:	add	lr, sl, ip
    c308:	ldrb	ip, [r3, #8]!
    c30c:	ldrb	r8, [lr, #192]	; 0xc0
    c310:	cmp	r3, r2
    c314:	eor	r1, r8, r1
    c318:	add	r9, sl, r1
    c31c:	ldrb	lr, [r9, #192]	; 0xc0
    c320:	eor	fp, lr, fp
    c324:	add	r8, sl, fp
    c328:	ldrb	r1, [r8, #192]	; 0xc0
    c32c:	eor	ip, r1, ip
    c330:	add	r9, sl, ip
    c334:	ldrb	lr, [r9, #192]	; 0xc0
    c338:	bne	c2b4 <close@plt+0x3988>
    c33c:	add	r3, sp, #280	; 0x118
    c340:	cmp	r5, #0
    c344:	add	sl, r3, r0
    c348:	ldrb	r0, [sl, #-16]
    c34c:	beq	c4b0 <close@plt+0x3b84>
    c350:	eor	fp, r0, lr
    c354:	lsl	r2, lr, #1
    c358:	lsrs	r1, fp, #7
    c35c:	lsl	r8, r0, #1
    c360:	mov	r1, #3
    c364:	uxtb	ip, r2
    c368:	moveq	lr, #0
    c36c:	movne	lr, #29
    c370:	cmp	r1, #0
    c374:	uxtb	r3, r8
    c378:	eor	lr, lr, ip
    c37c:	mov	r2, #1
    c380:	beq	c414 <close@plt+0x3ae8>
    c384:	cmp	r1, #1
    c388:	beq	c3e4 <close@plt+0x3ab8>
    c38c:	cmp	r1, #2
    c390:	beq	c3bc <close@plt+0x3a90>
    c394:	eor	r9, r3, lr
    c398:	lsl	sl, lr, #1
    c39c:	lsrs	r2, r9, #7
    c3a0:	lsl	r3, r3, #1
    c3a4:	uxtb	r0, sl
    c3a8:	mov	r2, #2
    c3ac:	moveq	fp, #0
    c3b0:	movne	fp, #29
    c3b4:	uxtb	r3, r3
    c3b8:	eor	lr, fp, r0
    c3bc:	eor	r8, r3, lr
    c3c0:	lsl	r1, lr, #1
    c3c4:	lsrs	r0, r8, #7
    c3c8:	lsl	ip, r3, #1
    c3cc:	uxtb	r9, r1
    c3d0:	add	r2, r2, #1
    c3d4:	moveq	lr, #0
    c3d8:	movne	lr, #29
    c3dc:	uxtb	r3, ip
    c3e0:	eor	lr, lr, r9
    c3e4:	eor	sl, r3, lr
    c3e8:	lsl	fp, lr, #1
    c3ec:	lsrs	r1, sl, #7
    c3f0:	add	r2, r2, #1
    c3f4:	lsl	r3, r3, #1
    c3f8:	uxtb	r8, fp
    c3fc:	moveq	r0, #0
    c400:	movne	r0, #29
    c404:	cmp	r2, r5
    c408:	uxtb	r3, r3
    c40c:	eor	lr, r0, r8
    c410:	beq	c4b0 <close@plt+0x3b84>
    c414:	eor	ip, r3, lr
    c418:	lsl	r1, lr, #1
    c41c:	lsrs	r0, ip, #7
    c420:	lsl	r9, r3, #1
    c424:	uxtb	lr, r1
    c428:	add	r2, r2, #4
    c42c:	moveq	sl, #0
    c430:	movne	sl, #29
    c434:	eor	fp, sl, lr
    c438:	uxtb	r8, r9
    c43c:	eor	r0, r8, fp
    c440:	lsl	ip, fp, #1
    c444:	lsrs	r0, r0, #7
    c448:	lsl	r3, r8, #1
    c44c:	uxtb	r1, ip
    c450:	moveq	r9, #0
    c454:	movne	r9, #29
    c458:	eor	lr, r9, r1
    c45c:	uxtb	sl, r3
    c460:	eor	fp, sl, lr
    c464:	lsl	r8, lr, #1
    c468:	lsrs	r0, fp, #7
    c46c:	lsl	r0, sl, #1
    c470:	uxtb	ip, r8
    c474:	uxtb	r3, r0
    c478:	moveq	r1, #0
    c47c:	movne	r1, #29
    c480:	eor	r9, r1, ip
    c484:	eor	lr, r3, r9
    c488:	lsl	sl, r3, #1
    c48c:	lsrs	r0, lr, #7
    c490:	lsl	fp, r9, #1
    c494:	uxtb	r3, sl
    c498:	moveq	r8, #0
    c49c:	movne	r8, #29
    c4a0:	cmp	r2, r5
    c4a4:	uxtb	r0, fp
    c4a8:	eor	lr, r8, r0
    c4ac:	bne	c414 <close@plt+0x3ae8>
    c4b0:	ldr	r2, [sp, #52]	; 0x34
    c4b4:	add	r5, sp, #72	; 0x48
    c4b8:	ldr	r0, [sp, #32]
    c4bc:	mov	r1, r5
    c4c0:	strb	lr, [r2, #3]
    c4c4:	bl	92f8 <close@plt+0x9cc>
    c4c8:	ldr	ip, [sp, #72]	; 0x48
    c4cc:	ldr	r1, [sp, #76]	; 0x4c
    c4d0:	mov	r3, #1
    c4d4:	ldr	fp, [sp, #32]
    c4d8:	lsl	r2, r3, ip
    c4dc:	ldr	sl, [sp, #80]	; 0x50
    c4e0:	lsl	r9, r3, r1
    c4e4:	ldr	ip, [sp, #84]	; 0x54
    c4e8:	sub	r2, r2, #1
    c4ec:	ldr	r0, [sp, #88]	; 0x58
    c4f0:	lsl	r8, r3, sl
    c4f4:	ldr	r1, [sp, #92]	; 0x5c
    c4f8:	lsl	sl, r3, ip
    c4fc:	ldr	fp, [fp, #32]
    c500:	lsl	ip, r3, r0
    c504:	lsl	r1, r3, r1
    c508:	sub	r0, ip, #1
    c50c:	sub	ip, r1, #1
    c510:	add	r1, fp, #16
    c514:	str	ip, [sp, #36]	; 0x24
    c518:	rsb	ip, fp, #15
    c51c:	ldr	fp, [sp, #96]	; 0x60
    c520:	lsl	r2, r2, ip
    c524:	str	r0, [sp, #40]	; 0x28
    c528:	sub	r9, r9, #1
    c52c:	lsl	r0, r3, fp
    c530:	ldr	fp, [sp, #32]
    c534:	str	r2, [sp, #136]	; 0x88
    c538:	lsl	r1, r3, r1
    c53c:	str	r1, [sp, #200]	; 0xc8
    c540:	sub	ip, r0, #1
    c544:	ldr	r2, [fp, #36]	; 0x24
    c548:	sub	r8, r8, #1
    c54c:	ldr	r0, [sp, #100]	; 0x64
    c550:	sub	sl, sl, #1
    c554:	rsb	r1, r2, #15
    c558:	add	r2, r2, #16
    c55c:	lsl	r9, r9, r1
    c560:	str	r9, [sp, #140]	; 0x8c
    c564:	ldr	r9, [sp, #32]
    c568:	lsl	fp, r3, r0
    c56c:	lsl	r0, r3, r2
    c570:	str	r0, [sp, #204]	; 0xcc
    c574:	sub	fp, fp, #1
    c578:	ldr	r1, [r9, #40]	; 0x28
    c57c:	ldrb	r0, [r9, #2]
    c580:	rsb	r2, r1, #15
    c584:	add	r1, r1, #16
    c588:	lsl	r8, r8, r2
    c58c:	ldr	r2, [r9, #44]	; 0x2c
    c590:	str	r8, [sp, #144]	; 0x90
    c594:	cmp	r0, #0
    c598:	rsb	r8, r2, #15
    c59c:	ldr	r0, [r9, #48]	; 0x30
    c5a0:	lsl	sl, sl, r8
    c5a4:	str	sl, [sp, #148]	; 0x94
    c5a8:	ldr	sl, [sp, #40]	; 0x28
    c5ac:	rsb	r8, r0, #15
    c5b0:	add	r2, r2, #16
    c5b4:	lsl	r1, r3, r1
    c5b8:	add	r0, r0, #16
    c5bc:	str	r1, [sp, #208]	; 0xd0
    c5c0:	lsl	r1, r3, r2
    c5c4:	ldr	r2, [r9, #52]	; 0x34
    c5c8:	str	r1, [sp, #212]	; 0xd4
    c5cc:	lsl	r1, sl, r8
    c5d0:	mov	r8, r9
    c5d4:	ldr	sl, [sp, #36]	; 0x24
    c5d8:	ldr	r9, [r9, #56]	; 0x38
    c5dc:	lsl	r0, r3, r0
    c5e0:	str	r0, [sp, #216]	; 0xd8
    c5e4:	ldr	r0, [r8, #60]	; 0x3c
    c5e8:	str	r1, [sp, #152]	; 0x98
    c5ec:	rsb	r1, r2, #15
    c5f0:	lsl	r8, sl, r1
    c5f4:	add	r2, r2, #16
    c5f8:	str	r8, [sp, #156]	; 0x9c
    c5fc:	rsb	sl, r9, #15
    c600:	rsb	r8, r0, #15
    c604:	add	r9, r9, #16
    c608:	add	r0, r0, #16
    c60c:	lsl	r2, r3, r2
    c610:	lsl	r1, r3, r9
    c614:	lsl	ip, ip, sl
    c618:	lsl	fp, fp, r8
    c61c:	lsl	r3, r3, r0
    c620:	str	r2, [sp, #220]	; 0xdc
    c624:	str	ip, [sp, #160]	; 0xa0
    c628:	str	r1, [sp, #224]	; 0xe0
    c62c:	str	fp, [sp, #164]	; 0xa4
    c630:	str	r3, [sp, #228]	; 0xe4
    c634:	beq	c6c4 <close@plt+0x3d98>
    c638:	ldr	lr, [sp, #32]
    c63c:	mov	r8, #0
    c640:	mov	r9, lr
    c644:	mov	r0, #0
    c648:	ldr	ip, [r5, r0]
    c64c:	cmp	ip, #0
    c650:	beq	c6a4 <close@plt+0x3d78>
    c654:	add	r2, lr, r0
    c658:	add	r1, sp, #200	; 0xc8
    c65c:	add	r3, sp, #136	; 0x88
    c660:	add	r6, r6, ip
    c664:	ldr	fp, [r0, r1]
    c668:	cmp	r6, #15
    c66c:	ldr	sl, [r2, #96]	; 0x60
    c670:	ldr	r1, [r0, r3]
    c674:	add	r2, sl, fp
    c678:	umull	r2, r3, r2, r1
    c67c:	orr	r7, r3, r7, lsl ip
    c680:	bls	c6a4 <close@plt+0x3d78>
    c684:	sub	ip, r6, #8
    c688:	mov	sl, r4
    c68c:	sub	r6, r6, #16
    c690:	lsr	fp, r7, ip
    c694:	lsr	r3, r7, r6
    c698:	strb	fp, [sl], #2
    c69c:	strb	r3, [r4, #1]
    c6a0:	mov	r4, sl
    c6a4:	add	r0, r0, #4
    c6a8:	cmp	r0, #32
    c6ac:	bne	c648 <close@plt+0x3d1c>
    c6b0:	ldrb	r0, [r9, #2]
    c6b4:	add	r8, r8, #1
    c6b8:	add	lr, lr, #64	; 0x40
    c6bc:	cmp	r8, r0
    c6c0:	blt	c644 <close@plt+0x3d18>
    c6c4:	cmp	r6, #7
    c6c8:	bls	c7f8 <close@plt+0x3ecc>
    c6cc:	sub	fp, r6, #8
    c6d0:	mov	lr, r4
    c6d4:	cmp	fp, #7
    c6d8:	lsr	r8, r7, fp
    c6dc:	ubfx	r5, fp, #3, #3
    c6e0:	strb	r8, [lr], #1
    c6e4:	bls	c7e8 <close@plt+0x3ebc>
    c6e8:	cmp	r5, #0
    c6ec:	beq	c778 <close@plt+0x3e4c>
    c6f0:	cmp	r5, #1
    c6f4:	beq	c764 <close@plt+0x3e38>
    c6f8:	cmp	r5, #2
    c6fc:	beq	c758 <close@plt+0x3e2c>
    c700:	cmp	r5, #3
    c704:	beq	c74c <close@plt+0x3e20>
    c708:	cmp	r5, #4
    c70c:	beq	c740 <close@plt+0x3e14>
    c710:	cmp	r5, #5
    c714:	beq	c734 <close@plt+0x3e08>
    c718:	cmp	r5, #6
    c71c:	subne	fp, fp, #8
    c720:	lsrne	r5, r7, fp
    c724:	sub	fp, fp, #8
    c728:	strbne	r5, [lr], #1
    c72c:	lsr	r9, r7, fp
    c730:	strb	r9, [lr], #1
    c734:	sub	fp, fp, #8
    c738:	lsr	r1, r7, fp
    c73c:	strb	r1, [lr], #1
    c740:	sub	fp, fp, #8
    c744:	lsr	r2, r7, fp
    c748:	strb	r2, [lr], #1
    c74c:	sub	fp, fp, #8
    c750:	lsr	ip, r7, fp
    c754:	strb	ip, [lr], #1
    c758:	sub	fp, fp, #8
    c75c:	lsr	sl, r7, fp
    c760:	strb	sl, [lr], #1
    c764:	sub	fp, fp, #8
    c768:	cmp	fp, #7
    c76c:	lsr	r3, r7, fp
    c770:	strb	r3, [lr], #1
    c774:	bls	c7e8 <close@plt+0x3ebc>
    c778:	sub	r0, fp, #8
    c77c:	mov	r1, lr
    c780:	sub	r2, fp, #16
    c784:	sub	r8, fp, #24
    c788:	sub	r9, fp, #32
    c78c:	sub	ip, fp, #40	; 0x28
    c790:	sub	r5, fp, #48	; 0x30
    c794:	lsr	r3, r7, r0
    c798:	sub	r0, fp, #56	; 0x38
    c79c:	sub	fp, fp, #64	; 0x40
    c7a0:	strb	r3, [r1], #1
    c7a4:	lsr	sl, r7, r2
    c7a8:	add	lr, lr, #8
    c7ac:	strb	sl, [r1]
    c7b0:	lsr	r2, r7, r8
    c7b4:	lsr	r1, r7, r9
    c7b8:	strb	r2, [lr, #-6]
    c7bc:	lsr	r8, r7, ip
    c7c0:	strb	r1, [lr, #-5]
    c7c4:	lsr	r9, r7, r5
    c7c8:	strb	r8, [lr, #-4]
    c7cc:	lsr	ip, r7, r0
    c7d0:	strb	r9, [lr, #-3]
    c7d4:	cmp	fp, #7
    c7d8:	strb	ip, [lr, #-2]
    c7dc:	lsr	r5, r7, fp
    c7e0:	strb	r5, [lr, #-1]
    c7e4:	bhi	c778 <close@plt+0x3e4c>
    c7e8:	sub	lr, r6, #8
    c7ec:	and	r6, r6, #7
    c7f0:	add	r4, r4, lr, lsr #3
    c7f4:	add	r4, r4, #1
    c7f8:	cmp	r6, #0
    c7fc:	ldr	fp, [sp, #52]	; 0x34
    c800:	rsbne	r6, r6, #8
    c804:	lslne	r7, r7, r6
    c808:	strbne	r7, [r4]
    c80c:	addne	r4, r4, #1
    c810:	rsb	r0, fp, r4
    c814:	b	bcc8 <close@plt+0x339c>
    c818:	ands	r9, r3, #7
    c81c:	ldr	r0, [pc, #-1644]	; c1b8 <close@plt+0x388c>
    c820:	rsbne	r2, r9, #8
    c824:	ldrb	r3, [sp, #265]	; 0x109
    c828:	ldrbne	r1, [sp, #270]	; 0x10e
    c82c:	add	sl, pc, r0
    c830:	ldrb	fp, [sp, #266]	; 0x10a
    c834:	ldrb	lr, [sp, #267]	; 0x10b
    c838:	lslne	r2, r1, r2
    c83c:	ldrb	r1, [sp, #264]	; 0x108
    c840:	strbne	r2, [sp, #270]	; 0x10e
    c844:	cmp	r9, #0
    c848:	eor	r5, r1, #15
    c84c:	ldrb	r2, [sp, #268]	; 0x10c
    c850:	add	ip, sl, r5
    c854:	ldrb	r0, [sp, #269]	; 0x10d
    c858:	ldrb	r8, [ip, #192]	; 0xc0
    c85c:	eor	r1, r8, r3
    c860:	ldrb	r3, [sp, #270]	; 0x10e
    c864:	add	r5, sl, r1
    c868:	ldrb	ip, [r5, #192]	; 0xc0
    c86c:	eor	fp, ip, fp
    c870:	add	r8, sl, fp
    c874:	ldrb	r1, [r8, #192]	; 0xc0
    c878:	eor	lr, r1, lr
    c87c:	add	r5, sl, lr
    c880:	ldrb	ip, [r5, #192]	; 0xc0
    c884:	eor	r2, ip, r2
    c888:	add	fp, sl, r2
    c88c:	ldrb	r8, [fp, #192]	; 0xc0
    c890:	eor	r0, r8, r0
    c894:	add	sl, sl, r0
    c898:	ldrb	r2, [sl, #192]	; 0xc0
    c89c:	beq	ca0c <close@plt+0x40e0>
    c8a0:	eor	r1, r2, r3
    c8a4:	lsl	lr, r2, #1
    c8a8:	lsrs	r0, r1, #7
    c8ac:	lsl	r3, r3, #1
    c8b0:	mov	r0, #1
    c8b4:	uxtb	r5, lr
    c8b8:	moveq	r2, #0
    c8bc:	movne	r2, #29
    c8c0:	cmp	r0, r9
    c8c4:	sub	ip, r9, #1
    c8c8:	uxtb	r1, r3
    c8cc:	eor	r2, r2, r5
    c8d0:	and	fp, ip, #3
    c8d4:	beq	ca0c <close@plt+0x40e0>
    c8d8:	cmp	fp, #0
    c8dc:	beq	c970 <close@plt+0x4044>
    c8e0:	cmp	fp, #1
    c8e4:	beq	c940 <close@plt+0x4014>
    c8e8:	cmp	fp, #2
    c8ec:	beq	c918 <close@plt+0x3fec>
    c8f0:	eor	r8, r2, r1
    c8f4:	lsl	sl, r2, #1
    c8f8:	lsrs	r0, r8, #7
    c8fc:	lsl	r1, r1, #1
    c900:	uxtb	lr, sl
    c904:	mov	r0, #2
    c908:	moveq	r3, #0
    c90c:	movne	r3, #29
    c910:	uxtb	r1, r1
    c914:	eor	r2, r3, lr
    c918:	eor	r5, r2, r1
    c91c:	lsl	r2, r2, #1
    c920:	lsrs	ip, r5, #7
    c924:	lsl	ip, r1, #1
    c928:	uxtb	fp, r2
    c92c:	add	r0, r0, #1
    c930:	moveq	r8, #0
    c934:	movne	r8, #29
    c938:	uxtb	r1, ip
    c93c:	eor	r2, r8, fp
    c940:	eor	sl, r2, r1
    c944:	lsl	lr, r2, #1
    c948:	lsrs	ip, sl, #7
    c94c:	add	r0, r0, #1
    c950:	lsl	r1, r1, #1
    c954:	uxtb	r5, lr
    c958:	moveq	r3, #0
    c95c:	movne	r3, #29
    c960:	cmp	r0, r9
    c964:	uxtb	r1, r1
    c968:	eor	r2, r3, r5
    c96c:	beq	ca0c <close@plt+0x40e0>
    c970:	eor	ip, r2, r1
    c974:	lsl	fp, r2, #1
    c978:	lsrs	ip, ip, #7
    c97c:	lsl	r8, r1, #1
    c980:	uxtb	sl, fp
    c984:	add	r0, r0, #4
    c988:	moveq	lr, #0
    c98c:	movne	lr, #29
    c990:	eor	r3, lr, sl
    c994:	uxtb	r5, r8
    c998:	eor	r2, r3, r5
    c99c:	lsl	r1, r3, #1
    c9a0:	lsrs	lr, r2, #7
    c9a4:	lsl	fp, r5, #1
    c9a8:	uxtb	r8, r1
    c9ac:	moveq	ip, #0
    c9b0:	movne	ip, #29
    c9b4:	eor	sl, ip, r8
    c9b8:	uxtb	lr, fp
    c9bc:	eor	r3, sl, lr
    c9c0:	lsl	r5, sl, #1
    c9c4:	lsrs	ip, r3, #7
    c9c8:	lsl	r2, lr, #1
    c9cc:	uxtb	fp, r5
    c9d0:	uxtb	r1, r2
    c9d4:	moveq	r8, #0
    c9d8:	movne	r8, #29
    c9dc:	eor	sl, r8, fp
    c9e0:	eor	ip, sl, r1
    c9e4:	lsl	lr, r1, #1
    c9e8:	lsrs	ip, ip, #7
    c9ec:	lsl	r3, sl, #1
    c9f0:	uxtb	r1, lr
    c9f4:	moveq	r5, #0
    c9f8:	movne	r5, #29
    c9fc:	cmp	r0, r9
    ca00:	uxtb	r2, r3
    ca04:	eor	r2, r5, r2
    ca08:	bne	c970 <close@plt+0x4044>
    ca0c:	ldr	r0, [sp, #52]	; 0x34
    ca10:	add	r9, sp, #72	; 0x48
    ca14:	str	r9, [sp, #36]	; 0x24
    ca18:	mov	r1, r9
    ca1c:	strb	r2, [r0, #3]
    ca20:	ldr	r0, [sp, #32]
    ca24:	bl	92f8 <close@plt+0x9cc>
    ca28:	ldr	r1, [sp, #76]	; 0x4c
    ca2c:	ldr	r9, [sp, #32]
    ca30:	mov	r3, #1
    ca34:	ldr	fp, [sp, #72]	; 0x48
    ca38:	lsl	r8, r3, r1
    ca3c:	ldr	sl, [sp, #80]	; 0x50
    ca40:	sub	r8, r8, #1
    ca44:	ldr	ip, [sp, #84]	; 0x54
    ca48:	lsl	r2, r3, fp
    ca4c:	ldr	r0, [sp, #104]	; 0x68
    ca50:	lsl	r5, r3, sl
    ca54:	ldr	r1, [sp, #108]	; 0x6c
    ca58:	lsl	sl, r3, ip
    ca5c:	ldr	fp, [r9, #32]
    ca60:	lsl	ip, r3, r0
    ca64:	lsl	r0, r3, r1
    ca68:	sub	r9, sl, #1
    ca6c:	add	r1, fp, #16
    ca70:	sub	sl, ip, #1
    ca74:	sub	ip, r0, #1
    ca78:	str	ip, [sp, #40]	; 0x28
    ca7c:	rsb	ip, fp, #15
    ca80:	ldr	fp, [sp, #112]	; 0x70
    ca84:	sub	r2, r2, #1
    ca88:	lsl	r1, r3, r1
    ca8c:	lsl	r0, r3, fp
    ca90:	ldr	fp, [sp, #32]
    ca94:	lsl	r2, r2, ip
    ca98:	str	r2, [sp, #136]	; 0x88
    ca9c:	str	r1, [sp, #200]	; 0xc8
    caa0:	sub	ip, r0, #1
    caa4:	ldr	r2, [fp, #36]	; 0x24
    caa8:	sub	r5, r5, #1
    caac:	ldr	r0, [sp, #116]	; 0x74
    cab0:	rsb	r1, r2, #15
    cab4:	add	r2, r2, #16
    cab8:	lsl	r8, r8, r1
    cabc:	str	r8, [sp, #140]	; 0x8c
    cac0:	ldr	r8, [sp, #32]
    cac4:	lsl	fp, r3, r0
    cac8:	lsl	r0, r3, r2
    cacc:	str	r0, [sp, #204]	; 0xcc
    cad0:	sub	fp, fp, #1
    cad4:	ldr	r1, [r8, #40]	; 0x28
    cad8:	ldrb	r0, [r8, #2]
    cadc:	rsb	r2, r1, #15
    cae0:	add	r1, r1, #16
    cae4:	lsl	r5, r5, r2
    cae8:	ldr	r2, [r8, #44]	; 0x2c
    caec:	cmp	r0, #0
    caf0:	ldr	r0, [r8, #64]	; 0x40
    caf4:	str	r5, [sp, #144]	; 0x90
    caf8:	rsb	r5, r2, #15
    cafc:	add	r2, r2, #16
    cb00:	lsl	r1, r3, r1
    cb04:	str	r1, [sp, #208]	; 0xd0
    cb08:	lsl	r1, r3, r2
    cb0c:	rsb	r2, r0, #15
    cb10:	lsl	r9, r9, r5
    cb14:	lsl	sl, sl, r2
    cb18:	ldr	r5, [r8, #68]	; 0x44
    cb1c:	ldr	r2, [sp, #40]	; 0x28
    cb20:	add	r0, r0, #16
    cb24:	str	r9, [sp, #148]	; 0x94
    cb28:	mov	r9, r8
    cb2c:	lsl	r0, r3, r0
    cb30:	ldr	r8, [r8, #72]	; 0x48
    cb34:	str	r0, [sp, #232]	; 0xe8
    cb38:	ldr	r0, [r9, #76]	; 0x4c
    cb3c:	str	r1, [sp, #212]	; 0xd4
    cb40:	rsb	r1, r5, #15
    cb44:	add	r5, r5, #16
    cb48:	str	sl, [sp, #168]	; 0xa8
    cb4c:	lsl	sl, r2, r1
    cb50:	lsl	r2, r3, r5
    cb54:	str	sl, [sp, #172]	; 0xac
    cb58:	rsb	r5, r8, #15
    cb5c:	rsb	sl, r0, #15
    cb60:	add	r8, r8, #16
    cb64:	add	r0, r0, #16
    cb68:	str	r2, [sp, #236]	; 0xec
    cb6c:	lsl	r1, r3, r8
    cb70:	lsl	ip, ip, r5
    cb74:	lsl	fp, fp, sl
    cb78:	lsl	r3, r3, r0
    cb7c:	str	ip, [sp, #176]	; 0xb0
    cb80:	str	r1, [sp, #240]	; 0xf0
    cb84:	str	fp, [sp, #180]	; 0xb4
    cb88:	str	r3, [sp, #244]	; 0xf4
    cb8c:	beq	cd2c <close@plt+0x4400>
    cb90:	add	fp, sp, #136	; 0x88
    cb94:	add	r2, r9, #108	; 0x6c
    cb98:	mov	r9, #0
    cb9c:	add	lr, sp, #212	; 0xd4
    cba0:	str	lr, [sp, #40]	; 0x28
    cba4:	add	r1, sp, #72	; 0x48
    cba8:	add	ip, sp, #212	; 0xd4
    cbac:	mov	r5, fp
    cbb0:	mov	r0, r2
    cbb4:	str	r2, [sp, #28]
    cbb8:	ldr	sl, [r1]
    cbbc:	cmp	sl, #0
    cbc0:	beq	cc08 <close@plt+0x42dc>
    cbc4:	ldr	r2, [r0, #-12]
    cbc8:	add	r4, r4, sl
    cbcc:	ldr	r8, [ip, #-12]
    cbd0:	cmp	r4, #15
    cbd4:	ldr	lr, [r5]
    cbd8:	add	r3, r2, r8
    cbdc:	umull	r2, r3, r3, lr
    cbe0:	orr	r6, r3, r6, lsl sl
    cbe4:	bls	cc08 <close@plt+0x42dc>
    cbe8:	sub	sl, r4, #8
    cbec:	mov	r8, r7
    cbf0:	sub	r4, r4, #16
    cbf4:	lsr	r2, r6, sl
    cbf8:	lsr	r3, r6, r4
    cbfc:	strb	r2, [r8], #2
    cc00:	strb	r3, [r7, #1]
    cc04:	mov	r7, r8
    cc08:	ldr	lr, [r1, #4]
    cc0c:	cmp	lr, #0
    cc10:	beq	cc58 <close@plt+0x432c>
    cc14:	ldr	sl, [r0, #-8]
    cc18:	add	r4, r4, lr
    cc1c:	ldr	r8, [ip, #-8]
    cc20:	cmp	r4, #15
    cc24:	ldr	r3, [r5, #4]
    cc28:	add	r2, sl, r8
    cc2c:	umull	r2, r3, r2, r3
    cc30:	orr	r6, r3, r6, lsl lr
    cc34:	bls	cc58 <close@plt+0x432c>
    cc38:	sub	lr, r4, #8
    cc3c:	mov	sl, r7
    cc40:	sub	r4, r4, #16
    cc44:	lsr	r8, r6, lr
    cc48:	lsr	r2, r6, r4
    cc4c:	strb	r8, [sl], #2
    cc50:	strb	r2, [r7, #1]
    cc54:	mov	r7, sl
    cc58:	ldr	lr, [r1, #8]
    cc5c:	cmp	lr, #0
    cc60:	beq	cca8 <close@plt+0x437c>
    cc64:	ldr	r3, [ip, #-4]
    cc68:	add	r4, r4, lr
    cc6c:	ldr	sl, [r0, #-4]
    cc70:	cmp	r4, #15
    cc74:	ldr	r8, [r5, #8]
    cc78:	add	r2, sl, r3
    cc7c:	umull	r2, r3, r2, r8
    cc80:	orr	r6, r3, r6, lsl lr
    cc84:	bls	cca8 <close@plt+0x437c>
    cc88:	sub	lr, r4, #8
    cc8c:	mov	sl, r7
    cc90:	sub	r4, r4, #16
    cc94:	lsr	r3, r6, lr
    cc98:	lsr	r2, r6, r4
    cc9c:	strb	r3, [sl], #2
    cca0:	strb	r2, [r7, #1]
    cca4:	mov	r7, sl
    cca8:	ldr	lr, [r1, #12]
    ccac:	cmp	lr, #0
    ccb0:	beq	ccf8 <close@plt+0x43cc>
    ccb4:	ldr	r8, [r0]
    ccb8:	add	r4, r4, lr
    ccbc:	ldr	sl, [ip]
    ccc0:	cmp	r4, #15
    ccc4:	ldr	r2, [r5, #12]
    ccc8:	add	r3, r8, sl
    cccc:	umull	r2, r3, r3, r2
    ccd0:	orr	r6, r3, r6, lsl lr
    ccd4:	bls	ccf8 <close@plt+0x43cc>
    ccd8:	sub	lr, r4, #8
    ccdc:	mov	r8, r7
    cce0:	sub	r4, r4, #16
    cce4:	lsr	sl, r6, lr
    cce8:	lsr	r3, r6, r4
    ccec:	strb	sl, [r8], #2
    ccf0:	strb	r3, [r7, #1]
    ccf4:	mov	r7, r8
    ccf8:	add	r1, r1, #32
    ccfc:	add	r5, r5, #32
    cd00:	cmp	r1, fp
    cd04:	add	ip, ip, #32
    cd08:	add	r0, r0, #32
    cd0c:	bne	cbb8 <close@plt+0x428c>
    cd10:	ldr	r5, [sp, #32]
    cd14:	add	r9, r9, #1
    cd18:	ldr	r1, [sp, #28]
    cd1c:	ldrb	ip, [r5, #2]
    cd20:	add	r2, r1, #64	; 0x40
    cd24:	cmp	r9, ip
    cd28:	blt	cba4 <close@plt+0x4278>
    cd2c:	cmp	r4, #7
    cd30:	bls	ce60 <close@plt+0x4534>
    cd34:	sub	r3, r4, #8
    cd38:	mov	fp, r7
    cd3c:	cmp	r3, #7
    cd40:	lsr	r0, r6, r3
    cd44:	ubfx	lr, r3, #3, #3
    cd48:	strb	r0, [fp], #1
    cd4c:	bls	ce50 <close@plt+0x4524>
    cd50:	cmp	lr, #0
    cd54:	beq	cde0 <close@plt+0x44b4>
    cd58:	cmp	lr, #1
    cd5c:	beq	cdcc <close@plt+0x44a0>
    cd60:	cmp	lr, #2
    cd64:	beq	cdc0 <close@plt+0x4494>
    cd68:	cmp	lr, #3
    cd6c:	beq	cdb4 <close@plt+0x4488>
    cd70:	cmp	lr, #4
    cd74:	beq	cda8 <close@plt+0x447c>
    cd78:	cmp	lr, #5
    cd7c:	beq	cd9c <close@plt+0x4470>
    cd80:	cmp	lr, #6
    cd84:	subne	r3, r3, #8
    cd88:	lsrne	lr, r6, r3
    cd8c:	sub	r3, r3, #8
    cd90:	strbne	lr, [fp], #1
    cd94:	lsr	r8, r6, r3
    cd98:	strb	r8, [fp], #1
    cd9c:	sub	r3, r3, #8
    cda0:	lsr	sl, r6, r3
    cda4:	strb	sl, [fp], #1
    cda8:	sub	r3, r3, #8
    cdac:	lsr	r1, r6, r3
    cdb0:	strb	r1, [fp], #1
    cdb4:	sub	r3, r3, #8
    cdb8:	lsr	r5, r6, r3
    cdbc:	strb	r5, [fp], #1
    cdc0:	sub	r3, r3, #8
    cdc4:	lsr	ip, r6, r3
    cdc8:	strb	ip, [fp], #1
    cdcc:	sub	r3, r3, #8
    cdd0:	cmp	r3, #7
    cdd4:	lsr	r9, r6, r3
    cdd8:	strb	r9, [fp], #1
    cddc:	bls	ce50 <close@plt+0x4524>
    cde0:	sub	r0, r3, #16
    cde4:	mov	lr, fp
    cde8:	sub	r2, r3, #8
    cdec:	sub	r8, r3, #24
    cdf0:	sub	r1, r3, #32
    cdf4:	sub	ip, r3, #40	; 0x28
    cdf8:	sub	r5, r3, #48	; 0x30
    cdfc:	lsr	sl, r6, r0
    ce00:	sub	r0, r3, #56	; 0x38
    ce04:	sub	r3, r3, #64	; 0x40
    ce08:	lsr	r9, r6, r2
    ce0c:	add	fp, fp, #8
    ce10:	strb	r9, [lr], #1
    ce14:	lsr	r2, r6, r8
    ce18:	strb	sl, [lr]
    ce1c:	lsr	r8, r6, ip
    ce20:	lsr	lr, r6, r1
    ce24:	strb	r2, [fp, #-6]
    ce28:	strb	lr, [fp, #-5]
    ce2c:	lsr	r1, r6, r5
    ce30:	strb	r8, [fp, #-4]
    ce34:	lsr	ip, r6, r0
    ce38:	strb	r1, [fp, #-3]
    ce3c:	cmp	r3, #7
    ce40:	strb	ip, [fp, #-2]
    ce44:	lsr	r5, r6, r3
    ce48:	strb	r5, [fp, #-1]
    ce4c:	bhi	cde0 <close@plt+0x44b4>
    ce50:	sub	fp, r4, #8
    ce54:	and	r4, r4, #7
    ce58:	add	r7, r7, fp, lsr #3
    ce5c:	add	r7, r7, #1
    ce60:	cmp	r4, #0
    ce64:	rsbne	r4, r4, #8
    ce68:	lslne	r6, r6, r4
    ce6c:	ldr	r4, [sp, #52]	; 0x34
    ce70:	strbne	r6, [r7]
    ce74:	addne	r7, r7, #1
    ce78:	rsb	r0, r4, r7
    ce7c:	b	bcc8 <close@plt+0x339c>
    ce80:	cmp	r6, #3
    ce84:	strb	r9, [sp, #264]	; 0x108
    ce88:	strb	r1, [sp, #265]	; 0x109
    ce8c:	movne	r4, #0
    ce90:	moveq	r5, r2
    ce94:	moveq	sl, #24
    ce98:	strbeq	r5, [sp, #266]	; 0x10a
    ce9c:	moveq	r4, #8
    cea0:	movne	sl, #16
    cea4:	movne	r5, r4
    cea8:	b	b470 <close@plt+0x2b44>
    ceac:	ldr	r6, [sp, #52]	; 0x34
    ceb0:	mov	r3, #0
    ceb4:	strb	r3, [sp, #264]	; 0x108
    ceb8:	strb	r3, [sp, #265]	; 0x109
    cebc:	strb	r0, [r6]
    cec0:	ldrb	r9, [r4]
    cec4:	strb	r3, [sp, #266]	; 0x10a
    cec8:	strb	r3, [sp, #267]	; 0x10b
    cecc:	lsl	r8, r9, #6
    ced0:	strb	r8, [r6, #1]
    ced4:	ldrb	ip, [r4, #1]
    ced8:	strb	r3, [sp, #268]	; 0x10c
    cedc:	and	r5, ip, #3
    cee0:	strb	r3, [sp, #269]	; 0x10d
    cee4:	strb	r3, [sp, #270]	; 0x10e
    cee8:	orr	fp, r8, r5, lsl #4
    ceec:	strb	r3, [sp, #271]	; 0x10f
    cef0:	strb	r3, [sp, #272]	; 0x110
    cef4:	uxtb	r7, fp
    cef8:	strb	r7, [r6, #1]
    cefc:	ldr	r1, [r4, #4]
    cf00:	strb	r3, [sp, #273]	; 0x111
    cf04:	and	sl, r1, #3
    cf08:	strb	r3, [sp, #274]	; 0x112
    cf0c:	orr	r9, r7, sl, lsl #2
    cf10:	strb	r9, [r6, #1]
    cf14:	ldr	r0, [r4, #12]
    cf18:	and	r3, r0, #1
    cf1c:	orr	r8, r9, r3, lsl #1
    cf20:	strb	r8, [r6, #1]
    cf24:	ldrb	r1, [r4, #18]
    cf28:	strb	r1, [r6, #2]
    cf2c:	ldr	fp, [r4, #4]
    cf30:	cmp	fp, #1
    cf34:	bls	d6bc <close@plt+0x4d90>
    cf38:	sub	r6, fp, #2
    cf3c:	cmp	r6, #1
    cf40:	bls	d680 <close@plt+0x4d54>
    cf44:	mov	fp, #0
    cf48:	strb	r8, [sp, #264]	; 0x108
    cf4c:	strb	r1, [sp, #265]	; 0x109
    cf50:	mov	r8, fp
    cf54:	mov	r2, fp
    cf58:	mov	r1, #16
    cf5c:	ldr	r7, [sp, #32]
    cf60:	add	r9, r1, #4
    cf64:	add	r4, sp, #280	; 0x118
    cf68:	add	r0, r8, #12
    cf6c:	add	r8, r4, r9, asr #3
    cf70:	cmp	r0, #16
    cf74:	ldr	sl, [r7, #32]
    cf78:	ldr	lr, [r7, #36]	; 0x24
    cf7c:	and	r3, sl, #15
    cf80:	ldr	r9, [sp, #52]	; 0x34
    cf84:	orr	r6, r3, r2, lsl #4
    cf88:	orr	r2, r3, fp, lsl #4
    cf8c:	and	fp, lr, #15
    cf90:	strb	r2, [sp, #266]	; 0x10a
    cf94:	ldr	r2, [r7, #40]	; 0x28
    cf98:	orr	r5, fp, r6, lsl #4
    cf9c:	ldrb	ip, [r8, #-16]
    cfa0:	add	r6, r9, #4
    cfa4:	and	sl, r2, #15
    cfa8:	orr	r3, sl, r5, lsl #4
    cfac:	orr	lr, fp, ip, lsl #4
    cfb0:	strb	lr, [r8, #-16]
    cfb4:	ldrb	r8, [sp, #267]	; 0x10b
    cfb8:	bne	cfd4 <close@plt+0x46a8>
    cfbc:	lsr	r0, r3, #8
    cfc0:	strb	r3, [r9, #5]
    cfc4:	strb	r0, [r9, #4]
    cfc8:	add	r6, r9, #6
    cfcc:	ldr	r2, [r7, #40]	; 0x28
    cfd0:	mov	r0, #0
    cfd4:	ldr	r7, [sp, #32]
    cfd8:	add	fp, r1, #12
    cfdc:	add	r4, r0, #4
    cfe0:	add	r9, sp, #280	; 0x118
    cfe4:	and	sl, r2, #15
    cfe8:	cmp	r4, #15
    cfec:	ldr	ip, [r7, #44]	; 0x2c
    cff0:	add	r2, r9, fp, asr #3
    cff4:	orr	lr, sl, r8, lsl #4
    cff8:	strb	lr, [sp, #267]	; 0x10b
    cffc:	and	fp, ip, #15
    d000:	ldrb	r8, [r2, #-16]
    d004:	orr	r5, fp, r3, lsl #4
    d008:	bhi	d654 <close@plt+0x4d28>
    d00c:	mov	r9, ip
    d010:	ands	fp, r1, #4
    d014:	and	r1, r9, #15
    d018:	orr	lr, r1, r8, lsl #4
    d01c:	strb	lr, [r2, #-16]
    d020:	ldrbne	r2, [sp, #268]	; 0x10c
    d024:	rsbne	r8, fp, #8
    d028:	lslne	r7, r2, r8
    d02c:	strbne	r7, [sp, #268]	; 0x10c
    d030:	ldrb	ip, [sp, #264]	; 0x108
    d034:	cmp	fp, #0
    d038:	ldr	r3, [pc, #-3716]	; c1bc <close@plt+0x3890>
    d03c:	eor	sl, ip, #15
    d040:	ldrb	r9, [sp, #265]	; 0x109
    d044:	add	r0, pc, r3
    d048:	ldrb	r8, [sp, #266]	; 0x10a
    d04c:	add	lr, r0, sl
    d050:	ldrb	r1, [sp, #267]	; 0x10b
    d054:	ldrb	r2, [sp, #268]	; 0x10c
    d058:	ldrb	r7, [lr, #192]	; 0xc0
    d05c:	eor	ip, r7, r9
    d060:	add	r3, r0, ip
    d064:	ldrb	sl, [r3, #192]	; 0xc0
    d068:	eor	r9, sl, r8
    d06c:	add	lr, r0, r9
    d070:	ldrb	r8, [lr, #192]	; 0xc0
    d074:	eor	r1, r8, r1
    d078:	add	r0, r0, r1
    d07c:	ldrb	r3, [r0, #192]	; 0xc0
    d080:	beq	d1ec <close@plt+0x48c0>
    d084:	eor	r7, r2, r3
    d088:	lsl	ip, r3, #1
    d08c:	lsrs	r1, r7, #7
    d090:	lsl	r2, r2, #1
    d094:	mov	r1, #1
    d098:	uxtb	r3, ip
    d09c:	moveq	sl, #0
    d0a0:	movne	sl, #29
    d0a4:	cmp	r1, fp
    d0a8:	uxtb	r2, r2
    d0ac:	eor	r3, sl, r3
    d0b0:	mov	r9, #3
    d0b4:	beq	d1ec <close@plt+0x48c0>
    d0b8:	cmp	r9, #0
    d0bc:	beq	d150 <close@plt+0x4824>
    d0c0:	cmp	r9, #1
    d0c4:	beq	d120 <close@plt+0x47f4>
    d0c8:	cmp	r9, #2
    d0cc:	beq	d0f8 <close@plt+0x47cc>
    d0d0:	eor	lr, r2, r3
    d0d4:	lsl	r8, r3, #1
    d0d8:	lsrs	r1, lr, #7
    d0dc:	lsl	r0, r2, #1
    d0e0:	uxtb	r7, r8
    d0e4:	mov	r1, #2
    d0e8:	moveq	ip, #0
    d0ec:	movne	ip, #29
    d0f0:	uxtb	r2, r0
    d0f4:	eor	r3, ip, r7
    d0f8:	eor	sl, r2, r3
    d0fc:	lsl	r3, r3, #1
    d100:	lsrs	ip, sl, #7
    d104:	lsl	r2, r2, #1
    d108:	uxtb	r9, r3
    d10c:	add	r1, r1, #1
    d110:	moveq	lr, #0
    d114:	movne	lr, #29
    d118:	uxtb	r2, r2
    d11c:	eor	r3, lr, r9
    d120:	eor	r8, r2, r3
    d124:	lsl	r0, r3, #1
    d128:	lsrs	ip, r8, #7
    d12c:	add	r1, r1, #1
    d130:	lsl	r7, r2, #1
    d134:	uxtb	sl, r0
    d138:	moveq	ip, #0
    d13c:	movne	ip, #29
    d140:	cmp	r1, fp
    d144:	uxtb	r2, r7
    d148:	eor	r3, ip, sl
    d14c:	beq	d1ec <close@plt+0x48c0>
    d150:	eor	r9, r2, r3
    d154:	lsl	lr, r3, #1
    d158:	lsrs	ip, r9, #7
    d15c:	lsl	r8, r2, #1
    d160:	uxtb	r0, lr
    d164:	add	r1, r1, #4
    d168:	moveq	r7, #0
    d16c:	movne	r7, #29
    d170:	eor	ip, r7, r0
    d174:	uxtb	sl, r8
    d178:	eor	r3, sl, ip
    d17c:	lsl	r2, ip, #1
    d180:	lsrs	lr, r3, #7
    d184:	lsl	r9, sl, #1
    d188:	uxtb	lr, r2
    d18c:	moveq	r8, #0
    d190:	movne	r8, #29
    d194:	eor	r0, r8, lr
    d198:	uxtb	r7, r9
    d19c:	eor	ip, r7, r0
    d1a0:	lsl	sl, r0, #1
    d1a4:	lsrs	ip, ip, #7
    d1a8:	lsl	r3, r7, #1
    d1ac:	uxtb	r9, sl
    d1b0:	uxtb	r2, r3
    d1b4:	moveq	lr, #0
    d1b8:	movne	lr, #29
    d1bc:	eor	r8, lr, r9
    d1c0:	eor	r0, r2, r8
    d1c4:	lsl	r7, r2, #1
    d1c8:	lsrs	ip, r0, #7
    d1cc:	lsl	sl, r8, #1
    d1d0:	uxtb	r2, r7
    d1d4:	moveq	ip, #0
    d1d8:	movne	ip, #29
    d1dc:	cmp	r1, fp
    d1e0:	uxtb	r3, sl
    d1e4:	eor	r3, ip, r3
    d1e8:	bne	d150 <close@plt+0x4824>
    d1ec:	ldr	fp, [sp, #52]	; 0x34
    d1f0:	add	r1, sp, #72	; 0x48
    d1f4:	ldr	r0, [sp, #32]
    d1f8:	strb	r3, [fp, #3]
    d1fc:	bl	92f8 <close@plt+0x9cc>
    d200:	ldr	r1, [sp, #32]
    d204:	ldr	fp, [sp, #32]
    d208:	mov	r3, #1
    d20c:	ldr	sl, [sp, #72]	; 0x48
    d210:	ldrb	r2, [r1, #2]
    d214:	lsl	r9, r3, sl
    d218:	ldr	r8, [sp, #76]	; 0x4c
    d21c:	sub	r9, r9, #1
    d220:	str	r9, [sp, #28]
    d224:	str	r2, [sp, #36]	; 0x24
    d228:	lsl	r0, r3, r8
    d22c:	ldr	r2, [fp, #32]
    d230:	sub	r0, r0, #1
    d234:	ldr	fp, [sp, #32]
    d238:	ldr	r7, [sp, #80]	; 0x50
    d23c:	str	r2, [sp, #16]
    d240:	ldr	fp, [fp, #36]	; 0x24
    d244:	lsl	r1, r3, r7
    d248:	ldr	ip, [sp, #84]	; 0x54
    d24c:	sub	r1, r1, #1
    d250:	str	r0, [sp, #48]	; 0x30
    d254:	str	fp, [sp, #20]
    d258:	lsl	r2, r3, ip
    d25c:	ldr	fp, [sp, #32]
    d260:	sub	r2, r2, #1
    d264:	ldr	r0, [sp, #36]	; 0x24
    d268:	str	r1, [sp, #60]	; 0x3c
    d26c:	ldr	r9, [fp, #40]	; 0x28
    d270:	cmp	r0, #0
    d274:	ldr	fp, [sp, #32]
    d278:	str	r2, [sp, #68]	; 0x44
    d27c:	str	r9, [sp, #24]
    d280:	ldr	r9, [fp, #44]	; 0x2c
    d284:	ldr	fp, [sp, #16]
    d288:	str	r9, [sp, #12]
    d28c:	rsb	r0, fp, #15
    d290:	ldr	r9, [sp, #20]
    d294:	add	r1, fp, #16
    d298:	lsl	r1, r3, r1
    d29c:	str	r1, [sp, #36]	; 0x24
    d2a0:	rsb	r2, r9, #15
    d2a4:	add	fp, r9, #16
    d2a8:	ldr	r9, [sp, #28]
    d2ac:	lsl	fp, r3, fp
    d2b0:	lsl	r0, r9, r0
    d2b4:	ldr	r9, [sp, #24]
    d2b8:	str	r0, [sp, #28]
    d2bc:	rsb	r0, r9, #15
    d2c0:	add	r9, r9, #16
    d2c4:	str	r9, [sp, #64]	; 0x40
    d2c8:	ldr	r9, [sp, #28]
    d2cc:	str	r9, [sp, #136]	; 0x88
    d2d0:	ldr	r9, [sp, #48]	; 0x30
    d2d4:	lsl	r2, r9, r2
    d2d8:	str	r2, [sp, #40]	; 0x28
    d2dc:	ldr	r1, [sp, #12]
    d2e0:	str	fp, [sp, #44]	; 0x2c
    d2e4:	rsb	r9, r1, #15
    d2e8:	add	r2, r1, #16
    d2ec:	ldr	r1, [sp, #36]	; 0x24
    d2f0:	ldr	fp, [sp, #60]	; 0x3c
    d2f4:	str	r1, [sp, #200]	; 0xc8
    d2f8:	ldr	r1, [sp, #40]	; 0x28
    d2fc:	lsl	r0, fp, r0
    d300:	str	r0, [sp, #48]	; 0x30
    d304:	ldr	r0, [sp, #48]	; 0x30
    d308:	str	r1, [sp, #140]	; 0x8c
    d30c:	ldr	r1, [sp, #44]	; 0x2c
    d310:	ldr	fp, [sp, #64]	; 0x40
    d314:	str	r0, [sp, #144]	; 0x90
    d318:	str	r1, [sp, #204]	; 0xcc
    d31c:	lsl	fp, r3, fp
    d320:	ldr	r1, [sp, #68]	; 0x44
    d324:	lsl	r3, r3, r2
    d328:	str	fp, [sp, #208]	; 0xd0
    d32c:	str	r3, [sp, #60]	; 0x3c
    d330:	lsl	r9, r1, r9
    d334:	str	r9, [sp, #148]	; 0x94
    d338:	beq	d494 <close@plt+0x4b68>
    d33c:	ldr	lr, [sp, #32]
    d340:	mov	r0, #0
    d344:	str	fp, [sp, #68]	; 0x44
    d348:	str	r9, [sp, #64]	; 0x40
    d34c:	mov	r1, lr
    d350:	cmp	sl, #0
    d354:	beq	d39c <close@plt+0x4a70>
    d358:	ldr	r2, [lr, #96]	; 0x60
    d35c:	add	r4, r4, sl
    d360:	ldr	fp, [sp, #36]	; 0x24
    d364:	cmp	r4, #15
    d368:	ldr	r3, [sp, #28]
    d36c:	add	r9, fp, r2
    d370:	umull	r2, r3, r9, r3
    d374:	orr	r5, r3, r5, lsl sl
    d378:	bls	d39c <close@plt+0x4a70>
    d37c:	sub	r2, r4, #8
    d380:	mov	fp, r6
    d384:	sub	r4, r4, #16
    d388:	lsr	r9, r5, r2
    d38c:	lsr	r3, r5, r4
    d390:	strb	r9, [fp], #2
    d394:	strb	r3, [r6, #1]
    d398:	mov	r6, fp
    d39c:	cmp	r8, #0
    d3a0:	beq	d3e8 <close@plt+0x4abc>
    d3a4:	ldr	r2, [lr, #100]	; 0x64
    d3a8:	add	r4, r4, r8
    d3ac:	ldr	fp, [sp, #44]	; 0x2c
    d3b0:	cmp	r4, #15
    d3b4:	ldr	r3, [sp, #40]	; 0x28
    d3b8:	add	r9, fp, r2
    d3bc:	umull	r2, r3, r9, r3
    d3c0:	orr	r5, r3, r5, lsl r8
    d3c4:	bls	d3e8 <close@plt+0x4abc>
    d3c8:	sub	r2, r4, #8
    d3cc:	mov	fp, r6
    d3d0:	sub	r4, r4, #16
    d3d4:	lsr	r9, r5, r2
    d3d8:	lsr	r3, r5, r4
    d3dc:	strb	r9, [fp], #2
    d3e0:	strb	r3, [r6, #1]
    d3e4:	mov	r6, fp
    d3e8:	cmp	r7, #0
    d3ec:	beq	d434 <close@plt+0x4b08>
    d3f0:	ldr	r2, [lr, #104]	; 0x68
    d3f4:	add	r4, r4, r7
    d3f8:	ldr	fp, [sp, #68]	; 0x44
    d3fc:	cmp	r4, #15
    d400:	ldr	r3, [sp, #48]	; 0x30
    d404:	add	r9, fp, r2
    d408:	umull	r2, r3, r9, r3
    d40c:	orr	r5, r3, r5, lsl r7
    d410:	bls	d434 <close@plt+0x4b08>
    d414:	sub	r2, r4, #8
    d418:	mov	fp, r6
    d41c:	sub	r4, r4, #16
    d420:	lsr	r9, r5, r2
    d424:	lsr	r3, r5, r4
    d428:	strb	r9, [fp], #2
    d42c:	strb	r3, [r6, #1]
    d430:	mov	r6, fp
    d434:	cmp	ip, #0
    d438:	beq	d480 <close@plt+0x4b54>
    d43c:	ldr	r2, [lr, #108]	; 0x6c
    d440:	add	r4, r4, ip
    d444:	ldr	fp, [sp, #60]	; 0x3c
    d448:	cmp	r4, #15
    d44c:	ldr	r3, [sp, #64]	; 0x40
    d450:	add	r9, fp, r2
    d454:	umull	r2, r3, r9, r3
    d458:	orr	r5, r3, r5, lsl ip
    d45c:	bls	d480 <close@plt+0x4b54>
    d460:	sub	r2, r4, #8
    d464:	mov	fp, r6
    d468:	sub	r4, r4, #16
    d46c:	lsr	r9, r5, r2
    d470:	lsr	r3, r5, r4
    d474:	strb	r9, [fp], #2
    d478:	strb	r3, [r6, #1]
    d47c:	mov	r6, fp
    d480:	ldrb	r2, [r1, #2]
    d484:	add	r0, r0, #1
    d488:	add	lr, lr, #64	; 0x40
    d48c:	cmp	r0, r2
    d490:	blt	d350 <close@plt+0x4a24>
    d494:	cmp	r4, #7
    d498:	bls	d5c8 <close@plt+0x4c9c>
    d49c:	sub	r3, r4, #8
    d4a0:	mov	lr, r6
    d4a4:	cmp	r3, #7
    d4a8:	lsr	r8, r5, r3
    d4ac:	ubfx	sl, r3, #3, #3
    d4b0:	strb	r8, [lr], #1
    d4b4:	bls	d5b8 <close@plt+0x4c8c>
    d4b8:	cmp	sl, #0
    d4bc:	beq	d548 <close@plt+0x4c1c>
    d4c0:	cmp	sl, #1
    d4c4:	beq	d534 <close@plt+0x4c08>
    d4c8:	cmp	sl, #2
    d4cc:	beq	d528 <close@plt+0x4bfc>
    d4d0:	cmp	sl, #3
    d4d4:	beq	d51c <close@plt+0x4bf0>
    d4d8:	cmp	sl, #4
    d4dc:	beq	d510 <close@plt+0x4be4>
    d4e0:	cmp	sl, #5
    d4e4:	beq	d504 <close@plt+0x4bd8>
    d4e8:	cmp	sl, #6
    d4ec:	subne	r3, r3, #8
    d4f0:	lsrne	sl, r5, r3
    d4f4:	sub	r3, r3, #8
    d4f8:	strbne	sl, [lr], #1
    d4fc:	lsr	r7, r5, r3
    d500:	strb	r7, [lr], #1
    d504:	sub	r3, r3, #8
    d508:	lsr	ip, r5, r3
    d50c:	strb	ip, [lr], #1
    d510:	sub	r3, r3, #8
    d514:	lsr	r0, r5, r3
    d518:	strb	r0, [lr], #1
    d51c:	sub	r3, r3, #8
    d520:	lsr	r1, r5, r3
    d524:	strb	r1, [lr], #1
    d528:	sub	r3, r3, #8
    d52c:	lsr	fp, r5, r3
    d530:	strb	fp, [lr], #1
    d534:	sub	r3, r3, #8
    d538:	cmp	r3, #7
    d53c:	lsr	r9, r5, r3
    d540:	strb	r9, [lr], #1
    d544:	bls	d5b8 <close@plt+0x4c8c>
    d548:	sub	sl, r3, #16
    d54c:	mov	r1, lr
    d550:	sub	r2, r3, #8
    d554:	sub	r8, r3, #24
    d558:	sub	fp, r3, #32
    d55c:	sub	ip, r3, #40	; 0x28
    d560:	sub	r7, r3, #48	; 0x30
    d564:	lsr	r9, r5, sl
    d568:	sub	sl, r3, #56	; 0x38
    d56c:	sub	r3, r3, #64	; 0x40
    d570:	lsr	r0, r5, r2
    d574:	add	lr, lr, #8
    d578:	strb	r0, [r1], #1
    d57c:	lsr	r2, r5, r8
    d580:	strb	r9, [r1]
    d584:	lsr	r8, r5, ip
    d588:	lsr	r1, r5, fp
    d58c:	strb	r2, [lr, #-6]
    d590:	strb	r1, [lr, #-5]
    d594:	lsr	fp, r5, r7
    d598:	strb	r8, [lr, #-4]
    d59c:	lsr	ip, r5, sl
    d5a0:	strb	fp, [lr, #-3]
    d5a4:	cmp	r3, #7
    d5a8:	strb	ip, [lr, #-2]
    d5ac:	lsr	r7, r5, r3
    d5b0:	strb	r7, [lr, #-1]
    d5b4:	bhi	d548 <close@plt+0x4c1c>
    d5b8:	sub	lr, r4, #8
    d5bc:	and	r4, r4, #7
    d5c0:	add	r6, r6, lr, lsr #3
    d5c4:	add	r6, r6, #1
    d5c8:	cmp	r4, #0
    d5cc:	rsbne	r4, r4, #8
    d5d0:	lslne	r5, r5, r4
    d5d4:	strbne	r5, [r6]
    d5d8:	ldr	r5, [sp, #52]	; 0x34
    d5dc:	addne	r6, r6, #1
    d5e0:	rsb	r0, r5, r6
    d5e4:	b	bcc8 <close@plt+0x339c>
    d5e8:	cmp	r7, #3
    d5ec:	strb	r9, [sp, #264]	; 0x108
    d5f0:	strb	r8, [sp, #265]	; 0x109
    d5f4:	movne	r6, #0
    d5f8:	moveq	r5, #24
    d5fc:	strbeq	r2, [sp, #266]	; 0x10a
    d600:	moveq	r6, #8
    d604:	movne	r5, #16
    d608:	movne	r2, r6
    d60c:	b	bff4 <close@plt+0x36c8>
    d610:	ldr	r6, [sp, #32]
    d614:	ldrb	ip, [r6, #18]
    d618:	cmp	ip, #128	; 0x80
    d61c:	bgt	c180 <close@plt+0x3854>
    d620:	cmp	r0, #3
    d624:	strb	fp, [sp, #264]	; 0x108
    d628:	strb	r1, [sp, #265]	; 0x109
    d62c:	movne	ip, #0
    d630:	moveq	r6, r2
    d634:	uxtbeq	ip, r6
    d638:	moveq	r5, #20
    d63c:	moveq	r4, #4
    d640:	strbeq	ip, [sp, #266]	; 0x10a
    d644:	movne	r5, #16
    d648:	movne	r4, ip
    d64c:	movne	r6, ip
    d650:	b	bdac <close@plt+0x3480>
    d654:	ldr	sl, [sp, #32]
    d658:	sub	r7, r0, #4
    d65c:	mov	r3, r6
    d660:	sub	r4, r0, #12
    d664:	lsr	ip, r5, r7
    d668:	lsr	r0, r5, r4
    d66c:	strb	ip, [r3], #2
    d670:	strb	r0, [r6, #1]
    d674:	mov	r6, r3
    d678:	ldr	r9, [sl, #44]	; 0x2c
    d67c:	b	d010 <close@plt+0x46e4>
    d680:	ldr	ip, [sp, #32]
    d684:	ldrb	r5, [ip, #18]
    d688:	cmp	r5, #128	; 0x80
    d68c:	bgt	c180 <close@plt+0x3854>
    d690:	cmp	fp, #3
    d694:	strb	r8, [sp, #264]	; 0x108
    d698:	strb	r1, [sp, #265]	; 0x109
    d69c:	uxtbeq	fp, r2
    d6a0:	movne	fp, #0
    d6a4:	moveq	r1, #20
    d6a8:	moveq	r8, #4
    d6ac:	movne	r1, #16
    d6b0:	movne	r8, fp
    d6b4:	movne	r2, fp
    d6b8:	b	cf5c <close@plt+0x4630>
    d6bc:	ldrb	r4, [r4, #18]
    d6c0:	cmp	r4, #64	; 0x40
    d6c4:	ble	cf38 <close@plt+0x460c>
    d6c8:	b	c180 <close@plt+0x3854>
    d6cc:	bl	8848 <__stack_chk_fail@plt>
    d6d0:	push	{r4, lr}
    d6d4:	subs	r4, r0, #0
    d6d8:	beq	d748 <close@plt+0x4e1c>
    d6dc:	mov	r1, #0
    d6e0:	mov	r2, #20
    d6e4:	bl	88f0 <memset@plt>
    d6e8:	movw	r0, #5567	; 0x15bf
    d6ec:	bl	8884 <malloc@plt>
    d6f0:	cmp	r0, #0
    d6f4:	str	r0, [r4, #16]
    d6f8:	beq	d750 <close@plt+0x4e24>
    d6fc:	add	r0, r0, #15
    d700:	mov	r1, #0
    d704:	bic	r0, r0, #15
    d708:	movw	r2, #5552	; 0x15b0
    d70c:	str	r0, [r4, #12]
    d710:	bl	88f0 <memset@plt>
    d714:	mov	r3, #0
    d718:	mov	ip, #2
    d71c:	mov	r0, r3
    d720:	strb	r3, [r4, #10]
    d724:	mov	r1, #1
    d728:	mov	r2, #3
    d72c:	mov	r3, #32
    d730:	strb	ip, [r4, #4]
    d734:	strb	ip, [r4, #7]
    d738:	strb	r1, [r4, #6]
    d73c:	strb	r2, [r4, #5]
    d740:	strb	r3, [r4, #9]
    d744:	pop	{r4, pc}
    d748:	mvn	r0, #4
    d74c:	pop	{r4, pc}
    d750:	mvn	r0, #11
    d754:	pop	{r4, pc}
    d758:	push	{r4, lr}
    d75c:	subs	r4, r0, #0
    d760:	popeq	{r4, pc}
    d764:	ldr	r0, [r4, #16]
    d768:	bl	8830 <free@plt>
    d76c:	mov	r0, r4
    d770:	mov	r1, #0
    d774:	mov	r2, #20
    d778:	pop	{r4, lr}
    d77c:	b	88f0 <memset@plt>
    d780:	ldr	r3, [r0, #12]
    d784:	ldr	r2, [r3]
    d788:	cmp	r2, #0
    d78c:	ldrb	r2, [r0, #9]
    d790:	beq	d7a0 <close@plt+0x4e74>
    d794:	ldrb	r1, [r3, #34]	; 0x22
    d798:	cmp	r1, r2
    d79c:	beq	d80c <close@plt+0x4ee0>
    d7a0:	ldrb	ip, [r0, #6]
    d7a4:	ldrb	r1, [r0, #5]
    d7a8:	cmp	ip, #0
    d7ac:	ldrb	r3, [r0, #7]
    d7b0:	add	r1, r1, #1
    d7b4:	moveq	ip, #16
    d7b8:	movne	ip, #32
    d7bc:	moveq	r0, #4
    d7c0:	movne	r0, #8
    d7c4:	lsl	r1, r1, #2
    d7c8:	cmp	r3, #0
    d7cc:	uxtb	r1, r1
    d7d0:	bne	d7ec <close@plt+0x4ec0>
    d7d4:	smulbb	r1, r1, r2
    d7d8:	asr	r3, ip, #3
    d7dc:	add	ip, r3, #4
    d7e0:	add	r2, r1, #7
    d7e4:	add	r0, ip, r2, lsr #3
    d7e8:	bx	lr
    d7ec:	cmp	r3, #3
    d7f0:	lsr	r3, ip, #2
    d7f4:	add	ip, r3, #4
    d7f8:	movne	r0, #0
    d7fc:	mla	r2, r1, r2, r0
    d800:	add	r0, r2, #7
    d804:	add	r0, ip, r0, asr #3
    d808:	bx	lr
    d80c:	ldrb	r0, [r3, #38]	; 0x26
    d810:	bx	lr
    d814:	push	{r3, lr}
    d818:	ldr	r3, [r0, #12]
    d81c:	ldr	r2, [r3]
    d820:	cmp	r2, #0
    d824:	bne	d868 <close@plt+0x4f3c>
    d828:	ldrb	r1, [r0, #5]
    d82c:	ldrb	r2, [r0, #6]
    d830:	add	r3, r1, #1
    d834:	cmp	r2, #0
    d838:	lsl	ip, r3, #2
    d83c:	moveq	r2, #4
    d840:	movne	r2, #8
    d844:	uxtb	ip, ip
    d848:	ldrb	r0, [r0, #4]
    d84c:	cmp	r0, #3
    d850:	addls	pc, pc, r0, lsl #2
    d854:	b	d8a8 <close@plt+0x4f7c>
    d858:	b	d890 <close@plt+0x4f64>
    d85c:	b	d874 <close@plt+0x4f48>
    d860:	b	d8a0 <close@plt+0x4f74>
    d864:	b	d898 <close@plt+0x4f6c>
    d868:	ldrb	r2, [r3, #33]	; 0x21
    d86c:	ldrb	ip, [r3, #18]
    d870:	b	d848 <close@plt+0x4f1c>
    d874:	mov	r1, #32000	; 0x7d00
    d878:	movw	lr, #16960	; 0x4240
    d87c:	movt	lr, #15
    d880:	mul	r3, lr, ip
    d884:	mul	r0, r2, r3
    d888:	bl	136b8 <close@plt+0xad8c>
    d88c:	pop	{r3, pc}
    d890:	mov	r1, #16000	; 0x3e80
    d894:	b	d878 <close@plt+0x4f4c>
    d898:	movw	r1, #48000	; 0xbb80
    d89c:	b	d878 <close@plt+0x4f4c>
    d8a0:	movw	r1, #44100	; 0xac44
    d8a4:	b	d878 <close@plt+0x4f4c>
    d8a8:	mov	r0, #0
    d8ac:	pop	{r3, pc}
    d8b0:	ldr	r3, [r0, #12]
    d8b4:	ldr	r2, [r3]
    d8b8:	cmp	r2, #0
    d8bc:	bne	d8fc <close@plt+0x4fd0>
    d8c0:	ldrb	r3, [r0, #6]
    d8c4:	ldrb	r2, [r0, #5]
    d8c8:	ldrb	ip, [r0, #7]
    d8cc:	cmp	r3, #0
    d8d0:	add	r1, r2, #1
    d8d4:	moveq	r0, #4
    d8d8:	movne	r0, #8
    d8dc:	cmp	ip, #0
    d8e0:	lsl	r1, r1, #2
    d8e4:	movne	ip, #2
    d8e8:	moveq	ip, #1
    d8ec:	mul	r0, r0, r1
    d8f0:	mul	ip, ip, r0
    d8f4:	lsl	r0, ip, #1
    d8f8:	bx	lr
    d8fc:	ldrb	r1, [r3, #18]
    d900:	ldrb	ip, [r3, #24]
    d904:	ldrb	r0, [r3, #33]	; 0x21
    d908:	b	d8ec <close@plt+0x4fc0>
    d90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d910:	sub	sp, sp, #244	; 0xf4
    d914:	ldr	ip, [pc, #3408]	; e66c <close@plt+0x5d40>
    d918:	mov	sl, r1
    d91c:	str	r0, [sp, #68]	; 0x44
    d920:	ldr	r0, [pc, #3400]	; e670 <close@plt+0x5d44>
    d924:	add	r5, pc, ip
    d928:	str	r3, [sp, #72]	; 0x48
    d92c:	ldr	r4, [sp, #68]	; 0x44
    d930:	mov	r3, r5
    d934:	ldr	r0, [r5, r0]
    d938:	ldr	r5, [sp, #284]	; 0x11c
    d93c:	cmp	r1, #0
    d940:	cmpne	r4, #0
    d944:	ldr	r3, [r0]
    d948:	movne	r1, #0
    d94c:	moveq	r1, #1
    d950:	str	r0, [sp, #92]	; 0x5c
    d954:	str	r5, [sp, #88]	; 0x58
    d958:	str	r3, [sp, #236]	; 0xec
    d95c:	beq	f480 <close@plt+0x6b54>
    d960:	cmp	r2, #3
    d964:	strb	r1, [sp, #224]	; 0xe0
    d968:	strb	r1, [sp, #225]	; 0xe1
    d96c:	strb	r1, [sp, #226]	; 0xe2
    d970:	strb	r1, [sp, #227]	; 0xe3
    d974:	strb	r1, [sp, #228]	; 0xe4
    d978:	strb	r1, [sp, #229]	; 0xe5
    d97c:	strb	r1, [sp, #230]	; 0xe6
    d980:	strb	r1, [sp, #231]	; 0xe7
    d984:	strb	r1, [sp, #232]	; 0xe8
    d988:	strb	r1, [sp, #233]	; 0xe9
    d98c:	strb	r1, [sp, #234]	; 0xea
    d990:	ldr	r8, [r4, #12]
    d994:	bls	dcb8 <close@plt+0x538c>
    d998:	ldrb	r6, [sl]
    d99c:	cmp	r6, #156	; 0x9c
    d9a0:	bne	f488 <close@plt+0x6b5c>
    d9a4:	ldrb	r7, [sl, #1]
    d9a8:	lsr	ip, r7, #6
    d9ac:	strb	ip, [r8, #16]
    d9b0:	ldrb	r0, [sl, #1]
    d9b4:	ubfx	r4, r0, #4, #2
    d9b8:	strb	r4, [r8, #17]
    d9bc:	cmp	r4, #2
    d9c0:	beq	f468 <close@plt+0x6b3c>
    d9c4:	cmp	r4, #3
    d9c8:	beq	df08 <close@plt+0x55dc>
    d9cc:	cmp	r4, #1
    d9d0:	movne	r4, #4
    d9d4:	moveq	r4, #8
    d9d8:	strb	r4, [r8, #18]
    d9dc:	ldrb	r6, [sl, #1]
    d9e0:	mov	r7, #2
    d9e4:	ubfx	r4, r6, #2, #2
    d9e8:	str	r4, [r8, #20]
    d9ec:	sub	ip, r4, #1
    d9f0:	cmp	ip, r7
    d9f4:	movhi	r7, #1
    d9f8:	strb	r7, [r8, #24]
    d9fc:	ldrb	r0, [sl, #1]
    da00:	ubfx	r1, r0, #1, #1
    da04:	str	r1, [r8, #28]
    da08:	ldrb	r3, [sl, #1]
    da0c:	and	r1, r3, #1
    da10:	strb	r1, [r8, #32]
    da14:	cmp	r1, #0
    da18:	movne	r1, #8
    da1c:	moveq	r1, #4
    da20:	strb	r1, [r8, #33]	; 0x21
    da24:	cmp	r4, #1
    da28:	ldrb	r0, [sl, #2]
    da2c:	mov	r7, r1
    da30:	strb	r0, [r8, #34]	; 0x22
    da34:	bls	f068 <close@plt+0x673c>
    da38:	sub	r6, r4, #2
    da3c:	cmp	r6, #1
    da40:	bls	f2e8 <close@plt+0x69bc>
    da44:	ldrb	r9, [sl, #2]
    da48:	lsl	r2, r2, #3
    da4c:	str	r2, [sp, #20]
    da50:	mov	r3, #16
    da54:	ldrb	r0, [sl, #1]
    da58:	mov	fp, #32
    da5c:	strb	r9, [sp, #225]	; 0xe1
    da60:	ldr	r9, [sp, #20]
    da64:	strb	r0, [sp, #224]	; 0xe0
    da68:	ldrb	r7, [r8, #24]
    da6c:	lsl	r4, r1, #2
    da70:	mla	r6, r7, r4, fp
    da74:	str	r7, [sp, #16]
    da78:	cmp	r6, r9
    da7c:	bhi	dcb8 <close@plt+0x538c>
    da80:	cmp	r7, #0
    da84:	beq	e68c <close@plt+0x5d60>
    da88:	add	r2, r8, #48	; 0x30
    da8c:	mov	r9, #0
    da90:	str	r8, [sp, #24]
    da94:	b	dbb0 <close@plt+0x5284>
    da98:	ldrb	r5, [sl, ip, lsr #3]
    da9c:	add	r7, sp, #240	; 0xf0
    daa0:	and	ip, ip, #7
    daa4:	add	r4, r7, r0, asr #3
    daa8:	rsb	r6, ip, #4
    daac:	and	r0, r0, #7
    dab0:	asr	r8, r5, r6
    dab4:	cmp	r1, #5
    dab8:	ldrb	r6, [r4, #-16]
    dabc:	and	r5, r8, #15
    dac0:	rsb	r0, r0, #4
    dac4:	str	r5, [r2, #16]
    dac8:	add	ip, fp, #20
    dacc:	orr	r5, r6, r5, lsl r0
    dad0:	add	r0, r3, #20
    dad4:	strb	r5, [r4, #-16]
    dad8:	beq	dca8 <close@plt+0x537c>
    dadc:	ldrb	r8, [sl, ip, lsr #3]
    dae0:	and	ip, ip, #7
    dae4:	rsb	r6, ip, #4
    dae8:	add	r7, r7, r0, asr #3
    daec:	and	r4, r0, #7
    daf0:	cmp	r1, #6
    daf4:	asr	r5, r8, r6
    daf8:	ldrb	r8, [r7, #-16]
    dafc:	and	r6, r5, #15
    db00:	rsb	r0, r4, #4
    db04:	str	r6, [r2, #20]
    db08:	add	ip, fp, #24
    db0c:	orr	r5, r8, r6, lsl r0
    db10:	add	r0, r3, #24
    db14:	strb	r5, [r7, #-16]
    db18:	beq	dca8 <close@plt+0x537c>
    db1c:	ldrb	r5, [sl, ip, lsr #3]
    db20:	and	r7, ip, #7
    db24:	rsb	r4, r7, #4
    db28:	add	r8, sp, #240	; 0xf0
    db2c:	and	r7, r0, #7
    db30:	cmp	r1, #8
    db34:	asr	r5, r5, r4
    db38:	add	r4, r8, r0, asr #3
    db3c:	and	r5, r5, #15
    db40:	rsb	r7, r7, #4
    db44:	ldrb	r6, [r4, #-16]
    db48:	add	fp, fp, #28
    db4c:	str	r5, [r2, #24]
    db50:	add	r3, r3, #28
    db54:	orr	r5, r6, r5, lsl r7
    db58:	strb	r5, [r4, #-16]
    db5c:	bne	db9c <close@plt+0x5270>
    db60:	ldrb	r8, [sl, fp, lsr #3]
    db64:	add	r4, sp, #240	; 0xf0
    db68:	and	fp, fp, #7
    db6c:	add	r4, r4, r3, asr #3
    db70:	rsb	r6, fp, #4
    db74:	and	r3, r3, #7
    db78:	add	fp, ip, #8
    db7c:	asr	ip, r8, r6
    db80:	ldrb	r7, [r4, #-16]
    db84:	and	r8, ip, #15
    db88:	rsb	r5, r3, #4
    db8c:	add	r3, r0, #8
    db90:	orr	r6, r7, r8, lsl r5
    db94:	str	r8, [r2, #28]
    db98:	strb	r6, [r4, #-16]
    db9c:	ldr	r4, [sp, #16]
    dba0:	add	r9, r9, #1
    dba4:	add	r2, r2, #32
    dba8:	cmp	r4, r9
    dbac:	ble	e688 <close@plt+0x5d5c>
    dbb0:	ldrb	r8, [sl, fp, lsr #3]
    dbb4:	and	r5, fp, #7
    dbb8:	rsb	ip, r5, #4
    dbbc:	add	r0, fp, #4
    dbc0:	and	r7, r3, #7
    dbc4:	cmp	r1, #4
    dbc8:	asr	r4, r8, ip
    dbcc:	and	ip, r0, #7
    dbd0:	and	r6, r4, #15
    dbd4:	str	r6, [r2]
    dbd8:	ldrb	r5, [sl, r0, lsr #3]
    dbdc:	add	r0, sp, #240	; 0xf0
    dbe0:	add	r0, r0, r3, asr #3
    dbe4:	rsb	r8, r7, #4
    dbe8:	rsb	r7, ip, #4
    dbec:	ldrb	ip, [r0, #-16]
    dbf0:	asr	r4, r5, r7
    dbf4:	add	r5, fp, #8
    dbf8:	and	r4, r4, #15
    dbfc:	orr	r7, ip, r6, lsl r8
    dc00:	add	r8, r3, #4
    dc04:	strb	r7, [r0, #-16]
    dc08:	and	ip, r5, #7
    dc0c:	str	r4, [r2, #4]
    dc10:	add	r0, sp, #240	; 0xf0
    dc14:	ldrb	r6, [sl, r5, lsr #3]
    dc18:	rsb	r5, ip, #4
    dc1c:	add	ip, r0, r8, asr #3
    dc20:	and	r8, r8, #7
    dc24:	rsb	r8, r8, #4
    dc28:	ldrb	r7, [ip, #-16]
    dc2c:	asr	r5, r6, r5
    dc30:	and	r0, r5, #15
    dc34:	add	r6, r3, #8
    dc38:	add	r5, fp, #12
    dc3c:	orr	r4, r7, r4, lsl r8
    dc40:	strb	r4, [ip, #-16]
    dc44:	add	ip, sp, #240	; 0xf0
    dc48:	add	ip, ip, r6, asr #3
    dc4c:	str	r0, [r2, #8]
    dc50:	ldrb	r7, [sl, r5, lsr #3]
    dc54:	and	r5, r5, #7
    dc58:	ldrb	r4, [ip, #-16]
    dc5c:	rsb	r8, r5, #4
    dc60:	and	r6, r6, #7
    dc64:	asr	r7, r7, r8
    dc68:	rsb	r6, r6, #4
    dc6c:	add	r8, r3, #12
    dc70:	orr	r0, r4, r0, lsl r6
    dc74:	strb	r0, [ip, #-16]
    dc78:	add	ip, sp, #240	; 0xf0
    dc7c:	add	r4, ip, r8, asr #3
    dc80:	and	r5, r7, #15
    dc84:	and	r6, r8, #7
    dc88:	str	r5, [r2, #12]
    dc8c:	ldrb	r8, [r4, #-16]
    dc90:	rsb	r7, r6, #4
    dc94:	add	ip, fp, #16
    dc98:	add	r0, r3, #16
    dc9c:	orr	r5, r8, r5, lsl r7
    dca0:	strb	r5, [r4, #-16]
    dca4:	bne	da98 <close@plt+0x516c>
    dca8:	mov	r3, r0
    dcac:	mov	fp, ip
    dcb0:	b	db9c <close@plt+0x5270>
    dcb4:	ldr	r8, [sp, #16]
    dcb8:	mvn	r1, #0
    dcbc:	str	r1, [sp, #76]	; 0x4c
    dcc0:	ldr	r1, [r8]
    dcc4:	cmp	r1, #0
    dcc8:	beq	f07c <close@plt+0x6750>
    dccc:	ldr	ip, [sp, #68]	; 0x44
    dcd0:	ldrb	r3, [r8, #34]	; 0x22
    dcd4:	ldr	r6, [sp, #72]	; 0x48
    dcd8:	ldrb	r2, [ip, #9]
    dcdc:	cmp	r2, r3
    dce0:	ldrne	r5, [sp, #76]	; 0x4c
    dce4:	strbne	r5, [r8, #38]	; 0x26
    dce8:	strbne	r3, [ip, #9]
    dcec:	cmp	r6, #0
    dcf0:	beq	f2e0 <close@plt+0x69b4>
    dcf4:	ldr	r5, [sp, #88]	; 0x58
    dcf8:	ldr	r4, [sp, #76]	; 0x4c
    dcfc:	cmp	r5, #0
    dd00:	movne	r3, #0
    dd04:	strne	r3, [r5]
    dd08:	cmp	r4, #0
    dd0c:	movle	r0, r4
    dd10:	ble	deec <close@plt+0x55c0>
    dd14:	ldrb	ip, [r8, #33]	; 0x21
    dd18:	cmp	ip, #4
    dd1c:	beq	df14 <close@plt+0x55e8>
    dd20:	cmp	ip, #8
    dd24:	bne	f43c <close@plt+0x6b10>
    dd28:	ldrb	r2, [r8, #24]
    dd2c:	cmp	r2, #0
    dd30:	beq	f4ec <close@plt+0x6bc0>
    dd34:	ldr	r0, [pc, #2360]	; e674 <close@plt+0x5d48>
    dd38:	add	fp, r8, #2672	; 0xa70
    dd3c:	add	sl, r8, #4032	; 0xfc0
    dd40:	str	fp, [sp, #80]	; 0x50
    dd44:	add	r9, pc, r0
    dd48:	ldrb	r0, [r8, #18]
    dd4c:	add	r3, r9, #1264	; 0x4f0
    dd50:	str	r9, [sp, #48]	; 0x30
    dd54:	ldr	r9, [pc, #2332]	; e678 <close@plt+0x5d4c>
    dd58:	add	r1, r8, #1152	; 0x480
    dd5c:	str	fp, [sp, #64]	; 0x40
    dd60:	add	r7, r3, #12
    dd64:	add	fp, pc, r9
    dd68:	str	fp, [sp, #32]
    dd6c:	mov	fp, r8
    dd70:	add	r6, sl, #4
    dd74:	add	r5, r1, #12
    dd78:	add	r4, r8, #16
    dd7c:	mov	ip, #0
    dd80:	str	r7, [sp, #44]	; 0x2c
    dd84:	str	r6, [sp, #24]
    dd88:	str	r5, [sp, #52]	; 0x34
    dd8c:	str	r4, [sp, #60]	; 0x3c
    dd90:	str	ip, [sp, #56]	; 0x38
    dd94:	cmp	r0, #0
    dd98:	beq	f454 <close@plt+0x6b28>
    dd9c:	ldr	r4, [sp, #56]	; 0x38
    dda0:	mov	r5, #170	; 0xaa
    dda4:	ldr	r8, [sp, #64]	; 0x40
    dda8:	mov	r6, #0
    ddac:	ldr	r1, [sp, #80]	; 0x50
    ddb0:	mul	ip, r5, r4
    ddb4:	rsb	sl, fp, r8
    ddb8:	ldr	r7, [sp, #60]	; 0x3c
    ddbc:	add	r1, sl, r1
    ddc0:	ldr	r2, [sp, #52]	; 0x34
    ddc4:	str	r6, [sp, #20]
    ddc8:	str	r7, [sp, #16]
    ddcc:	str	ip, [sp, #28]
    ddd0:	ldr	r9, [sp, #48]	; 0x30
    ddd4:	ldr	ip, [sp, #24]
    ddd8:	add	r0, r9, #764	; 0x2fc
    dddc:	ldr	sl, [sp, #44]	; 0x2c
    dde0:	b	de64 <close@plt+0x5538>
    dde4:	ldr	r3, [r0]
    dde8:	add	r0, r0, #32
    ddec:	ldr	r8, [r2]
    ddf0:	ldr	r5, [sp, #28]
    ddf4:	ldr	r6, [r0, #-36]	; 0xffffffdc
    ddf8:	add	r4, r5, r9
    ddfc:	ldr	r7, [r2, #-4]
    de00:	ldr	r5, [r0, #-40]	; 0xffffffd8
    de04:	ldr	r9, [r0, #-44]	; 0xffffffd4
    de08:	add	r4, fp, r4, lsl #2
    de0c:	mul	r3, r8, r3
    de10:	ldr	r8, [r0, #-48]	; 0xffffffd0
    de14:	mla	r3, r6, r7, r3
    de18:	ldr	r7, [r0, #-52]	; 0xffffffcc
    de1c:	ldr	r6, [r2, #-8]
    de20:	mla	r3, r5, r6, r3
    de24:	ldr	r6, [r0, #-56]	; 0xffffffc8
    de28:	ldr	r5, [r2, #-12]
    de2c:	mla	r3, r9, r5, r3
    de30:	ldr	r5, [r0, #-60]	; 0xffffffc4
    de34:	cmp	r0, sl
    de38:	ldr	r9, [r2, #-16]
    de3c:	mla	r3, r8, r9, r3
    de40:	ldr	r9, [r2, #-20]	; 0xffffffec
    de44:	ldr	r8, [r2, #-24]	; 0xffffffe8
    de48:	mla	r3, r7, r9, r3
    de4c:	ldr	r7, [r2, #-28]	; 0xffffffe4
    de50:	mla	r3, r6, r8, r3
    de54:	mla	r3, r5, r7, r3
    de58:	asr	r3, r3, #15
    de5c:	str	r3, [r4, #2676]	; 0xa74
    de60:	beq	e1bc <close@plt+0x5890>
    de64:	ldr	r3, [ip], #4
    de68:	subs	r9, r3, #1
    de6c:	strpl	r9, [ip, #-4]
    de70:	bpl	dde4 <close@plt+0x54b8>
    de74:	mov	r8, #159	; 0x9f
    de78:	str	r8, [ip, #-4]
    de7c:	ldr	r7, [r1, #-2668]	; 0xfffff594
    de80:	ldr	r6, [r1, #-2664]	; 0xfffff598
    de84:	ldr	r9, [r1, #-2660]	; 0xfffff59c
    de88:	str	r7, [r1, #-2028]	; 0xfffff814
    de8c:	str	r6, [r1, #-2024]	; 0xfffff818
    de90:	ldr	r5, [r1, #-2656]	; 0xfffff5a0
    de94:	ldr	r4, [r1, #-2652]	; 0xfffff5a4
    de98:	ldr	r3, [r1, #-2648]	; 0xfffff5a8
    de9c:	ldr	r8, [r1, #-2644]	; 0xfffff5ac
    dea0:	ldr	r7, [r1, #-2640]	; 0xfffff5b0
    dea4:	ldr	r6, [r1, #-2636]	; 0xfffff5b4
    dea8:	str	r9, [r1, #-2020]	; 0xfffff81c
    deac:	str	r5, [r1, #-2016]	; 0xfffff820
    deb0:	str	r4, [r1, #-2012]	; 0xfffff824
    deb4:	str	r3, [r1, #-2008]	; 0xfffff828
    deb8:	str	r8, [r1, #-2004]	; 0xfffff82c
    debc:	str	r7, [r1, #-2000]	; 0xfffff830
    dec0:	str	r6, [r1, #-1996]	; 0xfffff834
    dec4:	ldr	r9, [ip, #-4]
    dec8:	b	dde4 <close@plt+0x54b8>
    decc:	ldr	r5, [sp, #88]	; 0x58
    ded0:	cmp	r5, #0
    ded4:	beq	f2e0 <close@plt+0x69b4>
    ded8:	ldrb	r8, [r8, #24]
    dedc:	ldr	r0, [sp, #76]	; 0x4c
    dee0:	mul	r3, r3, r8
    dee4:	lsl	r2, r3, #1
    dee8:	str	r2, [r5]
    deec:	ldr	r6, [sp, #92]	; 0x5c
    def0:	ldr	fp, [sp, #236]	; 0xec
    def4:	ldr	r7, [r6]
    def8:	cmp	fp, r7
    defc:	bne	f4cc <close@plt+0x6ba0>
    df00:	add	sp, sp, #244	; 0xf4
    df04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    df08:	mov	r1, #16
    df0c:	strb	r1, [r8, #18]
    df10:	b	d9dc <close@plt+0x50b0>
    df14:	ldrb	r2, [r8, #24]
    df18:	cmp	r2, #0
    df1c:	beq	f4dc <close@plt+0x6bb0>
    df20:	ldr	fp, [pc, #1876]	; e67c <close@plt+0x5d50>
    df24:	add	r7, r8, #2672	; 0xa70
    df28:	add	sl, r7, #4
    df2c:	add	r1, r8, #4032	; 0xfc0
    df30:	add	r3, pc, fp
    df34:	str	r3, [sp, #56]	; 0x38
    df38:	add	r0, r3, #588	; 0x24c
    df3c:	str	r0, [sp, #60]	; 0x3c
    df40:	ldrb	r0, [r8, #18]
    df44:	add	ip, r8, #1136	; 0x470
    df48:	ldr	r3, [pc, #1840]	; e680 <close@plt+0x5d54>
    df4c:	add	r9, r1, #4
    df50:	add	r4, ip, #12
    df54:	add	r5, r8, #16
    df58:	mov	fp, #0
    df5c:	add	r1, pc, r3
    df60:	str	r9, [sp, #36]	; 0x24
    df64:	str	r4, [sp, #64]	; 0x40
    df68:	str	r5, [sp, #84]	; 0x54
    df6c:	str	fp, [sp, #80]	; 0x50
    df70:	str	r1, [sp, #40]	; 0x28
    df74:	str	r8, [sp, #48]	; 0x30
    df78:	cmp	r0, #0
    df7c:	beq	f44c <close@plt+0x6b20>
    df80:	ldr	r6, [sp, #84]	; 0x54
    df84:	mov	r9, sl
    df88:	ldr	fp, [sp, #64]	; 0x40
    df8c:	mov	r8, #0
    df90:	add	r7, sl, #320	; 0x140
    df94:	add	ip, sl, #32
    df98:	str	r6, [sp, #24]
    df9c:	str	r8, [sp, #28]
    dfa0:	str	r7, [sp, #52]	; 0x34
    dfa4:	str	ip, [sp, #32]
    dfa8:	ldr	sl, [sp, #56]	; 0x38
    dfac:	ldr	r2, [sp, #36]	; 0x24
    dfb0:	add	r3, sl, #460	; 0x1cc
    dfb4:	ldr	r8, [sp, #60]	; 0x3c
    dfb8:	ldr	sl, [sp, #52]	; 0x34
    dfbc:	b	e000 <close@plt+0x56d4>
    dfc0:	ldmdb	r3, {r4, r5}
    dfc4:	add	r3, r3, #16
    dfc8:	ldr	r7, [r3, #-16]
    dfcc:	ldr	ip, [r3, #-28]	; 0xffffffe4
    dfd0:	cmp	r3, r8
    dfd4:	ldr	r6, [fp]
    dfd8:	mul	r1, r6, r7
    dfdc:	ldr	r7, [fp, #-4]
    dfe0:	mla	r1, r5, r7, r1
    dfe4:	ldr	r5, [fp, #-8]
    dfe8:	mla	r1, r4, r5, r1
    dfec:	ldr	r4, [fp, #-12]
    dff0:	mla	r1, ip, r4, r1
    dff4:	asr	r6, r1, #15
    dff8:	str	r6, [r9, r0, lsl #2]
    dffc:	beq	e4b0 <close@plt+0x5b84>
    e000:	ldr	r4, [r2]
    e004:	sub	r0, r4, #1
    e008:	str	r0, [r2], #4
    e00c:	cmp	r0, #0
    e010:	bge	dfc0 <close@plt+0x5694>
    e014:	ldr	r7, [sp, #32]
    e018:	mov	r5, #79	; 0x4f
    e01c:	add	r1, r9, #16
    e020:	str	r5, [r2, #-4]
    e024:	ldr	r6, [r9]
    e028:	cmp	r1, r7
    e02c:	ldr	r0, [r9, #8]
    e030:	rsb	r4, r9, r7
    e034:	ldr	r5, [r9, #4]
    e038:	sub	r7, r4, #16
    e03c:	ldr	ip, [r9, #12]
    e040:	str	r6, [sl]
    e044:	ubfx	r6, r7, #4, #2
    e048:	str	r0, [sl, #8]
    e04c:	add	r0, sl, #16
    e050:	str	r5, [sl, #4]
    e054:	str	ip, [sl, #12]
    e058:	beq	e1ac <close@plt+0x5880>
    e05c:	cmp	r6, #0
    e060:	beq	e0f8 <close@plt+0x57cc>
    e064:	cmp	r6, #1
    e068:	beq	e0c4 <close@plt+0x5798>
    e06c:	cmp	r6, #2
    e070:	beq	e09c <close@plt+0x5770>
    e074:	ldr	r7, [r1]
    e078:	add	r0, r0, #16
    e07c:	ldr	r5, [r1, #4]
    e080:	add	r1, r1, #16
    e084:	ldr	r4, [r1, #-8]
    e088:	ldr	ip, [r1, #-4]
    e08c:	str	r7, [sl, #16]
    e090:	str	r5, [r0, #-12]
    e094:	str	r4, [r0, #-8]
    e098:	str	ip, [r0, #-4]
    e09c:	ldr	r6, [r1]
    e0a0:	add	r0, r0, #16
    e0a4:	ldr	r7, [r1, #4]
    e0a8:	add	r1, r1, #16
    e0ac:	ldr	r5, [r1, #-8]
    e0b0:	ldr	r4, [r1, #-4]
    e0b4:	str	r6, [r0, #-16]
    e0b8:	str	r7, [r0, #-12]
    e0bc:	str	r5, [r0, #-8]
    e0c0:	str	r4, [r0, #-4]
    e0c4:	ldr	r7, [sp, #32]
    e0c8:	add	r1, r1, #16
    e0cc:	ldr	r6, [r1, #-16]
    e0d0:	add	r0, r0, #16
    e0d4:	ldr	r5, [r1, #-12]
    e0d8:	ldr	r4, [r1, #-8]
    e0dc:	ldr	ip, [r1, #-4]
    e0e0:	cmp	r1, r7
    e0e4:	str	r6, [r0, #-16]
    e0e8:	str	r5, [r0, #-12]
    e0ec:	str	r4, [r0, #-8]
    e0f0:	str	ip, [r0, #-4]
    e0f4:	beq	e1ac <close@plt+0x5880>
    e0f8:	str	fp, [sp, #12]
    e0fc:	str	r9, [sp, #16]
    e100:	ldr	fp, [r1]
    e104:	mov	r4, r1
    e108:	ldr	r9, [r1, #4]
    e10c:	ldr	r6, [r1, #8]
    e110:	ldr	r5, [r1, #12]
    e114:	str	fp, [r0]
    e118:	str	r6, [r0, #8]
    e11c:	mov	r6, r1
    e120:	str	r5, [r0, #12]
    e124:	add	r1, r1, #64	; 0x40
    e128:	str	r9, [r0, #4]
    e12c:	add	r5, r0, #32
    e130:	ldr	ip, [r4, #16]!
    e134:	ldr	r7, [r4, #8]
    e138:	ldr	r9, [r4, #12]
    e13c:	ldr	fp, [r4, #4]
    e140:	str	ip, [r0, #16]
    e144:	str	r7, [r0, #24]
    e148:	str	fp, [r0, #20]
    e14c:	str	r9, [r0, #28]
    e150:	ldr	fp, [r4, #16]!
    e154:	ldr	ip, [sp, #32]
    e158:	ldr	r9, [r4, #4]
    e15c:	cmp	r1, ip
    e160:	ldr	r7, [r4, #8]
    e164:	ldr	ip, [r4, #12]
    e168:	add	r4, r0, #48	; 0x30
    e16c:	str	fp, [r0, #32]
    e170:	add	r0, r0, #64	; 0x40
    e174:	str	r9, [r5, #4]
    e178:	str	r7, [r5, #8]
    e17c:	str	ip, [r5, #12]
    e180:	ldr	fp, [r6, #48]!	; 0x30
    e184:	ldr	r5, [r6, #4]
    e188:	ldr	r9, [r6, #8]
    e18c:	ldr	r6, [r6, #12]
    e190:	str	fp, [r0, #-16]
    e194:	str	r5, [r0, #-12]
    e198:	str	r9, [r4, #8]
    e19c:	str	r6, [r4, #12]
    e1a0:	bne	e100 <close@plt+0x57d4>
    e1a4:	ldr	fp, [sp, #12]
    e1a8:	ldr	r9, [sp, #16]
    e1ac:	ldr	r1, [r1]
    e1b0:	str	r1, [r0]
    e1b4:	ldr	r0, [r2, #-4]
    e1b8:	b	dfc0 <close@plt+0x5694>
    e1bc:	ldr	sl, [sp, #32]
    e1c0:	ldr	r6, [sp, #24]
    e1c4:	ldr	r4, [sp, #28]
    e1c8:	add	ip, sl, #1248	; 0x4e0
    e1cc:	add	r0, sl, #1408	; 0x580
    e1d0:	mov	sl, #0
    e1d4:	str	r2, [sp, #36]	; 0x24
    e1d8:	str	r1, [sp, #40]	; 0x28
    e1dc:	ldr	r1, [r6, #32]
    e1e0:	ldr	r2, [r6]
    e1e4:	add	r1, r4, r1
    e1e8:	ldr	r9, [ip, #16]
    e1ec:	add	r2, r4, r2
    e1f0:	add	r5, fp, r1, lsl #2
    e1f4:	mov	r8, r5
    e1f8:	ldr	r3, [r5, #2712]	; 0xa98
    e1fc:	add	r5, fp, r2, lsl #2
    e200:	ldr	r7, [r8, #2704]	; 0xa90
    e204:	mov	r8, r5
    e208:	ldr	r5, [r5, #2708]	; 0xa94
    e20c:	mul	r3, r9, r3
    e210:	ldr	r9, [r8, #2700]	; 0xa8c
    e214:	ldr	r8, [r0, #16]
    e218:	mla	r3, r5, r8, r3
    e21c:	str	r9, [sp, #12]
    e220:	add	r8, fp, r1, lsl #2
    e224:	add	r9, fp, r2, lsl #2
    e228:	ldr	r5, [ip, #12]
    e22c:	mla	r3, r7, r5, r3
    e230:	ldr	r5, [r8, #2696]	; 0xa88
    e234:	add	r7, fp, r1, lsl #2
    e238:	ldr	r8, [r9, #2692]	; 0xa84
    e23c:	ldr	r9, [sp, #12]
    e240:	mov	r1, r7
    e244:	ldr	r1, [r1, #2680]	; 0xa78
    e248:	str	r8, [sp, #84]	; 0x54
    e24c:	ldr	r8, [r0, #12]
    e250:	mla	r3, r9, r8, r3
    e254:	add	r8, fp, r2, lsl #2
    e258:	ldr	r7, [r7, #2688]	; 0xa80
    e25c:	ldr	r9, [ip, #8]
    e260:	mov	r2, r8
    e264:	ldr	r8, [r8, #2684]	; 0xa7c
    e268:	mla	r3, r5, r9, r3
    e26c:	ldr	r2, [r2, #2676]	; 0xa74
    e270:	ldr	r5, [r0, #8]
    e274:	ldr	r9, [sp, #84]	; 0x54
    e278:	mla	r3, r9, r5, r3
    e27c:	ldr	r9, [ip, #4]
    e280:	ldr	r5, [r0]
    e284:	mla	r3, r7, r9, r3
    e288:	ldr	r7, [r0, #4]
    e28c:	ldr	r9, [ip]
    e290:	mla	r3, r8, r7, r3
    e294:	mla	r3, r1, r9, r3
    e298:	mla	r3, r2, r5, r3
    e29c:	asr	r3, r3, #15
    e2a0:	cmp	r3, #32768	; 0x8000
    e2a4:	movwge	r3, #32767	; 0x7fff
    e2a8:	bge	e2b8 <close@plt+0x598c>
    e2ac:	cmn	r3, #32768	; 0x8000
    e2b0:	uxthge	r3, r3
    e2b4:	movlt	r3, #32768	; 0x8000
    e2b8:	ldr	r1, [sp, #16]
    e2bc:	add	r6, r6, #4
    e2c0:	add	ip, ip, #20
    e2c4:	add	r0, r0, #20
    e2c8:	add	r8, r1, sl
    e2cc:	add	sl, sl, #2
    e2d0:	add	r2, r8, #2144	; 0x860
    e2d4:	cmp	sl, #16
    e2d8:	strh	r3, [r2]
    e2dc:	bne	e1dc <close@plt+0x58b0>
    e2e0:	ldr	r4, [sp, #20]
    e2e4:	mov	r7, r1
    e2e8:	ldrb	r3, [fp, #18]
    e2ec:	add	r5, r7, #16
    e2f0:	add	r8, r4, #1
    e2f4:	ldr	r9, [sp, #36]	; 0x24
    e2f8:	cmp	r8, r3
    e2fc:	ldr	r1, [sp, #40]	; 0x28
    e300:	str	r8, [sp, #20]
    e304:	add	r2, r9, #64	; 0x40
    e308:	str	r5, [sp, #16]
    e30c:	blt	ddd0 <close@plt+0x54a4>
    e310:	ldrb	r2, [fp, #24]
    e314:	mov	r0, r3
    e318:	ldr	r1, [sp, #56]	; 0x38
    e31c:	ldr	sl, [sp, #24]
    e320:	add	r6, r1, #1
    e324:	ldr	r7, [sp, #64]	; 0x40
    e328:	ldr	r4, [sp, #60]	; 0x3c
    e32c:	cmp	r6, r2
    e330:	ldr	r5, [sp, #52]	; 0x34
    e334:	add	ip, sl, #64	; 0x40
    e338:	add	r9, r7, #680	; 0x2a8
    e33c:	add	r8, r4, #256	; 0x100
    e340:	add	sl, r5, #32
    e344:	str	r6, [sp, #56]	; 0x38
    e348:	mov	r1, r2
    e34c:	str	ip, [sp, #24]
    e350:	str	r9, [sp, #64]	; 0x40
    e354:	str	r8, [sp, #60]	; 0x3c
    e358:	str	sl, [sp, #52]	; 0x34
    e35c:	blt	dd94 <close@plt+0x5468>
    e360:	mov	r8, fp
    e364:	mov	r4, r2
    e368:	lsl	r3, r3, #3
    e36c:	mul	r0, r1, r3
    e370:	ldr	fp, [sp, #280]	; 0x118
    e374:	cmp	fp, r0, lsl #1
    e378:	bcs	e38c <close@plt+0x5a60>
    e37c:	mov	r0, fp
    e380:	lsl	r1, r1, #1
    e384:	bl	134ac <close@plt+0xab80>
    e388:	mov	r3, r0
    e38c:	cmp	r3, #0
    e390:	ble	decc <close@plt+0x55a0>
    e394:	lsl	r0, r3, #1
    e398:	mov	r2, #0
    e39c:	tst	r0, #2
    e3a0:	beq	efd4 <close@plt+0x66a8>
    e3a4:	ldr	r5, [sp, #68]	; 0x44
    e3a8:	ldr	r1, [sp, #72]	; 0x48
    e3ac:	b	e400 <close@plt+0x5ad4>
    e3b0:	mov	fp, r1
    e3b4:	lsr	r6, r4, #8
    e3b8:	strb	r4, [fp], #2
    e3bc:	strb	r6, [r1, #1]
    e3c0:	ldrb	r1, [r8, #24]
    e3c4:	cmp	r1, #1
    e3c8:	movle	r1, fp
    e3cc:	ble	e3f8 <close@plt+0x5acc>
    e3d0:	add	r9, sl, #2416	; 0x970
    e3d4:	ldrb	r1, [r5, #10]
    e3d8:	ldrh	sl, [r9]
    e3dc:	cmp	r1, #1
    e3e0:	mov	r1, fp
    e3e4:	lsr	ip, sl, #8
    e3e8:	strbne	sl, [r1], #2
    e3ec:	strbeq	ip, [r1], #2
    e3f0:	strbne	ip, [fp, #1]
    e3f4:	strbeq	sl, [fp, #1]
    e3f8:	ldrb	r4, [r8, #24]
    e3fc:	add	r2, r2, #2
    e400:	cmp	r4, #0
    e404:	beq	e46c <close@plt+0x5b40>
    e408:	add	fp, r8, r2
    e40c:	ldrb	r6, [r5, #10]
    e410:	add	r7, fp, #2160	; 0x870
    e414:	mov	ip, r1
    e418:	cmp	r6, #1
    e41c:	ldrh	r9, [r7]
    e420:	strbne	r9, [ip], #2
    e424:	lsr	r4, r9, #8
    e428:	strbeq	r4, [ip], #2
    e42c:	strbne	r4, [r1, #1]
    e430:	strbeq	r9, [r1, #1]
    e434:	ldrb	r1, [r8, #24]
    e438:	cmp	r1, #1
    e43c:	movle	r1, ip
    e440:	ble	e46c <close@plt+0x5b40>
    e444:	add	r1, fp, #2416	; 0x970
    e448:	ldrb	sl, [r5, #10]
    e44c:	ldrh	fp, [r1]
    e450:	mov	r1, ip
    e454:	cmp	sl, #1
    e458:	lsr	r6, fp, #8
    e45c:	strbne	fp, [r1], #2
    e460:	strbeq	r6, [r1], #2
    e464:	strbne	r6, [ip, #1]
    e468:	strbeq	fp, [ip, #1]
    e46c:	add	r2, r2, #2
    e470:	cmp	r2, r0
    e474:	beq	decc <close@plt+0x55a0>
    e478:	ldrb	r7, [r8, #24]
    e47c:	cmp	r7, #0
    e480:	beq	e3f8 <close@plt+0x5acc>
    e484:	ldrb	r9, [r5, #10]
    e488:	add	sl, r8, r2
    e48c:	add	ip, sl, #2160	; 0x870
    e490:	cmp	r9, #1
    e494:	ldrh	r4, [ip]
    e498:	bne	e3b0 <close@plt+0x5a84>
    e49c:	mov	fp, r1
    e4a0:	lsr	r7, r4, #8
    e4a4:	strb	r7, [fp], #2
    e4a8:	strb	r4, [r1, #1]
    e4ac:	b	e3c0 <close@plt+0x5a94>
    e4b0:	ldr	r2, [sp, #40]	; 0x28
    e4b4:	mov	r8, #0
    e4b8:	ldr	r0, [sp, #36]	; 0x24
    e4bc:	add	r1, r2, #576	; 0x240
    e4c0:	add	r2, r2, #656	; 0x290
    e4c4:	str	fp, [sp, #44]	; 0x2c
    e4c8:	mov	fp, r8
    e4cc:	ldr	r3, [r0, #16]
    e4d0:	mov	ip, r9
    e4d4:	ldr	sl, [r0]
    e4d8:	add	r7, r3, #9
    e4dc:	add	sl, sl, #8
    e4e0:	lsl	r3, r7, #2
    e4e4:	ldr	r8, [r9, r7, lsl #2]
    e4e8:	lsl	r6, sl, #2
    e4ec:	sub	r7, r3, #24
    e4f0:	sub	r4, r6, #16
    e4f4:	str	r4, [sp, #16]
    e4f8:	ldr	r4, [r1, #16]
    e4fc:	sub	r5, r3, #16
    e500:	ldr	r7, [ip, r7]!
    e504:	sub	r3, r3, #8
    e508:	ldr	sl, [r9, sl, lsl #2]
    e50c:	sub	r6, r6, #8
    e510:	mul	r8, r4, r8
    e514:	ldr	r4, [sp, #16]
    e518:	str	r7, [sp, #20]
    e51c:	sub	r7, r4, #8
    e520:	str	sl, [sp, #12]
    e524:	ldr	sl, [r9, r3]
    e528:	mov	r3, r9
    e52c:	ldr	r4, [r3, r7]!
    e530:	ldr	r7, [sp, #12]
    e534:	ldr	r6, [r9, r6]
    e538:	str	r4, [sp]
    e53c:	ldr	r4, [r2, #16]
    e540:	mla	r8, r7, r4, r8
    e544:	ldr	r4, [sp, #16]
    e548:	ldr	r7, [r1, #12]
    e54c:	ldr	r5, [r9, r5]
    e550:	mla	r8, sl, r7, r8
    e554:	ldr	ip, [ip, #-8]
    e558:	ldr	r7, [r9, r4]
    e55c:	ldr	sl, [r2, #12]
    e560:	ldr	r3, [r3, #-8]
    e564:	mla	r8, r6, sl, r8
    e568:	ldr	r4, [r2]
    e56c:	ldr	r6, [r1, #8]
    e570:	ldr	sl, [r2, #8]
    e574:	mla	r8, r5, r6, r8
    e578:	ldr	r5, [r1, #4]
    e57c:	mla	r8, r7, sl, r8
    e580:	ldr	r6, [r2, #4]
    e584:	ldr	sl, [sp, #20]
    e588:	ldr	r7, [r1]
    e58c:	mla	r8, sl, r5, r8
    e590:	ldr	r5, [sp]
    e594:	mla	r8, r5, r6, r8
    e598:	mla	r8, ip, r7, r8
    e59c:	mla	r8, r3, r4, r8
    e5a0:	asr	r8, r8, #15
    e5a4:	cmp	r8, #32768	; 0x8000
    e5a8:	movwge	r8, #32767	; 0x7fff
    e5ac:	bge	e5bc <close@plt+0x5c90>
    e5b0:	cmn	r8, #32768	; 0x8000
    e5b4:	uxthge	r8, r8
    e5b8:	movlt	r8, #32768	; 0x8000
    e5bc:	ldr	sl, [sp, #24]
    e5c0:	add	r0, r0, #4
    e5c4:	add	r1, r1, #20
    e5c8:	add	r2, r2, #20
    e5cc:	add	ip, sl, fp
    e5d0:	add	fp, fp, #2
    e5d4:	add	r5, ip, #2144	; 0x860
    e5d8:	cmp	fp, #8
    e5dc:	strh	r8, [r5]
    e5e0:	bne	e4cc <close@plt+0x5ba0>
    e5e4:	ldr	r7, [sp, #48]	; 0x30
    e5e8:	ldr	r6, [sp, #28]
    e5ec:	ldr	r4, [sp, #44]	; 0x2c
    e5f0:	ldrb	r3, [r7, #18]
    e5f4:	add	r8, r6, #1
    e5f8:	add	fp, r4, #64	; 0x40
    e5fc:	add	r6, sl, #8
    e600:	cmp	r8, r3
    e604:	str	r8, [sp, #28]
    e608:	str	r6, [sp, #24]
    e60c:	blt	dfa8 <close@plt+0x567c>
    e610:	ldrb	r2, [r7, #24]
    e614:	mov	sl, r9
    e618:	mov	r0, r3
    e61c:	ldr	r9, [sp, #80]	; 0x50
    e620:	mov	r1, r2
    e624:	ldr	fp, [sp, #36]	; 0x24
    e628:	add	sl, sl, #680	; 0x2a8
    e62c:	add	ip, r9, #1
    e630:	ldr	r4, [sp, #84]	; 0x54
    e634:	ldr	r8, [sp, #64]	; 0x40
    e638:	cmp	ip, r2
    e63c:	add	r5, fp, #64	; 0x40
    e640:	add	r7, r4, #256	; 0x100
    e644:	add	r9, r8, #32
    e648:	str	ip, [sp, #80]	; 0x50
    e64c:	str	r5, [sp, #36]	; 0x24
    e650:	str	r7, [sp, #84]	; 0x54
    e654:	str	r9, [sp, #64]	; 0x40
    e658:	blt	df78 <close@plt+0x564c>
    e65c:	ldr	r8, [sp, #48]	; 0x30
    e660:	mov	r4, r2
    e664:	lsl	r3, r3, #2
    e668:	b	e36c <close@plt+0x5a40>
    e66c:	ldrdeq	r0, [r1], -r4
    e670:	andeq	r0, r0, ip, rrx
    e674:	andeq	r6, r0, r0, asr #17
    e678:	andeq	r6, r0, r0, lsr #17
    e67c:	ldrdeq	r6, [r0], -r4
    e680:	andeq	r6, r0, r8, lsr #13
    e684:	andeq	r5, r0, r8, asr pc
    e688:	ldr	r8, [sp, #24]
    e68c:	lsrs	r7, r3, #3
    e690:	ldrb	r9, [sl, #3]
    e694:	beq	f474 <close@plt+0x6b48>
    e698:	add	r2, sp, #240	; 0xf0
    e69c:	ldr	r0, [pc, #-32]	; e684 <close@plt+0x5d58>
    e6a0:	add	r4, sp, #223	; 0xdf
    e6a4:	ldrb	ip, [r2, #-16]!
    e6a8:	add	r6, r4, r7
    e6ac:	add	r1, pc, r0
    e6b0:	mvn	r4, r4
    e6b4:	eor	r0, ip, #15
    e6b8:	cmp	r2, r6
    e6bc:	add	ip, r1, r0
    e6c0:	add	r0, r4, r6
    e6c4:	and	r0, r0, #7
    e6c8:	ldrb	ip, [ip, #192]	; 0xc0
    e6cc:	beq	e808 <close@plt+0x5edc>
    e6d0:	cmp	r0, #0
    e6d4:	beq	e780 <close@plt+0x5e54>
    e6d8:	cmp	r0, #1
    e6dc:	beq	e768 <close@plt+0x5e3c>
    e6e0:	cmp	r0, #2
    e6e4:	beq	e758 <close@plt+0x5e2c>
    e6e8:	cmp	r0, #3
    e6ec:	beq	e748 <close@plt+0x5e1c>
    e6f0:	cmp	r0, #4
    e6f4:	beq	e738 <close@plt+0x5e0c>
    e6f8:	cmp	r0, #5
    e6fc:	beq	e728 <close@plt+0x5dfc>
    e700:	cmp	r0, #6
    e704:	addne	r2, sp, #240	; 0xf0
    e708:	ldrbne	r0, [r2, #-15]!
    e70c:	eorne	r0, ip, r0
    e710:	addne	r0, r1, r0
    e714:	ldrb	r4, [r2, #1]!
    e718:	ldrbne	ip, [r0, #192]	; 0xc0
    e71c:	eor	ip, ip, r4
    e720:	add	r0, r1, ip
    e724:	ldrb	ip, [r0, #192]	; 0xc0
    e728:	ldrb	r4, [r2, #1]!
    e72c:	eor	ip, ip, r4
    e730:	add	r0, r1, ip
    e734:	ldrb	ip, [r0, #192]	; 0xc0
    e738:	ldrb	r4, [r2, #1]!
    e73c:	eor	ip, ip, r4
    e740:	add	r0, r1, ip
    e744:	ldrb	ip, [r0, #192]	; 0xc0
    e748:	ldrb	r4, [r2, #1]!
    e74c:	eor	ip, ip, r4
    e750:	add	r0, r1, ip
    e754:	ldrb	ip, [r0, #192]	; 0xc0
    e758:	ldrb	r4, [r2, #1]!
    e75c:	eor	ip, ip, r4
    e760:	add	r0, r1, ip
    e764:	ldrb	ip, [r0, #192]	; 0xc0
    e768:	ldrb	r4, [r2, #1]!
    e76c:	eor	ip, ip, r4
    e770:	cmp	r2, r6
    e774:	add	r0, r1, ip
    e778:	ldrb	ip, [r0, #192]	; 0xc0
    e77c:	beq	e808 <close@plt+0x5edc>
    e780:	ldrb	r5, [r2, #1]
    e784:	ldrb	r0, [r2, #2]
    e788:	eor	ip, ip, r5
    e78c:	ldrb	r4, [r2, #3]
    e790:	add	r5, r1, ip
    e794:	ldrb	ip, [r2, #4]
    e798:	ldrb	r5, [r5, #192]	; 0xc0
    e79c:	eor	r0, r5, r0
    e7a0:	add	r5, r1, r0
    e7a4:	ldrb	r0, [r2, #5]
    e7a8:	ldrb	r5, [r5, #192]	; 0xc0
    e7ac:	eor	r4, r5, r4
    e7b0:	add	r5, r1, r4
    e7b4:	ldrb	r4, [r2, #6]
    e7b8:	ldrb	r5, [r5, #192]	; 0xc0
    e7bc:	eor	ip, r5, ip
    e7c0:	add	r5, r1, ip
    e7c4:	ldrb	ip, [r2, #7]
    e7c8:	ldrb	r5, [r5, #192]	; 0xc0
    e7cc:	eor	r0, r5, r0
    e7d0:	add	r5, r1, r0
    e7d4:	ldrb	r0, [r2, #8]!
    e7d8:	ldrb	r5, [r5, #192]	; 0xc0
    e7dc:	cmp	r2, r6
    e7e0:	eor	r4, r5, r4
    e7e4:	add	r4, r1, r4
    e7e8:	ldrb	r4, [r4, #192]	; 0xc0
    e7ec:	eor	ip, r4, ip
    e7f0:	add	r4, r1, ip
    e7f4:	ldrb	ip, [r4, #192]	; 0xc0
    e7f8:	eor	r0, ip, r0
    e7fc:	add	r0, r1, r0
    e800:	ldrb	ip, [r0, #192]	; 0xc0
    e804:	bne	e780 <close@plt+0x5e54>
    e808:	add	r2, sp, #224	; 0xe0
    e80c:	add	r1, r2, r7
    e810:	ands	r3, r3, #7
    e814:	ldrb	r6, [r1]
    e818:	beq	e988 <close@plt+0x605c>
    e81c:	eor	r1, ip, r6
    e820:	lsl	r7, ip, #1
    e824:	lsrs	r1, r1, #7
    e828:	lsl	r2, r6, #1
    e82c:	mov	r1, #1
    e830:	uxtb	ip, r7
    e834:	moveq	r4, #0
    e838:	movne	r4, #29
    e83c:	cmp	r1, r3
    e840:	sub	r0, r3, #1
    e844:	uxtb	r2, r2
    e848:	eor	ip, r4, ip
    e84c:	and	r0, r0, #3
    e850:	beq	e988 <close@plt+0x605c>
    e854:	cmp	r0, #0
    e858:	beq	e8ec <close@plt+0x5fc0>
    e85c:	cmp	r0, #1
    e860:	beq	e8bc <close@plt+0x5f90>
    e864:	cmp	r0, #2
    e868:	beq	e894 <close@plt+0x5f68>
    e86c:	eor	r6, ip, r2
    e870:	lsl	r7, ip, #1
    e874:	lsrs	r1, r6, #7
    e878:	lsl	r2, r2, #1
    e87c:	uxtb	r4, r7
    e880:	mov	r1, #2
    e884:	moveq	ip, #0
    e888:	movne	ip, #29
    e88c:	uxtb	r2, r2
    e890:	eor	ip, ip, r4
    e894:	eor	r6, ip, r2
    e898:	lsl	r0, ip, #1
    e89c:	lsrs	r4, r6, #7
    e8a0:	lsl	r7, r2, #1
    e8a4:	uxtb	r4, r0
    e8a8:	add	r1, r1, #1
    e8ac:	moveq	ip, #0
    e8b0:	movne	ip, #29
    e8b4:	uxtb	r2, r7
    e8b8:	eor	ip, ip, r4
    e8bc:	eor	r6, ip, r2
    e8c0:	add	r1, r1, #1
    e8c4:	lsrs	r0, r6, #7
    e8c8:	lsl	r0, ip, #1
    e8cc:	lsl	r2, r2, #1
    e8d0:	moveq	r7, #0
    e8d4:	movne	r7, #29
    e8d8:	cmp	r1, r3
    e8dc:	uxtb	r0, r0
    e8e0:	uxtb	r2, r2
    e8e4:	eor	ip, r7, r0
    e8e8:	beq	e988 <close@plt+0x605c>
    e8ec:	eor	r4, ip, r2
    e8f0:	lsl	ip, ip, #1
    e8f4:	lsrs	r4, r4, #7
    e8f8:	lsl	r6, r2, #1
    e8fc:	uxtb	r0, ip
    e900:	add	r1, r1, #4
    e904:	moveq	r7, #0
    e908:	movne	r7, #29
    e90c:	eor	r4, r7, r0
    e910:	uxtb	r2, r6
    e914:	eor	ip, r4, r2
    e918:	lsl	r6, r4, #1
    e91c:	lsrs	ip, ip, #7
    e920:	lsl	r7, r2, #1
    e924:	uxtb	r0, r6
    e928:	moveq	r4, #0
    e92c:	movne	r4, #29
    e930:	eor	r6, r4, r0
    e934:	uxtb	r2, r7
    e938:	eor	ip, r6, r2
    e93c:	lsl	r7, r6, #1
    e940:	lsrs	ip, ip, #7
    e944:	lsl	r4, r2, #1
    e948:	uxtb	r0, r7
    e94c:	uxtb	r6, r4
    e950:	moveq	r2, #0
    e954:	movne	r2, #29
    e958:	eor	r7, r2, r0
    e95c:	eor	ip, r7, r6
    e960:	lsl	r4, r6, #1
    e964:	lsrs	ip, ip, #7
    e968:	lsl	r0, r7, #1
    e96c:	uxtb	r2, r4
    e970:	moveq	r6, #0
    e974:	movne	r6, #29
    e978:	cmp	r1, r3
    e97c:	uxtb	r0, r0
    e980:	eor	ip, r6, r0
    e984:	bne	e8ec <close@plt+0x5fc0>
    e988:	cmp	r9, ip
    e98c:	bne	f45c <close@plt+0x6b30>
    e990:	add	lr, r8, #16
    e994:	add	r5, sp, #96	; 0x60
    e998:	str	lr, [sp, #48]	; 0x30
    e99c:	mov	r1, r5
    e9a0:	mov	r0, lr
    e9a4:	str	r5, [sp, #56]	; 0x38
    e9a8:	bl	92f8 <close@plt+0x9cc>
    e9ac:	ldrb	r5, [r8, #24]
    e9b0:	cmp	r5, #0
    e9b4:	beq	ea9c <close@plt+0x6170>
    e9b8:	ldrb	r1, [r8, #33]	; 0x21
    e9bc:	add	r2, sp, #124	; 0x7c
    e9c0:	add	r3, sp, #188	; 0xbc
    e9c4:	mov	ip, #0
    e9c8:	mov	r0, #1
    e9cc:	cmp	r1, #0
    e9d0:	beq	ea88 <close@plt+0x615c>
    e9d4:	ldr	r9, [r2, #-28]	; 0xffffffe4
    e9d8:	cmp	r1, #1
    e9dc:	lsl	r7, r0, r9
    e9e0:	sub	r4, r7, #1
    e9e4:	str	r4, [r3, #-28]	; 0xffffffe4
    e9e8:	beq	ea88 <close@plt+0x615c>
    e9ec:	ldr	r6, [r2, #-24]	; 0xffffffe8
    e9f0:	cmp	r1, #2
    e9f4:	lsl	lr, r0, r6
    e9f8:	sub	r9, lr, #1
    e9fc:	str	r9, [r3, #-24]	; 0xffffffe8
    ea00:	beq	ea88 <close@plt+0x615c>
    ea04:	ldr	r7, [r2, #-20]	; 0xffffffec
    ea08:	cmp	r1, #3
    ea0c:	lsl	r4, r0, r7
    ea10:	sub	r6, r4, #1
    ea14:	str	r6, [r3, #-20]	; 0xffffffec
    ea18:	beq	ea88 <close@plt+0x615c>
    ea1c:	ldr	lr, [r2, #-16]
    ea20:	cmp	r1, #4
    ea24:	lsl	r9, r0, lr
    ea28:	sub	r7, r9, #1
    ea2c:	str	r7, [r3, #-16]
    ea30:	beq	ea88 <close@plt+0x615c>
    ea34:	ldr	r4, [r2, #-12]
    ea38:	cmp	r1, #5
    ea3c:	lsl	r6, r0, r4
    ea40:	sub	lr, r6, #1
    ea44:	str	lr, [r3, #-12]
    ea48:	beq	ea88 <close@plt+0x615c>
    ea4c:	ldr	r9, [r2, #-8]
    ea50:	cmp	r1, #6
    ea54:	lsl	r7, r0, r9
    ea58:	sub	r4, r7, #1
    ea5c:	str	r4, [r3, #-8]
    ea60:	beq	ea88 <close@plt+0x615c>
    ea64:	ldr	r6, [r2, #-4]
    ea68:	cmp	r1, #7
    ea6c:	lsl	lr, r0, r6
    ea70:	sub	r9, lr, #1
    ea74:	str	r9, [r3, #-4]
    ea78:	ldrne	r7, [r2]
    ea7c:	lslne	r4, r0, r7
    ea80:	subne	r6, r4, #1
    ea84:	strne	r6, [r3]
    ea88:	add	ip, ip, #1
    ea8c:	add	r2, r2, #32
    ea90:	cmp	ip, r5
    ea94:	add	r3, r3, #32
    ea98:	blt	e9cc <close@plt+0x60a0>
    ea9c:	ldrb	lr, [r8, #18]
    eaa0:	cmp	lr, #0
    eaa4:	str	lr, [sp, #36]	; 0x24
    eaa8:	beq	ed94 <close@plt+0x6468>
    eaac:	ldr	r9, [sp, #48]	; 0x30
    eab0:	add	r7, sp, #160	; 0xa0
    eab4:	mov	r6, sl
    eab8:	str	r7, [sp, #80]	; 0x50
    eabc:	mov	r7, #1
    eac0:	mov	r1, #0
    eac4:	str	r9, [sp, #44]	; 0x2c
    eac8:	str	r1, [sp, #32]
    eacc:	str	r8, [sp, #16]
    ead0:	str	r5, [sp, #60]	; 0x3c
    ead4:	ldr	r8, [sp, #60]	; 0x3c
    ead8:	cmp	r8, #0
    eadc:	beq	eba8 <close@plt+0x627c>
    eae0:	ldr	sl, [sp, #16]
    eae4:	mov	r5, #0
    eae8:	ldr	ip, [sp, #44]	; 0x2c
    eaec:	str	r5, [sp, #12]
    eaf0:	ldrb	r4, [sl, #33]	; 0x21
    eaf4:	str	r5, [sp, #28]
    eaf8:	str	ip, [sp, #24]
    eafc:	str	r4, [sp, #40]	; 0x28
    eb00:	ldr	r2, [sp, #40]	; 0x28
    eb04:	cmp	r2, #0
    eb08:	beq	eb78 <close@plt+0x624c>
    eb0c:	ldr	r5, [sp, #12]
    eb10:	add	r3, sp, #160	; 0xa0
    eb14:	ldr	lr, [sp, #12]
    eb18:	add	ip, sp, #96	; 0x60
    eb1c:	ldr	r8, [sp, #48]	; 0x30
    eb20:	mov	r4, #0
    eb24:	add	r9, r3, lr
    eb28:	add	r2, ip, r5
    eb2c:	add	sl, r8, r5
    eb30:	str	r9, [sp, #52]	; 0x34
    eb34:	str	sl, [sp, #76]	; 0x4c
    eb38:	str	r2, [sp, #64]	; 0x40
    eb3c:	str	r4, [sp, #84]	; 0x54
    eb40:	ldr	r3, [sp, #52]	; 0x34
    eb44:	ldr	r2, [r3, r4]
    eb48:	cmp	r2, #0
    eb4c:	bne	edac <close@plt+0x6480>
    eb50:	ldr	r5, [sp, #24]
    eb54:	add	r3, r5, r4
    eb58:	str	r2, [r3, #1120]	; 0x460
    eb5c:	ldr	r2, [sp, #84]	; 0x54
    eb60:	add	r4, r4, #4
    eb64:	ldr	r1, [sp, #40]	; 0x28
    eb68:	add	lr, r2, #1
    eb6c:	str	lr, [sp, #84]	; 0x54
    eb70:	cmp	lr, r1
    eb74:	blt	eb40 <close@plt+0x6214>
    eb78:	ldr	r4, [sp, #28]
    eb7c:	ldr	ip, [sp, #60]	; 0x3c
    eb80:	add	r8, r4, #1
    eb84:	ldr	r9, [sp, #24]
    eb88:	ldr	r5, [sp, #12]
    eb8c:	cmp	r8, ip
    eb90:	add	sl, r9, #32
    eb94:	str	r8, [sp, #28]
    eb98:	add	r3, r5, #32
    eb9c:	str	sl, [sp, #24]
    eba0:	str	r3, [sp, #12]
    eba4:	blt	eb00 <close@plt+0x61d4>
    eba8:	ldr	r2, [sp, #32]
    ebac:	ldr	r4, [sp, #36]	; 0x24
    ebb0:	add	lr, r2, #1
    ebb4:	ldr	r1, [sp, #44]	; 0x2c
    ebb8:	cmp	lr, r4
    ebbc:	str	lr, [sp, #32]
    ebc0:	add	r5, r1, #64	; 0x40
    ebc4:	str	r5, [sp, #44]	; 0x2c
    ebc8:	blt	ead4 <close@plt+0x61a8>
    ebcc:	ldr	r8, [sp, #16]
    ebd0:	ldr	r6, [r8, #20]
    ebd4:	cmp	r6, #3
    ebd8:	bne	ed94 <close@plt+0x6468>
    ebdc:	ldrb	ip, [r8, #33]	; 0x21
    ebe0:	add	r0, r8, #1136	; 0x470
    ebe4:	mov	r9, #0
    ebe8:	cmp	ip, #0
    ebec:	beq	ed80 <close@plt+0x6454>
    ebf0:	ldrb	sl, [r8, #39]	; 0x27
    ebf4:	sub	r7, ip, #1
    ebf8:	and	lr, r7, #3
    ebfc:	tst	sl, #1
    ec00:	beq	ec1c <close@plt+0x62f0>
    ec04:	ldr	r2, [r0]
    ec08:	ldr	r3, [r0, #32]
    ec0c:	rsb	r5, r3, r2
    ec10:	add	r1, r2, r3
    ec14:	str	r5, [r0, #32]
    ec18:	str	r1, [r0]
    ec1c:	mov	r2, #1
    ec20:	cmp	r2, ip
    ec24:	add	r3, r0, #4
    ec28:	bge	ed80 <close@plt+0x6454>
    ec2c:	cmp	lr, #0
    ec30:	beq	ecd0 <close@plt+0x63a4>
    ec34:	cmp	lr, r2
    ec38:	beq	ec9c <close@plt+0x6370>
    ec3c:	cmp	lr, #2
    ec40:	beq	ec70 <close@plt+0x6344>
    ec44:	asr	r4, sl, r2
    ec48:	tst	r4, #1
    ec4c:	beq	ec68 <close@plt+0x633c>
    ec50:	ldr	r7, [r3]
    ec54:	ldr	lr, [r3, #32]
    ec58:	rsb	r6, lr, r7
    ec5c:	add	r5, r7, lr
    ec60:	str	r6, [r3, #32]
    ec64:	str	r5, [r3]
    ec68:	add	r2, r2, #1
    ec6c:	add	r3, r3, #4
    ec70:	asr	r1, sl, r2
    ec74:	tst	r1, #1
    ec78:	beq	ec94 <close@plt+0x6368>
    ec7c:	ldr	r4, [r3]
    ec80:	ldr	r7, [r3, #32]
    ec84:	rsb	lr, r7, r4
    ec88:	add	r6, r4, r7
    ec8c:	str	lr, [r3, #32]
    ec90:	str	r6, [r3]
    ec94:	add	r2, r2, #1
    ec98:	add	r3, r3, #4
    ec9c:	asr	r5, sl, r2
    eca0:	tst	r5, #1
    eca4:	beq	ecc0 <close@plt+0x6394>
    eca8:	ldr	r4, [r3]
    ecac:	ldr	r1, [r3, #32]
    ecb0:	rsb	r7, r1, r4
    ecb4:	add	lr, r4, r1
    ecb8:	str	r7, [r3, #32]
    ecbc:	str	lr, [r3]
    ecc0:	add	r2, r2, #1
    ecc4:	add	r3, r3, #4
    ecc8:	cmp	r2, ip
    eccc:	bge	ed80 <close@plt+0x6454>
    ecd0:	asr	r6, sl, r2
    ecd4:	tst	r6, #1
    ecd8:	beq	ecf4 <close@plt+0x63c8>
    ecdc:	ldr	r5, [r3]
    ece0:	ldr	r4, [r3, #32]
    ece4:	rsb	r7, r4, r5
    ece8:	add	r1, r5, r4
    ecec:	str	r7, [r3, #32]
    ecf0:	str	r1, [r3]
    ecf4:	add	r2, r2, #1
    ecf8:	add	lr, r3, #4
    ecfc:	asr	r6, sl, r2
    ed00:	tst	r6, #1
    ed04:	beq	ed20 <close@plt+0x63f4>
    ed08:	ldr	r4, [r3, #4]
    ed0c:	ldr	r5, [lr, #32]
    ed10:	rsb	r7, r5, r4
    ed14:	add	r1, r4, r5
    ed18:	str	r7, [lr, #32]
    ed1c:	str	r1, [r3, #4]
    ed20:	add	r3, r2, #1
    ed24:	asr	r6, sl, r3
    ed28:	tst	r6, #1
    ed2c:	beq	ed48 <close@plt+0x641c>
    ed30:	ldr	r4, [lr, #4]
    ed34:	ldr	r5, [lr, #36]	; 0x24
    ed38:	rsb	r7, r5, r4
    ed3c:	add	r1, r4, r5
    ed40:	str	r7, [lr, #36]	; 0x24
    ed44:	str	r1, [lr, #4]
    ed48:	add	r3, r2, #2
    ed4c:	asr	r6, sl, r3
    ed50:	tst	r6, #1
    ed54:	beq	ed70 <close@plt+0x6444>
    ed58:	ldr	r4, [lr, #8]
    ed5c:	ldr	r5, [lr, #40]	; 0x28
    ed60:	rsb	r7, r5, r4
    ed64:	add	r1, r4, r5
    ed68:	str	r7, [lr, #40]	; 0x28
    ed6c:	str	r1, [lr, #8]
    ed70:	add	r2, r2, #3
    ed74:	add	r3, lr, #12
    ed78:	cmp	r2, ip
    ed7c:	blt	ecd0 <close@plt+0x63a4>
    ed80:	ldr	r5, [sp, #36]	; 0x24
    ed84:	add	r9, r9, #1
    ed88:	add	r0, r0, #64	; 0x40
    ed8c:	cmp	r9, r5
    ed90:	blt	ebe8 <close@plt+0x62bc>
    ed94:	tst	fp, #7
    ed98:	bicne	fp, fp, #7
    ed9c:	addne	fp, fp, #8
    eda0:	lsr	fp, fp, #3
    eda4:	str	fp, [sp, #76]	; 0x4c
    eda8:	b	dcc0 <close@plt+0x5394>
    edac:	ldr	r5, [sp, #64]	; 0x40
    edb0:	ldr	r9, [sp, #76]	; 0x4c
    edb4:	ldr	lr, [r5, r4]
    edb8:	add	r1, r9, r4
    edbc:	cmp	lr, #0
    edc0:	ldr	r3, [r1, #32]
    edc4:	ble	f4bc <close@plt+0x6b90>
    edc8:	ldr	r8, [sp, #20]
    edcc:	cmp	fp, r8
    edd0:	bhi	dcb4 <close@plt+0x5388>
    edd4:	sub	sl, lr, #1
    edd8:	ldrb	ip, [r6, fp, lsr #3]
    eddc:	add	lr, lr, fp
    ede0:	rsb	r1, fp, r8
    ede4:	rsb	r0, lr, sl
    ede8:	and	r5, r1, #3
    edec:	and	r9, r0, #7
    edf0:	mov	r0, #0
    edf4:	asr	r8, ip, r9
    edf8:	tst	r8, #1
    edfc:	lslne	r0, r7, sl
    ee00:	add	fp, fp, #1
    ee04:	cmp	fp, lr
    ee08:	beq	ef74 <close@plt+0x6648>
    ee0c:	ldr	ip, [sp, #20]
    ee10:	cmp	fp, ip
    ee14:	sub	ip, sl, #1
    ee18:	bhi	dcb4 <close@plt+0x5388>
    ee1c:	cmp	r5, #0
    ee20:	beq	eeb8 <close@plt+0x658c>
    ee24:	cmp	r5, #1
    ee28:	beq	ee84 <close@plt+0x6558>
    ee2c:	cmp	r5, #2
    ee30:	beq	ee5c <close@plt+0x6530>
    ee34:	ldrb	sl, [r6, fp, lsr #3]
    ee38:	rsb	r5, lr, ip
    ee3c:	and	r9, r5, #7
    ee40:	add	fp, fp, #1
    ee44:	asr	r1, sl, r9
    ee48:	tst	r1, #1
    ee4c:	orrne	r0, r0, r7, lsl ip
    ee50:	cmp	fp, lr
    ee54:	beq	ef74 <close@plt+0x6648>
    ee58:	sub	ip, ip, #1
    ee5c:	ldrb	r8, [r6, fp, lsr #3]
    ee60:	rsb	sl, lr, ip
    ee64:	and	r5, sl, #7
    ee68:	add	fp, fp, #1
    ee6c:	asr	r9, r8, r5
    ee70:	tst	r9, #1
    ee74:	orrne	r0, r0, r7, lsl ip
    ee78:	cmp	fp, lr
    ee7c:	beq	ef74 <close@plt+0x6648>
    ee80:	sub	ip, ip, #1
    ee84:	ldrb	r1, [r6, fp, lsr #3]
    ee88:	rsb	r8, lr, ip
    ee8c:	and	sl, r8, #7
    ee90:	add	fp, fp, #1
    ee94:	asr	r5, r1, sl
    ee98:	tst	r5, #1
    ee9c:	orrne	r0, r0, r7, lsl ip
    eea0:	cmp	fp, lr
    eea4:	beq	ef74 <close@plt+0x6648>
    eea8:	ldr	r9, [sp, #20]
    eeac:	sub	ip, ip, #1
    eeb0:	cmp	fp, r9
    eeb4:	bhi	dcb4 <close@plt+0x5388>
    eeb8:	ldr	r1, [sp, #84]	; 0x54
    eebc:	b	ef48 <close@plt+0x661c>
    eec0:	sub	ip, ip, #1
    eec4:	ldrb	fp, [r6, fp, lsr #3]
    eec8:	rsb	r8, lr, ip
    eecc:	and	sl, r8, #7
    eed0:	asr	r9, fp, sl
    eed4:	tst	r9, #1
    eed8:	orrne	r0, r0, r7, lsl ip
    eedc:	add	fp, r5, #1
    eee0:	cmp	fp, lr
    eee4:	beq	ef70 <close@plt+0x6644>
    eee8:	sub	r8, ip, #1
    eeec:	ldrb	fp, [r6, fp, lsr #3]
    eef0:	rsb	sl, lr, r8
    eef4:	and	r9, sl, #7
    eef8:	asr	fp, fp, r9
    eefc:	tst	fp, #1
    ef00:	add	fp, r5, #2
    ef04:	orrne	r0, r0, r7, lsl r8
    ef08:	cmp	fp, lr
    ef0c:	beq	ef70 <close@plt+0x6644>
    ef10:	ldrb	r8, [r6, fp, lsr #3]
    ef14:	sub	r9, ip, #2
    ef18:	rsb	sl, lr, r9
    ef1c:	and	fp, sl, #7
    ef20:	asr	r8, r8, fp
    ef24:	add	fp, r5, #3
    ef28:	tst	r8, #1
    ef2c:	orrne	r0, r0, r7, lsl r9
    ef30:	cmp	fp, lr
    ef34:	beq	ef70 <close@plt+0x6644>
    ef38:	ldr	sl, [sp, #20]
    ef3c:	sub	ip, ip, #3
    ef40:	cmp	fp, sl
    ef44:	bhi	dcb4 <close@plt+0x5388>
    ef48:	ldrb	r8, [r6, fp, lsr #3]
    ef4c:	rsb	r5, lr, ip
    ef50:	and	sl, r5, #7
    ef54:	add	fp, fp, #1
    ef58:	asr	r9, r8, sl
    ef5c:	mov	r5, fp
    ef60:	tst	r9, #1
    ef64:	orrne	r0, r0, r7, lsl ip
    ef68:	cmp	fp, lr
    ef6c:	bne	eec0 <close@plt+0x6594>
    ef70:	str	r1, [sp, #84]	; 0x54
    ef74:	adds	r0, r0, r0
    ef78:	mov	r1, #0
    ef7c:	adc	r5, r1, r1
    ef80:	mov	ip, #1
    ef84:	mov	r9, #0
    ef88:	orr	r0, r0, ip
    ef8c:	orr	r1, r5, r9
    ef90:	strd	r0, [sp]
    ef94:	ldr	sl, [sp, #4]
    ef98:	add	r5, r3, #3
    ef9c:	ldr	r8, [sp]
    efa0:	sub	r3, r3, #29
    efa4:	ldr	ip, [sp, #24]
    efa8:	rsb	r1, r5, #32
    efac:	lsl	lr, sl, r5
    efb0:	orr	r0, lr, r8, lsl r3
    efb4:	mov	r3, #0
    efb8:	orr	r1, r0, r8, lsr r1
    efbc:	lsl	r0, r8, r5
    efc0:	add	r9, ip, r4
    efc4:	bl	138f8 <close@plt+0xafcc>
    efc8:	sub	r0, r0, r7, lsl r5
    efcc:	str	r0, [r9, #1120]	; 0x460
    efd0:	b	eb5c <close@plt+0x6230>
    efd4:	cmp	r4, #0
    efd8:	beq	f054 <close@plt+0x6728>
    efdc:	ldr	r1, [sp, #68]	; 0x44
    efe0:	add	r2, r8, #2160	; 0x870
    efe4:	mov	r4, r8
    efe8:	ldrh	r5, [r2]
    efec:	ldrb	ip, [r1, #10]
    eff0:	cmp	ip, #1
    eff4:	beq	f4a4 <close@plt+0x6b78>
    eff8:	ldr	r7, [sp, #72]	; 0x48
    effc:	lsr	r9, r5, #8
    f000:	ldr	sl, [sp, #72]	; 0x48
    f004:	strb	r5, [r7], #2
    f008:	strb	r9, [sl, #1]
    f00c:	ldrb	r2, [r8, #24]
    f010:	cmp	r2, #1
    f014:	strle	r7, [sp, #72]	; 0x48
    f018:	ble	f054 <close@plt+0x6728>
    f01c:	ldr	r5, [sp, #68]	; 0x44
    f020:	add	r4, r4, #2416	; 0x970
    f024:	ldrh	sl, [r4]
    f028:	ldrb	r9, [r5, #10]
    f02c:	cmp	r9, #1
    f030:	lsr	r1, sl, #8
    f034:	movne	r6, r7
    f038:	moveq	fp, r7
    f03c:	strbne	sl, [r6], #2
    f040:	strbeq	r1, [fp], #2
    f044:	strne	r6, [sp, #72]	; 0x48
    f048:	strbne	r1, [r7, #1]
    f04c:	streq	fp, [sp, #72]	; 0x48
    f050:	strbeq	sl, [r7, #1]
    f054:	mov	r2, #2
    f058:	ldrb	r4, [r8, #24]
    f05c:	ldr	r5, [sp, #68]	; 0x44
    f060:	ldr	r1, [sp, #72]	; 0x48
    f064:	b	e400 <close@plt+0x5ad4>
    f068:	cmp	r0, r1, lsl #4
    f06c:	ble	da38 <close@plt+0x510c>
    f070:	mvn	r4, #3
    f074:	str	r4, [sp, #76]	; 0x4c
    f078:	b	dcc0 <close@plt+0x5394>
    f07c:	add	r0, r8, #2672	; 0xa70
    f080:	mov	r2, #1360	; 0x550
    f084:	add	r0, r0, #4
    f088:	mov	r9, #2
    f08c:	bl	88f0 <memset@plt>
    f090:	ldrb	r5, [r8, #33]	; 0x21
    f094:	cmp	r5, #0
    f098:	str	r5, [r8, #2672]	; 0xa70
    f09c:	beq	f288 <close@plt+0x695c>
    f0a0:	mov	lr, #1
    f0a4:	movw	fp, #52429	; 0xcccd
    f0a8:	smlabb	sl, r9, r5, lr
    f0ac:	movt	fp, #19660	; 0x4ccc
    f0b0:	mov	r3, #20
    f0b4:	add	r6, r8, #4032	; 0xfc0
    f0b8:	mov	r4, #10
    f0bc:	str	r4, [r6, #4]!
    f0c0:	add	r7, sl, sl, lsl #2
    f0c4:	lsl	r1, r7, #1
    f0c8:	sub	ip, r1, #20
    f0cc:	cmp	r3, r1
    f0d0:	lsr	r2, ip, #1
    f0d4:	mul	r0, fp, r2
    f0d8:	and	r5, r0, #7
    f0dc:	beq	f19c <close@plt+0x6870>
    f0e0:	cmp	r5, #0
    f0e4:	beq	f154 <close@plt+0x6828>
    f0e8:	cmp	r5, #1
    f0ec:	beq	f144 <close@plt+0x6818>
    f0f0:	cmp	r5, #2
    f0f4:	beq	f13c <close@plt+0x6810>
    f0f8:	cmp	r5, #3
    f0fc:	beq	f134 <close@plt+0x6808>
    f100:	cmp	r5, #4
    f104:	beq	f12c <close@plt+0x6800>
    f108:	cmp	r5, #5
    f10c:	beq	f124 <close@plt+0x67f8>
    f110:	cmp	r5, #6
    f114:	strne	r3, [r6, #4]!
    f118:	movne	r3, #30
    f11c:	str	r3, [r6, #4]!
    f120:	add	r3, r3, #10
    f124:	str	r3, [r6, #4]!
    f128:	add	r3, r3, #10
    f12c:	str	r3, [r6, #4]!
    f130:	add	r3, r3, #10
    f134:	str	r3, [r6, #4]!
    f138:	add	r3, r3, #10
    f13c:	str	r3, [r6, #4]!
    f140:	add	r3, r3, #10
    f144:	str	r3, [r6, #4]!
    f148:	add	r3, r3, #10
    f14c:	cmp	r3, r1
    f150:	beq	f19c <close@plt+0x6870>
    f154:	str	r3, [r6, #4]
    f158:	add	r9, r3, #10
    f15c:	add	fp, r3, #20
    f160:	add	sl, r3, #30
    f164:	add	r4, r3, #40	; 0x28
    f168:	add	lr, r3, #50	; 0x32
    f16c:	add	r7, r3, #60	; 0x3c
    f170:	add	ip, r3, #70	; 0x46
    f174:	add	r3, r3, #80	; 0x50
    f178:	str	r9, [r6, #8]
    f17c:	cmp	r3, r1
    f180:	str	fp, [r6, #12]
    f184:	str	sl, [r6, #16]
    f188:	str	r4, [r6, #20]
    f18c:	str	lr, [r6, #24]
    f190:	str	r7, [r6, #28]
    f194:	str	ip, [r6, #32]!
    f198:	bne	f154 <close@plt+0x6828>
    f19c:	sub	r6, r1, #20
    f1a0:	movw	r0, #52429	; 0xcccd
    f1a4:	movt	r0, #19660	; 0x4ccc
    f1a8:	add	r2, r8, #4096	; 0x1000
    f1ac:	lsr	r5, r6, #1
    f1b0:	mov	r3, #20
    f1b4:	cmp	r3, r1
    f1b8:	mov	r9, #10
    f1bc:	mul	fp, r0, r5
    f1c0:	str	r9, [r2, #4]!
    f1c4:	and	sl, fp, #7
    f1c8:	beq	f288 <close@plt+0x695c>
    f1cc:	cmp	sl, #0
    f1d0:	beq	f240 <close@plt+0x6914>
    f1d4:	cmp	sl, #1
    f1d8:	beq	f230 <close@plt+0x6904>
    f1dc:	cmp	sl, #2
    f1e0:	beq	f228 <close@plt+0x68fc>
    f1e4:	cmp	sl, #3
    f1e8:	beq	f220 <close@plt+0x68f4>
    f1ec:	cmp	sl, #4
    f1f0:	beq	f218 <close@plt+0x68ec>
    f1f4:	cmp	sl, #5
    f1f8:	beq	f210 <close@plt+0x68e4>
    f1fc:	cmp	sl, #6
    f200:	strne	r3, [r2, #4]!
    f204:	movne	r3, #30
    f208:	str	r3, [r2, #4]!
    f20c:	add	r3, r3, #10
    f210:	str	r3, [r2, #4]!
    f214:	add	r3, r3, #10
    f218:	str	r3, [r2, #4]!
    f21c:	add	r3, r3, #10
    f220:	str	r3, [r2, #4]!
    f224:	add	r3, r3, #10
    f228:	str	r3, [r2, #4]!
    f22c:	add	r3, r3, #10
    f230:	str	r3, [r2, #4]!
    f234:	add	r3, r3, #10
    f238:	cmp	r3, r1
    f23c:	beq	f288 <close@plt+0x695c>
    f240:	str	r3, [r2, #4]
    f244:	add	r7, r3, #10
    f248:	add	r6, r3, #20
    f24c:	add	r5, r3, #30
    f250:	add	r4, r3, #40	; 0x28
    f254:	add	lr, r3, #50	; 0x32
    f258:	add	ip, r3, #60	; 0x3c
    f25c:	add	r0, r3, #70	; 0x46
    f260:	add	r3, r3, #80	; 0x50
    f264:	str	r7, [r2, #8]
    f268:	cmp	r3, r1
    f26c:	str	r6, [r2, #12]
    f270:	str	r5, [r2, #16]
    f274:	str	r4, [r2, #20]
    f278:	str	lr, [r2, #24]
    f27c:	str	ip, [r2, #28]
    f280:	str	r0, [r2, #32]!
    f284:	bne	f240 <close@plt+0x6914>
    f288:	ldrb	r1, [r8, #16]
    f28c:	mov	r2, #1
    f290:	ldr	r0, [sp, #68]	; 0x44
    f294:	str	r2, [r8]
    f298:	strb	r1, [r0, #4]
    f29c:	ldr	r9, [r8, #20]
    f2a0:	strb	r9, [r0, #7]
    f2a4:	ldrb	sl, [r8, #32]
    f2a8:	strb	sl, [r0, #6]
    f2ac:	ldrb	r3, [r8, #17]
    f2b0:	strb	r3, [r0, #5]
    f2b4:	ldr	r7, [r8, #28]
    f2b8:	strb	r7, [r0, #8]
    f2bc:	ldrb	r6, [r8, #34]	; 0x22
    f2c0:	strb	r6, [r0, #9]
    f2c4:	bl	d8b0 <close@plt+0x4f84>
    f2c8:	ldr	r6, [sp, #72]	; 0x48
    f2cc:	ldr	r3, [sp, #76]	; 0x4c
    f2d0:	cmp	r6, #0
    f2d4:	strb	r3, [r8, #38]	; 0x26
    f2d8:	strh	r0, [r8, #36]	; 0x24
    f2dc:	bne	dcf4 <close@plt+0x53c8>
    f2e0:	ldr	r0, [sp, #76]	; 0x4c
    f2e4:	b	deec <close@plt+0x55c0>
    f2e8:	cmp	r0, r1, lsl #5
    f2ec:	bgt	f4d0 <close@plt+0x6ba4>
    f2f0:	ldrb	r3, [sl, #2]
    f2f4:	cmp	r4, #3
    f2f8:	ldrb	r0, [sl, #1]
    f2fc:	lsl	ip, r2, #3
    f300:	movne	fp, #32
    f304:	str	ip, [sp, #20]
    f308:	strb	r3, [sp, #225]	; 0xe1
    f30c:	movne	r9, ip
    f310:	strb	r0, [sp, #224]	; 0xe0
    f314:	movne	r3, #16
    f318:	bne	da68 <close@plt+0x513c>
    f31c:	add	fp, r7, #32
    f320:	cmp	ip, fp
    f324:	bcc	dcb8 <close@plt+0x538c>
    f328:	mov	r4, #0
    f32c:	strb	r4, [r8, #39]	; 0x27
    f330:	ldrb	r0, [sl, #4]
    f334:	mov	r6, #2
    f338:	cmp	r6, #1
    f33c:	sub	r9, r1, #1
    f340:	mov	r3, #1
    f344:	lsr	r0, r0, #7
    f348:	strb	r0, [r8, #39]	; 0x27
    f34c:	beq	f3f8 <close@plt+0x6acc>
    f350:	cmp	r6, #2
    f354:	beq	f370 <close@plt+0x6a44>
    f358:	ldrb	r2, [sl, #4]
    f35c:	ubfx	ip, r2, #6, #1
    f360:	orr	r4, r0, ip, lsl r3
    f364:	mov	r3, #2
    f368:	uxtb	r0, r4
    f36c:	strb	r0, [r8, #39]	; 0x27
    f370:	ldrb	r6, [sl, #4]
    f374:	rsb	r2, r3, #7
    f378:	asr	ip, r6, r2
    f37c:	and	r4, ip, #1
    f380:	orr	r0, r0, r4, lsl r3
    f384:	add	r3, r3, #1
    f388:	uxtb	r0, r0
    f38c:	strb	r0, [r8, #39]	; 0x27
    f390:	b	f3f8 <close@plt+0x6acc>
    f394:	ldrb	r6, [sl, #4]
    f398:	rsb	r5, r2, #7
    f39c:	add	ip, r2, #1
    f3a0:	add	r0, r3, #3
    f3a4:	add	r3, r3, #4
    f3a8:	asr	r6, r6, r5
    f3ac:	rsb	r5, ip, #7
    f3b0:	and	r6, r6, #1
    f3b4:	orr	r2, r4, r6, lsl r2
    f3b8:	rsb	r6, r0, #7
    f3bc:	uxtb	r2, r2
    f3c0:	strb	r2, [r8, #39]	; 0x27
    f3c4:	ldrb	r4, [sl, #4]
    f3c8:	asr	r4, r4, r5
    f3cc:	and	r4, r4, #1
    f3d0:	orr	ip, r2, r4, lsl ip
    f3d4:	uxtb	r2, ip
    f3d8:	strb	r2, [r8, #39]	; 0x27
    f3dc:	ldrb	r4, [sl, #4]
    f3e0:	asr	r6, r4, r6
    f3e4:	and	ip, r6, #1
    f3e8:	orr	r0, r2, ip, lsl r0
    f3ec:	uxtb	r2, r0
    f3f0:	strb	r2, [r8, #39]	; 0x27
    f3f4:	mov	r0, r2
    f3f8:	ldrb	r6, [sl, #4]
    f3fc:	rsb	ip, r3, #7
    f400:	add	r2, r3, #1
    f404:	cmp	r2, r9
    f408:	asr	r4, r6, ip
    f40c:	and	r6, r4, #1
    f410:	orr	r0, r0, r6, lsl r3
    f414:	uxtb	r4, r0
    f418:	strb	r4, [r8, #39]	; 0x27
    f41c:	bne	f394 <close@plt+0x6a68>
    f420:	cmp	r7, #4
    f424:	beq	f494 <close@plt+0x6b68>
    f428:	ldrb	r7, [sl, #4]
    f42c:	strb	r7, [sp, #226]	; 0xe2
    f430:	add	r3, r1, #16
    f434:	ldr	r9, [sp, #20]
    f438:	b	da68 <close@plt+0x513c>
    f43c:	ldrb	r4, [r8, #24]
    f440:	mvn	r3, #4
    f444:	mov	r1, r4
    f448:	b	e36c <close@plt+0x5a40>
    f44c:	mov	r3, r0
    f450:	b	e61c <close@plt+0x5cf0>
    f454:	mov	r3, r0
    f458:	b	e318 <close@plt+0x59ec>
    f45c:	mvn	sl, #2
    f460:	str	sl, [sp, #76]	; 0x4c
    f464:	b	dcc0 <close@plt+0x5394>
    f468:	mov	r3, #12
    f46c:	strb	r3, [r8, #18]
    f470:	b	d9dc <close@plt+0x50b0>
    f474:	add	r1, sp, #224	; 0xe0
    f478:	mov	ip, #15
    f47c:	b	e810 <close@plt+0x5ee4>
    f480:	mvn	r0, #4
    f484:	b	deec <close@plt+0x55c0>
    f488:	mvn	r7, #1
    f48c:	str	r7, [sp, #76]	; 0x4c
    f490:	b	dcc0 <close@plt+0x5394>
    f494:	ldrb	r9, [sl, #4]
    f498:	bic	r3, r9, #15
    f49c:	strb	r3, [sp, #226]	; 0xe2
    f4a0:	b	f430 <close@plt+0x6b04>
    f4a4:	ldr	r7, [sp, #72]	; 0x48
    f4a8:	lsr	r1, r5, #8
    f4ac:	ldr	ip, [sp, #72]	; 0x48
    f4b0:	strb	r1, [r7], #2
    f4b4:	strb	r5, [ip, #1]
    f4b8:	b	f00c <close@plt+0x66e0>
    f4bc:	mov	r0, #1
    f4c0:	mov	r1, #0
    f4c4:	strd	r0, [sp]
    f4c8:	b	ef94 <close@plt+0x6668>
    f4cc:	bl	8848 <__stack_chk_fail@plt>
    f4d0:	mvn	r6, #3
    f4d4:	str	r6, [sp, #76]	; 0x4c
    f4d8:	b	dcc0 <close@plt+0x5394>
    f4dc:	mov	r4, r2
    f4e0:	ldrb	r3, [r8, #18]
    f4e4:	mov	r1, r2
    f4e8:	b	e664 <close@plt+0x5d38>
    f4ec:	mov	r4, r2
    f4f0:	ldrb	r3, [r8, #18]
    f4f4:	mov	r1, r2
    f4f8:	b	e368 <close@plt+0x5a3c>
    f4fc:	push	{lr}		; (str lr, [sp, #-4]!)
    f500:	sub	sp, sp, #12
    f504:	mov	r3, #0
    f508:	str	r3, [sp]
    f50c:	str	r3, [sp, #4]
    f510:	bl	d90c <close@plt+0x4fe0>
    f514:	add	sp, sp, #12
    f518:	pop	{pc}		; (ldr pc, [sp], #4)
    f51c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f520:	cmp	r1, #0
    f524:	cmpne	r0, #0
    f528:	sub	sp, sp, #28
    f52c:	mov	r6, r1
    f530:	mov	r5, r0
    f534:	movne	r1, #0
    f538:	moveq	r1, #1
    f53c:	mov	r9, r2
    f540:	str	r3, [sp, #12]
    f544:	beq	f910 <close@plt+0x6fe4>
    f548:	ldr	r2, [sp, #68]	; 0x44
    f54c:	ldr	r4, [r0, #12]
    f550:	cmp	r2, #0
    f554:	strne	r1, [r2]
    f558:	ldr	r8, [r4]
    f55c:	cmp	r8, #0
    f560:	beq	f6c4 <close@plt+0x6d98>
    f564:	ldrb	r7, [r4, #34]	; 0x22
    f568:	ldrb	r3, [r0, #9]
    f56c:	cmp	r7, r3
    f570:	beq	f584 <close@plt+0x6c58>
    f574:	bl	d780 <close@plt+0x4e54>
    f578:	strb	r0, [r4, #38]	; 0x26
    f57c:	ldrb	sl, [r5, #9]
    f580:	strb	sl, [r4, #34]	; 0x22
    f584:	ldrh	r1, [r4, #36]	; 0x24
    f588:	cmp	r1, r9
    f58c:	movhi	r0, #0
    f590:	bhi	f794 <close@plt+0x6e68>
    f594:	ldr	r9, [sp, #12]
    f598:	cmp	r9, #0
    f59c:	beq	f918 <close@plt+0x6fec>
    f5a0:	ldrb	r8, [r4, #38]	; 0x26
    f5a4:	ldr	r7, [sp, #64]	; 0x40
    f5a8:	cmp	r8, r7
    f5ac:	bhi	f918 <close@plt+0x6fec>
    f5b0:	ldrb	r3, [r4, #33]	; 0x21
    f5b4:	ldrb	r5, [r5, #10]
    f5b8:	cmp	r3, #8
    f5bc:	beq	f8fc <close@plt+0x6fd0>
    f5c0:	cmp	r5, #1
    f5c4:	movweq	r5, #5516	; 0x158c
    f5c8:	movwne	r5, #5512	; 0x1588
    f5cc:	ldr	sl, [r4, r5]
    f5d0:	ldrb	lr, [r4, #18]
    f5d4:	movw	fp, #4176	; 0x1050
    f5d8:	ldrb	ip, [r4, #24]
    f5dc:	add	r2, r4, #4160	; 0x1040
    f5e0:	ldr	r0, [r4, fp]
    f5e4:	mov	r1, r6
    f5e8:	mul	r3, r3, lr
    f5ec:	str	ip, [sp]
    f5f0:	add	r2, r2, #32
    f5f4:	add	r6, r4, #16
    f5f8:	blx	sl
    f5fc:	ldrb	sl, [r4, #33]	; 0x21
    f600:	str	r6, [sp, #20]
    f604:	cmp	sl, #4
    f608:	str	r0, [r4, fp]
    f60c:	beq	f840 <close@plt+0x6f14>
    f610:	cmp	sl, #8
    f614:	bne	f79c <close@plt+0x6e70>
    f618:	ldrb	lr, [r4, #24]
    f61c:	cmp	lr, #0
    f620:	beq	f934 <close@plt+0x7008>
    f624:	ldrb	r1, [r4, #18]
    f628:	add	r8, r4, #4160	; 0x1040
    f62c:	add	fp, r8, #16
    f630:	mov	ip, r0
    f634:	mov	r8, #0
    f638:	add	r9, r4, #112	; 0x70
    f63c:	str	r9, [sp, #16]
    f640:	sub	r7, ip, #32
    f644:	mov	r3, #328	; 0x148
    f648:	cmp	r1, #0
    f64c:	mov	r2, r1
    f650:	smlabb	r5, sl, r1, r7
    f654:	smulbb	r6, r1, sl
    f658:	mla	ip, r3, r8, r5
    f65c:	add	r0, ip, #8
    f660:	add	r5, fp, r0, lsl #1
    f664:	beq	f6a8 <close@plt+0x6d7c>
    f668:	mov	r7, r9
    f66c:	mov	r6, #0
    f670:	mov	r0, r5
    f674:	mov	r1, r7
    f678:	mov	r2, #16
    f67c:	ldr	r3, [fp, #1332]	; 0x534
    f680:	blx	r3
    f684:	ldrb	r2, [r4, #18]
    f688:	add	r6, r6, #4
    f68c:	sub	r5, r5, #64	; 0x40
    f690:	cmp	r6, r2
    f694:	add	r7, r7, #256	; 0x100
    f698:	blt	f670 <close@plt+0x6d44>
    f69c:	ldrb	lr, [r4, #24]
    f6a0:	lsl	r6, r2, #3
    f6a4:	mov	r1, r2
    f6a8:	add	r8, r8, #1
    f6ac:	add	r9, r9, #32
    f6b0:	cmp	r8, lr
    f6b4:	bge	f804 <close@plt+0x6ed8>
    f6b8:	movw	r2, #4176	; 0x1050
    f6bc:	ldr	ip, [r4, r2]
    f6c0:	b	f640 <close@plt+0x6d14>
    f6c4:	ldrb	fp, [r0, #4]
    f6c8:	add	r7, r4, #4160	; 0x1040
    f6cc:	strb	fp, [r4, #16]
    f6d0:	ldrb	ip, [r5, #7]
    f6d4:	str	ip, [r4, #20]
    f6d8:	ldrb	lr, [r5, #7]
    f6dc:	cmp	lr, #0
    f6e0:	movne	lr, #2
    f6e4:	moveq	lr, #1
    f6e8:	strb	lr, [r4, #24]
    f6ec:	ldrb	r1, [r5, #8]
    f6f0:	str	r1, [r4, #28]
    f6f4:	ldrb	r2, [r5, #6]
    f6f8:	strb	r2, [r4, #32]
    f6fc:	ldrb	r3, [r5, #6]
    f700:	cmp	r3, #0
    f704:	moveq	r3, #4
    f708:	movne	r3, #8
    f70c:	strb	r3, [r4, #33]	; 0x21
    f710:	ldrb	sl, [r5, #5]
    f714:	strb	sl, [r4, #17]
    f718:	ldrb	fp, [r5, #5]
    f71c:	add	ip, fp, #1
    f720:	lsl	lr, ip, #2
    f724:	strb	lr, [r4, #18]
    f728:	ldrb	r1, [r5, #9]
    f72c:	strb	r1, [r4, #34]	; 0x22
    f730:	bl	d8b0 <close@plt+0x4f84>
    f734:	strh	r0, [r4, #36]	; 0x24
    f738:	mov	r0, r5
    f73c:	bl	d780 <close@plt+0x4e54>
    f740:	mov	r1, r8
    f744:	mov	r2, #1312	; 0x520
    f748:	add	r8, r7, #16
    f74c:	strb	r0, [r4, #38]	; 0x26
    f750:	add	r0, r7, #32
    f754:	bl	88f0 <memset@plt>
    f758:	ldrb	r7, [r4, #33]	; 0x21
    f75c:	movw	r2, #4176	; 0x1050
    f760:	mov	r0, r8
    f764:	rsb	r3, r7, r7, lsl #29
    f768:	rsb	sl, r7, r3, lsl #3
    f76c:	add	fp, sl, #328	; 0x148
    f770:	bic	ip, fp, #7
    f774:	str	ip, [r4, r2]
    f778:	bl	12fe4 <close@plt+0xa6b8>
    f77c:	ldrh	r1, [r4, #36]	; 0x24
    f780:	mov	r0, #1
    f784:	str	r0, [r4]
    f788:	cmp	r1, r9
    f78c:	movhi	r0, #0
    f790:	bls	f594 <close@plt+0x6c68>
    f794:	add	sp, sp, #28
    f798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f79c:	ldrb	r2, [r4, #18]
    f7a0:	mvn	r6, #4
    f7a4:	add	r0, r4, #112	; 0x70
    f7a8:	str	r0, [sp, #16]
    f7ac:	ldr	r9, [r4, #20]
    f7b0:	cmp	r9, #3
    f7b4:	beq	f814 <close@plt+0x6ee8>
    f7b8:	movw	ip, #5528	; 0x1598
    f7bc:	ldrb	r3, [r4, #24]
    f7c0:	ldr	r0, [sp, #16]
    f7c4:	add	r1, r4, #48	; 0x30
    f7c8:	str	sl, [sp]
    f7cc:	ldr	r5, [r4, ip]
    f7d0:	blx	r5
    f7d4:	ldr	r0, [sp, #12]
    f7d8:	ldr	r1, [sp, #20]
    f7dc:	mov	r2, #0
    f7e0:	bl	b368 <close@plt+0x2a3c>
    f7e4:	ldr	r2, [sp, #68]	; 0x44
    f7e8:	cmp	r2, #0
    f7ec:	strne	r0, [r2]
    f7f0:	ldrb	r4, [r4, #24]
    f7f4:	mul	r3, r6, r4
    f7f8:	lsl	r0, r3, #1
    f7fc:	add	sp, sp, #28
    f800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f804:	ldr	r9, [r4, #20]
    f808:	ldrb	sl, [r4, #33]	; 0x21
    f80c:	cmp	r9, #3
    f810:	bne	f7b8 <close@plt+0x6e8c>
    f814:	movw	fp, #5532	; 0x159c
    f818:	add	r1, r4, #48	; 0x30
    f81c:	ldr	r0, [sp, #16]
    f820:	mov	r3, sl
    f824:	ldr	r7, [r4, fp]
    f828:	blx	r7
    f82c:	ldr	r1, [sp, #20]
    f830:	mov	r2, r0
    f834:	ldr	r0, [sp, #12]
    f838:	bl	b368 <close@plt+0x2a3c>
    f83c:	b	f7e4 <close@plt+0x6eb8>
    f840:	ldrb	lr, [r4, #24]
    f844:	cmp	lr, #0
    f848:	beq	f920 <close@plt+0x6ff4>
    f84c:	add	r3, r4, #112	; 0x70
    f850:	str	r3, [sp, #16]
    f854:	ldrb	r1, [r4, #18]
    f858:	add	r5, r4, #4160	; 0x1040
    f85c:	ldr	r8, [sp, #16]
    f860:	add	r9, r4, #5504	; 0x1580
    f864:	add	r7, r5, #16
    f868:	mov	r6, r0
    f86c:	str	r7, [sp, #8]
    f870:	mov	r7, #0
    f874:	sub	r0, r6, #16
    f878:	mov	fp, #328	; 0x148
    f87c:	cmp	r1, #0
    f880:	mov	r2, r1
    f884:	smlabb	ip, sl, r1, r0
    f888:	ldr	r0, [sp, #8]
    f88c:	smulbb	r6, r1, sl
    f890:	mla	r3, fp, r7, ip
    f894:	add	r5, r3, #8
    f898:	add	r5, r0, r5, lsl #1
    f89c:	beq	f8e0 <close@plt+0x6fb4>
    f8a0:	mov	fp, r8
    f8a4:	mov	r6, #0
    f8a8:	mov	r0, r5
    f8ac:	mov	r1, fp
    f8b0:	mov	r2, #16
    f8b4:	ldr	ip, [r9]
    f8b8:	blx	ip
    f8bc:	ldrb	r2, [r4, #18]
    f8c0:	add	r6, r6, #4
    f8c4:	sub	r5, r5, #32
    f8c8:	cmp	r6, r2
    f8cc:	add	fp, fp, #256	; 0x100
    f8d0:	blt	f8a8 <close@plt+0x6f7c>
    f8d4:	ldrb	lr, [r4, #24]
    f8d8:	lsl	r6, r2, #2
    f8dc:	mov	r1, r2
    f8e0:	add	r7, r7, #1
    f8e4:	add	r8, r8, #32
    f8e8:	cmp	r7, lr
    f8ec:	bge	f804 <close@plt+0x6ed8>
    f8f0:	movw	r0, #4176	; 0x1050
    f8f4:	ldr	r6, [r4, r0]
    f8f8:	b	f874 <close@plt+0x6f48>
    f8fc:	cmp	r5, #1
    f900:	movweq	r5, #5524	; 0x1594
    f904:	movwne	r5, #5520	; 0x1590
    f908:	ldr	sl, [r4, r5]
    f90c:	b	f5d0 <close@plt+0x6ca4>
    f910:	mvn	r0, #4
    f914:	b	f794 <close@plt+0x6e68>
    f918:	mvn	r0, #27
    f91c:	b	f794 <close@plt+0x6e68>
    f920:	ldrb	r2, [r4, #18]
    f924:	add	fp, r4, #112	; 0x70
    f928:	str	fp, [sp, #16]
    f92c:	lsl	r6, r2, #2
    f930:	b	f7ac <close@plt+0x6e80>
    f934:	ldrb	r2, [r4, #18]
    f938:	add	r1, r4, #112	; 0x70
    f93c:	str	r1, [sp, #16]
    f940:	lsl	r6, r2, #3
    f944:	b	f7ac <close@plt+0x6e80>
    f948:	cmp	r0, #0
    f94c:	bxeq	lr
    f950:	ldr	r0, [r0, #12]
    f954:	cmp	r0, #0
    f958:	movwne	r3, #5536	; 0x15a0
    f95c:	ldrne	r0, [r0, r3]
    f960:	bx	lr
    f964:	push	{r4, lr}
    f968:	subs	r4, r0, #0
    f96c:	beq	f9c8 <close@plt+0x709c>
    f970:	ldr	r0, [r4, #12]
    f974:	cmp	r0, #0
    f978:	beq	f9c8 <close@plt+0x709c>
    f97c:	ldr	r3, [r0]
    f980:	cmp	r3, #1
    f984:	beq	f9b8 <close@plt+0x708c>
    f988:	mov	r2, #2
    f98c:	mov	r0, #0
    f990:	mov	r1, #1
    f994:	mov	ip, #3
    f998:	mov	r3, #32
    f99c:	strb	r0, [r4, #10]
    f9a0:	strb	r2, [r4, #4]
    f9a4:	strb	r2, [r4, #7]
    f9a8:	strb	r1, [r4, #6]
    f9ac:	strb	ip, [r4, #5]
    f9b0:	strb	r3, [r4, #9]
    f9b4:	pop	{r4, pc}
    f9b8:	mov	r1, #0
    f9bc:	movw	r2, #5552	; 0x15b0
    f9c0:	bl	88f0 <memset@plt>
    f9c4:	b	f988 <close@plt+0x705c>
    f9c8:	mvn	r0, #4
    f9cc:	pop	{r4, pc}
    f9d0:	ldr	ip, [pc, #2492]	; 10394 <close@plt+0x7a68>
    f9d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f9d8:	add	r5, pc, ip
    f9dc:	ldr	r4, [pc, #2484]	; 10398 <close@plt+0x7a6c>
    f9e0:	subs	fp, r2, #0
    f9e4:	mov	r2, r5
    f9e8:	sub	sp, sp, #172	; 0xac
    f9ec:	sub	r6, r3, #1
    f9f0:	ldr	r2, [r5, r4]
    f9f4:	ldr	r7, [r2]
    f9f8:	str	r2, [sp, #28]
    f9fc:	str	r7, [sp, #164]	; 0xa4
    fa00:	ble	10380 <close@plt+0x7a54>
    fa04:	lsl	r7, r6, #2
    fa08:	add	sl, r6, fp, lsl #4
    fa0c:	add	r5, r0, r7
    fa10:	mov	r2, #32768	; 0x8000
    fa14:	add	r4, r0, sl, lsl #2
    fa18:	mov	ip, r2
    fa1c:	ldr	sl, [r5]
    fa20:	rsb	r8, r5, r4
    fa24:	ldr	r9, [r5, #32]
    fa28:	sub	r8, r8, #64	; 0x40
    fa2c:	cmp	sl, #0
    fa30:	rsblt	sl, sl, #0
    fa34:	ubfx	r8, r8, #6, #2
    fa38:	cmp	r9, #0
    fa3c:	rsblt	r9, r9, #0
    fa40:	cmp	sl, #0
    fa44:	bne	10344 <close@plt+0x7a18>
    fa48:	cmp	r9, #0
    fa4c:	add	r5, r5, #64	; 0x40
    fa50:	subne	r2, r9, #1
    fa54:	orrne	r2, r2, #32768	; 0x8000
    fa58:	cmp	r5, r4
    fa5c:	beq	fbec <close@plt+0x72c0>
    fa60:	cmp	r8, #0
    fa64:	beq	fb1c <close@plt+0x71f0>
    fa68:	cmp	r8, #1
    fa6c:	beq	fae0 <close@plt+0x71b4>
    fa70:	cmp	r8, #2
    fa74:	beq	faac <close@plt+0x7180>
    fa78:	ldr	sl, [r5]
    fa7c:	add	r5, r5, #64	; 0x40
    fa80:	ldr	r9, [r5, #-32]	; 0xffffffe0
    fa84:	cmp	sl, #0
    fa88:	rsblt	sl, sl, #0
    fa8c:	cmp	r9, #0
    fa90:	rsblt	r9, r9, #0
    fa94:	cmp	sl, #0
    fa98:	subne	sl, sl, #1
    fa9c:	orrne	ip, ip, sl
    faa0:	cmp	r9, #0
    faa4:	subne	r9, r9, #1
    faa8:	orrne	r2, r2, r9
    faac:	ldr	sl, [r5]
    fab0:	add	r5, r5, #64	; 0x40
    fab4:	ldr	r8, [r5, #-32]	; 0xffffffe0
    fab8:	cmp	sl, #0
    fabc:	rsblt	sl, sl, #0
    fac0:	cmp	r8, #0
    fac4:	rsblt	r8, r8, #0
    fac8:	cmp	sl, #0
    facc:	subne	sl, sl, #1
    fad0:	orrne	ip, ip, sl
    fad4:	cmp	r8, #0
    fad8:	subne	r8, r8, #1
    fadc:	orrne	r2, r2, r8
    fae0:	ldr	r9, [r5]
    fae4:	add	r5, r5, #64	; 0x40
    fae8:	ldr	sl, [r5, #-32]	; 0xffffffe0
    faec:	cmp	r9, #0
    faf0:	rsblt	r9, r9, #0
    faf4:	cmp	sl, #0
    faf8:	rsblt	sl, sl, #0
    fafc:	cmp	r9, #0
    fb00:	subne	r9, r9, #1
    fb04:	orrne	ip, ip, r9
    fb08:	cmp	sl, #0
    fb0c:	subne	sl, sl, #1
    fb10:	orrne	r2, r2, sl
    fb14:	cmp	r5, r4
    fb18:	beq	fbec <close@plt+0x72c0>
    fb1c:	ldr	r9, [r5]
    fb20:	add	sl, r5, #64	; 0x40
    fb24:	ldr	r8, [r5, #32]
    fb28:	cmp	r9, #0
    fb2c:	rsblt	r9, r9, #0
    fb30:	cmp	r8, #0
    fb34:	rsblt	r8, r8, #0
    fb38:	cmp	r9, #0
    fb3c:	subne	r9, r9, #1
    fb40:	orrne	ip, ip, r9
    fb44:	cmp	r8, #0
    fb48:	ldr	r9, [r5, #64]	; 0x40
    fb4c:	subne	r8, r8, #1
    fb50:	ldr	r5, [sl, #32]
    fb54:	orrne	r2, r2, r8
    fb58:	cmp	r9, #0
    fb5c:	rsblt	r9, r9, #0
    fb60:	cmp	r5, #0
    fb64:	rsblt	r5, r5, #0
    fb68:	cmp	r9, #0
    fb6c:	subne	r8, r9, #1
    fb70:	orrne	ip, ip, r8
    fb74:	cmp	r5, #0
    fb78:	ldr	r9, [sl, #64]	; 0x40
    fb7c:	subne	r5, r5, #1
    fb80:	ldr	r8, [sl, #128]	; 0x80
    fb84:	orrne	r2, r2, r5
    fb88:	ldr	r5, [sl, #96]	; 0x60
    fb8c:	cmp	r9, #0
    fb90:	rsblt	r9, r9, #0
    fb94:	cmp	r5, #0
    fb98:	rsblt	r5, r5, #0
    fb9c:	cmp	r9, #0
    fba0:	subne	r9, r9, #1
    fba4:	orrne	ip, ip, r9
    fba8:	cmp	r5, #0
    fbac:	subne	r5, r5, #1
    fbb0:	ldr	r9, [sl, #160]	; 0xa0
    fbb4:	orrne	r2, r2, r5
    fbb8:	cmp	r8, #0
    fbbc:	rsblt	r8, r8, #0
    fbc0:	cmp	r9, #0
    fbc4:	rsblt	r9, r9, #0
    fbc8:	cmp	r8, #0
    fbcc:	subne	r8, r8, #1
    fbd0:	add	r5, sl, #192	; 0xc0
    fbd4:	orrne	ip, ip, r8
    fbd8:	cmp	r9, #0
    fbdc:	subne	r9, r9, #1
    fbe0:	orrne	r2, r2, r9
    fbe4:	cmp	r5, r4
    fbe8:	bne	fb1c <close@plt+0x71f0>
    fbec:	clz	r4, ip
    fbf0:	clz	r2, r2
    fbf4:	rsb	r9, r4, #16
    fbf8:	rsb	r8, r2, #16
    fbfc:	add	r7, r1, r7
    fc00:	subs	sl, r3, #2
    fc04:	str	r9, [r1, r6, lsl #2]
    fc08:	str	sl, [sp, #12]
    fc0c:	str	r8, [r7, #32]
    fc10:	bmi	10374 <close@plt+0x7a48>
    fc14:	lsl	r3, r3, #2
    fc18:	add	r9, r1, #32
    fc1c:	add	r8, sp, #36	; 0x24
    fc20:	mov	r5, #0
    fc24:	add	r4, r9, r3
    fc28:	str	r5, [sp, #20]
    fc2c:	str	r4, [sp, #8]
    fc30:	add	r5, r8, fp, lsl #3
    fc34:	add	r4, r0, r3
    fc38:	mov	r6, #1
    fc3c:	add	r1, r1, r3
    fc40:	add	r2, r0, sl, lsl #2
    fc44:	str	r6, [sp, #16]
    fc48:	str	r1, [sp, #4]
    fc4c:	str	r2, [sp]
    fc50:	cmp	fp, #0
    fc54:	ble	10350 <close@plt+0x7a24>
    fc58:	ldr	r6, [sp]
    fc5c:	rsb	r1, r8, r5
    fc60:	sub	r2, r1, #8
    fc64:	ubfx	r7, r2, #3, #2
    fc68:	ldr	r0, [r6]
    fc6c:	ldr	sl, [r6, #32]
    fc70:	eor	r9, r0, r0, asr #31
    fc74:	sub	r9, r9, r0, asr #31
    fc78:	eor	r6, sl, sl, asr #31
    fc7c:	sub	r6, r6, sl, asr #31
    fc80:	asr	r0, r0, #1
    fc84:	asr	r3, sl, #1
    fc88:	cmp	r9, #0
    fc8c:	add	ip, r0, r3
    fc90:	rsb	r1, r3, r0
    fc94:	mov	r0, #32768	; 0x8000
    fc98:	str	ip, [r8]
    fc9c:	str	r1, [r8, #4]
    fca0:	mov	ip, r0
    fca4:	subne	sl, r9, #1
    fca8:	orrne	ip, sl, #32768	; 0x8000
    fcac:	cmp	r6, #0
    fcb0:	add	r3, r8, #8
    fcb4:	subne	r6, r6, #1
    fcb8:	ldr	r2, [sp]
    fcbc:	orrne	r0, r6, #32768	; 0x8000
    fcc0:	cmp	r3, r5
    fcc4:	add	r1, r2, #64	; 0x40
    fcc8:	beq	ff1c <close@plt+0x75f0>
    fccc:	cmp	r7, #0
    fcd0:	beq	fddc <close@plt+0x74b0>
    fcd4:	cmp	r7, #1
    fcd8:	beq	fd84 <close@plt+0x7458>
    fcdc:	cmp	r7, #2
    fce0:	beq	fd34 <close@plt+0x7408>
    fce4:	ldr	r6, [r1]
    fce8:	add	r3, r3, #8
    fcec:	ldr	sl, [r1, #32]
    fcf0:	add	r1, r1, #64	; 0x40
    fcf4:	eor	r9, r6, r6, asr #31
    fcf8:	sub	r9, r9, r6, asr #31
    fcfc:	eor	r7, sl, sl, asr #31
    fd00:	sub	r7, r7, sl, asr #31
    fd04:	cmp	r9, #0
    fd08:	subne	r9, r9, #1
    fd0c:	asr	r6, r6, #1
    fd10:	orrne	ip, ip, r9
    fd14:	cmp	r7, #0
    fd18:	asr	r2, sl, #1
    fd1c:	subne	r7, r7, #1
    fd20:	add	sl, r6, r2
    fd24:	orrne	r0, r0, r7
    fd28:	rsb	r6, r2, r6
    fd2c:	str	sl, [r8, #8]
    fd30:	str	r6, [r3, #-4]
    fd34:	ldr	sl, [r1]
    fd38:	add	r3, r3, #8
    fd3c:	ldr	r2, [r1, #32]
    fd40:	add	r1, r1, #64	; 0x40
    fd44:	eor	r9, sl, sl, asr #31
    fd48:	sub	r9, r9, sl, asr #31
    fd4c:	eor	r7, r2, r2, asr #31
    fd50:	sub	r7, r7, r2, asr #31
    fd54:	cmp	r9, #0
    fd58:	subne	r9, r9, #1
    fd5c:	asr	r6, sl, #1
    fd60:	orrne	ip, ip, r9
    fd64:	cmp	r7, #0
    fd68:	asr	r2, r2, #1
    fd6c:	subne	r7, r7, #1
    fd70:	add	sl, r6, r2
    fd74:	orrne	r0, r0, r7
    fd78:	rsb	r6, r2, r6
    fd7c:	str	sl, [r3, #-8]
    fd80:	str	r6, [r3, #-4]
    fd84:	ldr	sl, [r1]
    fd88:	add	r3, r3, #8
    fd8c:	ldr	r2, [r1, #32]
    fd90:	add	r1, r1, #64	; 0x40
    fd94:	eor	r9, sl, sl, asr #31
    fd98:	sub	r9, r9, sl, asr #31
    fd9c:	eor	r7, r2, r2, asr #31
    fda0:	sub	r7, r7, r2, asr #31
    fda4:	cmp	r9, #0
    fda8:	subne	r9, r9, #1
    fdac:	asr	r6, sl, #1
    fdb0:	asr	r2, r2, #1
    fdb4:	orrne	ip, ip, r9
    fdb8:	cmp	r7, #0
    fdbc:	add	sl, r6, r2
    fdc0:	subne	r7, r7, #1
    fdc4:	str	sl, [r3, #-8]
    fdc8:	rsb	r6, r2, r6
    fdcc:	str	r6, [r3, #-4]
    fdd0:	orrne	r0, r0, r7
    fdd4:	cmp	r3, r5
    fdd8:	beq	ff1c <close@plt+0x75f0>
    fddc:	str	r4, [sp, #24]
    fde0:	ldr	r4, [r1]
    fde4:	ldr	r9, [r1, #32]
    fde8:	eor	r7, r4, r4, asr #31
    fdec:	sub	r7, r7, r4, asr #31
    fdf0:	eor	sl, r9, r9, asr #31
    fdf4:	sub	sl, sl, r9, asr #31
    fdf8:	cmp	r7, #0
    fdfc:	asr	r2, r9, #1
    fe00:	asr	r6, r4, #1
    fe04:	subne	r7, r7, #1
    fe08:	add	r4, r6, r2
    fe0c:	rsb	r9, r2, r6
    fe10:	orrne	ip, ip, r7
    fe14:	add	r2, r1, #64	; 0x40
    fe18:	cmp	sl, #0
    fe1c:	subne	sl, sl, #1
    fe20:	ldr	r7, [r1, #64]	; 0x40
    fe24:	orrne	r0, r0, sl
    fe28:	ldr	sl, [r2, #32]
    fe2c:	str	r9, [r3, #4]
    fe30:	eor	r9, r7, r7, asr #31
    fe34:	sub	r9, r9, r7, asr #31
    fe38:	asr	r6, r7, #1
    fe3c:	add	r1, r3, #8
    fe40:	eor	r7, sl, sl, asr #31
    fe44:	sub	r7, r7, sl, asr #31
    fe48:	cmp	r9, #0
    fe4c:	str	r4, [r3]
    fe50:	asr	r4, sl, #1
    fe54:	add	sl, r6, r4
    fe58:	rsb	r6, r4, r6
    fe5c:	str	sl, [r3, #8]
    fe60:	str	r6, [r1, #4]
    fe64:	subne	r3, r9, #1
    fe68:	orrne	ip, ip, r3
    fe6c:	cmp	r7, #0
    fe70:	ldr	r9, [r2, #64]	; 0x40
    fe74:	subne	r7, r7, #1
    fe78:	ldr	sl, [r2, #96]	; 0x60
    fe7c:	orrne	r0, r0, r7
    fe80:	eor	r7, r9, r9, asr #31
    fe84:	sub	r7, r7, r9, asr #31
    fe88:	eor	r6, sl, sl, asr #31
    fe8c:	sub	r6, r6, sl, asr #31
    fe90:	cmp	r7, #0
    fe94:	asr	r4, r9, #1
    fe98:	asr	r3, sl, #1
    fe9c:	subne	r7, r7, #1
    fea0:	add	r9, r4, r3
    fea4:	rsb	sl, r3, r4
    fea8:	orrne	ip, ip, r7
    feac:	ldr	r4, [r2, #128]	; 0x80
    feb0:	cmp	r6, #0
    feb4:	subne	r6, r6, #1
    feb8:	ldr	r3, [r2, #160]	; 0xa0
    febc:	orrne	r0, r0, r6
    fec0:	eor	r7, r4, r4, asr #31
    fec4:	sub	r7, r7, r4, asr #31
    fec8:	eor	r6, r3, r3, asr #31
    fecc:	sub	r6, r6, r3, asr #31
    fed0:	cmp	r7, #0
    fed4:	subne	r7, r7, #1
    fed8:	str	sl, [r1, #12]
    fedc:	orrne	ip, ip, r7
    fee0:	asr	sl, r4, #1
    fee4:	cmp	r6, #0
    fee8:	asr	r4, r3, #1
    feec:	rsb	r3, r4, sl
    fef0:	subne	r6, r6, #1
    fef4:	str	r3, [r1, #20]
    fef8:	add	r3, r1, #24
    fefc:	orrne	r0, r0, r6
    ff00:	cmp	r3, r5
    ff04:	str	r9, [r1, #8]
    ff08:	add	r9, sl, r4
    ff0c:	str	r9, [r1, #16]
    ff10:	add	r1, r2, #192	; 0xc0
    ff14:	bne	fde0 <close@plt+0x74b4>
    ff18:	ldr	r4, [sp, #24]
    ff1c:	ldr	sl, [r8]
    ff20:	clz	ip, ip
    ff24:	ldr	r2, [r8, #4]
    ff28:	rsb	r3, ip, #16
    ff2c:	cmp	sl, #0
    ff30:	rsblt	sl, sl, #0
    ff34:	ldr	ip, [sp, #8]
    ff38:	ldr	r1, [sp, #4]
    ff3c:	rsb	r7, r8, r5
    ff40:	cmp	r2, #0
    ff44:	rsblt	r2, r2, #0
    ff48:	cmp	sl, #0
    ff4c:	clz	r0, r0
    ff50:	sub	r6, r7, #8
    ff54:	mov	r9, #32768	; 0x8000
    ff58:	rsb	r0, r0, #16
    ff5c:	str	r3, [r1, #-8]
    ff60:	ubfx	r7, r6, #3, #2
    ff64:	str	r0, [ip, #-8]
    ff68:	mov	ip, r9
    ff6c:	subne	sl, sl, #1
    ff70:	orrne	ip, sl, #32768	; 0x8000
    ff74:	cmp	r2, #0
    ff78:	subne	r9, r2, #1
    ff7c:	add	r2, r8, #8
    ff80:	orrne	r9, r9, #32768	; 0x8000
    ff84:	cmp	r2, r5
    ff88:	beq	10118 <close@plt+0x77ec>
    ff8c:	cmp	r7, #0
    ff90:	beq	10048 <close@plt+0x771c>
    ff94:	cmp	r7, #1
    ff98:	beq	1000c <close@plt+0x76e0>
    ff9c:	cmp	r7, #2
    ffa0:	beq	ffd8 <close@plt+0x76ac>
    ffa4:	ldr	r6, [r8, #8]
    ffa8:	add	r2, r2, #8
    ffac:	ldr	r3, [r2, #-4]
    ffb0:	cmp	r6, #0
    ffb4:	rsblt	r6, r6, #0
    ffb8:	cmp	r3, #0
    ffbc:	rsblt	r3, r3, #0
    ffc0:	cmp	r6, #0
    ffc4:	subne	r6, r6, #1
    ffc8:	orrne	ip, ip, r6
    ffcc:	cmp	r3, #0
    ffd0:	subne	r3, r3, #1
    ffd4:	orrne	r9, r9, r3
    ffd8:	ldr	r7, [r2]
    ffdc:	add	r2, r2, #8
    ffe0:	ldr	r1, [r2, #-4]
    ffe4:	cmp	r7, #0
    ffe8:	rsblt	r7, r7, #0
    ffec:	cmp	r1, #0
    fff0:	rsblt	r1, r1, #0
    fff4:	cmp	r7, #0
    fff8:	subne	r7, r7, #1
    fffc:	orrne	ip, ip, r7
   10000:	cmp	r1, #0
   10004:	subne	r1, r1, #1
   10008:	orrne	r9, r9, r1
   1000c:	ldr	sl, [r2]
   10010:	add	r2, r2, #8
   10014:	ldr	r6, [r2, #-4]
   10018:	cmp	sl, #0
   1001c:	rsblt	sl, sl, #0
   10020:	cmp	r6, #0
   10024:	rsblt	r6, r6, #0
   10028:	cmp	sl, #0
   1002c:	subne	sl, sl, #1
   10030:	orrne	ip, ip, sl
   10034:	cmp	r6, #0
   10038:	subne	r6, r6, #1
   1003c:	orrne	r9, r9, r6
   10040:	cmp	r2, r5
   10044:	beq	10118 <close@plt+0x77ec>
   10048:	ldr	r3, [r2]
   1004c:	add	r1, r2, #8
   10050:	ldr	r7, [r2, #4]
   10054:	cmp	r3, #0
   10058:	rsblt	r3, r3, #0
   1005c:	ldr	sl, [r2, #8]
   10060:	cmp	r7, #0
   10064:	rsblt	r7, r7, #0
   10068:	cmp	r3, #0
   1006c:	subne	r3, r3, #1
   10070:	ldr	r2, [r1, #4]
   10074:	orrne	ip, ip, r3
   10078:	cmp	r7, #0
   1007c:	subne	r7, r7, #1
   10080:	orrne	r9, r9, r7
   10084:	cmp	sl, #0
   10088:	rsblt	sl, sl, #0
   1008c:	cmp	r2, #0
   10090:	rsblt	r2, r2, #0
   10094:	cmp	sl, #0
   10098:	subne	r6, sl, #1
   1009c:	orrne	ip, ip, r6
   100a0:	cmp	r2, #0
   100a4:	ldr	r3, [r1, #8]
   100a8:	subne	r2, r2, #1
   100ac:	ldr	r7, [r1, #12]
   100b0:	orrne	r9, r9, r2
   100b4:	cmp	r3, #0
   100b8:	rsblt	r3, r3, #0
   100bc:	cmp	r7, #0
   100c0:	rsblt	r7, r7, #0
   100c4:	cmp	r3, #0
   100c8:	subne	r3, r3, #1
   100cc:	ldr	sl, [r1, #16]
   100d0:	orrne	ip, ip, r3
   100d4:	cmp	r7, #0
   100d8:	subne	r7, r7, #1
   100dc:	ldr	r2, [r1, #20]
   100e0:	orrne	r9, r9, r7
   100e4:	cmp	sl, #0
   100e8:	rsblt	sl, sl, #0
   100ec:	cmp	r2, #0
   100f0:	rsblt	r2, r2, #0
   100f4:	cmp	sl, #0
   100f8:	subne	sl, sl, #1
   100fc:	orrne	ip, ip, sl
   10100:	cmp	r2, #0
   10104:	subne	r2, r2, #1
   10108:	orrne	r9, r9, r2
   1010c:	add	r2, r1, #24
   10110:	cmp	r2, r5
   10114:	bne	10048 <close@plt+0x771c>
   10118:	clz	r9, r9
   1011c:	clz	r1, ip
   10120:	rsb	r3, r9, #16
   10124:	rsb	ip, r1, #16
   10128:	ldr	r9, [sp, #4]
   1012c:	add	sl, r3, ip
   10130:	ldr	r6, [r9, #-8]
   10134:	add	r0, r0, r6
   10138:	cmp	r0, sl
   1013c:	bls	102dc <close@plt+0x79b0>
   10140:	ldr	r1, [sp, #8]
   10144:	cmp	fp, #0
   10148:	ldr	r7, [sp, #20]
   1014c:	ldr	sl, [sp, #16]
   10150:	str	ip, [r9, #-8]
   10154:	mov	ip, #1
   10158:	orr	r2, r7, ip, lsl sl
   1015c:	str	r3, [r1, #-8]
   10160:	str	r2, [sp, #20]
   10164:	ble	102dc <close@plt+0x79b0>
   10168:	ldr	r9, [sp, #36]	; 0x24
   1016c:	cmp	fp, ip
   10170:	ldr	r3, [sp, #40]	; 0x28
   10174:	str	r9, [r4, #-8]
   10178:	str	r3, [r4, #24]
   1017c:	beq	102dc <close@plt+0x79b0>
   10180:	ldr	r6, [sp, #44]	; 0x2c
   10184:	cmp	fp, #2
   10188:	ldr	r0, [sp, #48]	; 0x30
   1018c:	str	r6, [r4, #56]	; 0x38
   10190:	str	r0, [r4, #88]	; 0x58
   10194:	beq	102dc <close@plt+0x79b0>
   10198:	ldr	r7, [sp, #52]	; 0x34
   1019c:	cmp	fp, #3
   101a0:	ldr	ip, [sp, #56]	; 0x38
   101a4:	str	r7, [r4, #120]	; 0x78
   101a8:	str	ip, [r4, #152]	; 0x98
   101ac:	beq	102dc <close@plt+0x79b0>
   101b0:	ldr	sl, [sp, #60]	; 0x3c
   101b4:	cmp	fp, #4
   101b8:	ldr	r2, [sp, #64]	; 0x40
   101bc:	str	sl, [r4, #184]	; 0xb8
   101c0:	str	r2, [r4, #216]	; 0xd8
   101c4:	beq	102dc <close@plt+0x79b0>
   101c8:	ldr	r1, [sp, #68]	; 0x44
   101cc:	cmp	fp, #5
   101d0:	ldr	r9, [sp, #72]	; 0x48
   101d4:	str	r1, [r4, #248]	; 0xf8
   101d8:	str	r9, [r4, #280]	; 0x118
   101dc:	beq	102dc <close@plt+0x79b0>
   101e0:	ldr	r6, [sp, #76]	; 0x4c
   101e4:	cmp	fp, #6
   101e8:	ldr	r3, [sp, #80]	; 0x50
   101ec:	str	r6, [r4, #312]	; 0x138
   101f0:	str	r3, [r4, #344]	; 0x158
   101f4:	beq	102dc <close@plt+0x79b0>
   101f8:	ldr	r0, [sp, #84]	; 0x54
   101fc:	cmp	fp, #7
   10200:	ldr	r7, [sp, #88]	; 0x58
   10204:	str	r0, [r4, #376]	; 0x178
   10208:	str	r7, [r4, #408]	; 0x198
   1020c:	beq	102dc <close@plt+0x79b0>
   10210:	ldr	ip, [sp, #92]	; 0x5c
   10214:	cmp	fp, #8
   10218:	ldr	sl, [sp, #96]	; 0x60
   1021c:	str	ip, [r4, #440]	; 0x1b8
   10220:	str	sl, [r4, #472]	; 0x1d8
   10224:	beq	102dc <close@plt+0x79b0>
   10228:	ldr	r2, [sp, #100]	; 0x64
   1022c:	cmp	fp, #9
   10230:	ldr	r1, [sp, #104]	; 0x68
   10234:	str	r2, [r4, #504]	; 0x1f8
   10238:	str	r1, [r4, #536]	; 0x218
   1023c:	beq	102dc <close@plt+0x79b0>
   10240:	ldr	r9, [sp, #108]	; 0x6c
   10244:	cmp	fp, #10
   10248:	ldr	r6, [sp, #112]	; 0x70
   1024c:	str	r9, [r4, #568]	; 0x238
   10250:	str	r6, [r4, #600]	; 0x258
   10254:	beq	102dc <close@plt+0x79b0>
   10258:	ldr	r0, [sp, #116]	; 0x74
   1025c:	cmp	fp, #11
   10260:	ldr	r3, [sp, #120]	; 0x78
   10264:	str	r0, [r4, #632]	; 0x278
   10268:	str	r3, [r4, #664]	; 0x298
   1026c:	beq	102dc <close@plt+0x79b0>
   10270:	ldr	r7, [sp, #124]	; 0x7c
   10274:	cmp	fp, #12
   10278:	ldr	ip, [sp, #128]	; 0x80
   1027c:	str	r7, [r4, #696]	; 0x2b8
   10280:	str	ip, [r4, #728]	; 0x2d8
   10284:	beq	102dc <close@plt+0x79b0>
   10288:	ldr	sl, [sp, #132]	; 0x84
   1028c:	cmp	fp, #13
   10290:	ldr	r2, [sp, #136]	; 0x88
   10294:	str	sl, [r4, #760]	; 0x2f8
   10298:	str	r2, [r4, #792]	; 0x318
   1029c:	beq	102dc <close@plt+0x79b0>
   102a0:	ldr	r1, [sp, #140]	; 0x8c
   102a4:	cmp	fp, #14
   102a8:	ldr	r9, [sp, #144]	; 0x90
   102ac:	str	r1, [r4, #824]	; 0x338
   102b0:	str	r9, [r4, #856]	; 0x358
   102b4:	beq	102dc <close@plt+0x79b0>
   102b8:	ldr	r6, [sp, #148]	; 0x94
   102bc:	cmp	fp, #15
   102c0:	ldr	r0, [sp, #152]	; 0x98
   102c4:	str	r6, [r4, #888]	; 0x378
   102c8:	str	r0, [r4, #920]	; 0x398
   102cc:	ldrne	r6, [sp, #156]	; 0x9c
   102d0:	ldrne	r0, [sp, #160]	; 0xa0
   102d4:	strne	r6, [r4, #952]	; 0x3b8
   102d8:	strne	r0, [r4, #984]	; 0x3d8
   102dc:	ldr	r3, [sp, #12]
   102e0:	sub	r4, r4, #4
   102e4:	ldr	ip, [sp, #4]
   102e8:	sub	r7, r3, #1
   102ec:	ldr	r2, [sp, #16]
   102f0:	ldr	r9, [sp, #8]
   102f4:	cmn	r7, #1
   102f8:	ldr	r0, [sp]
   102fc:	sub	sl, ip, #4
   10300:	add	r1, r2, #1
   10304:	sub	r6, r9, #4
   10308:	sub	r3, r0, #4
   1030c:	str	r7, [sp, #12]
   10310:	str	sl, [sp, #4]
   10314:	str	r1, [sp, #16]
   10318:	str	r6, [sp, #8]
   1031c:	str	r3, [sp]
   10320:	bne	fc50 <close@plt+0x7324>
   10324:	ldr	r4, [sp, #28]
   10328:	ldr	r5, [sp, #164]	; 0xa4
   1032c:	ldr	r0, [sp, #20]
   10330:	ldr	r8, [r4]
   10334:	cmp	r5, r8
   10338:	bne	10390 <close@plt+0x7a64>
   1033c:	add	sp, sp, #172	; 0xac
   10340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10344:	sub	ip, sl, #1
   10348:	orr	ip, ip, #32768	; 0x8000
   1034c:	b	fa48 <close@plt+0x711c>
   10350:	ldr	r9, [sp, #4]
   10354:	mov	sl, #0
   10358:	ldr	r7, [sp, #8]
   1035c:	mov	r3, sl
   10360:	mov	ip, sl
   10364:	mov	r0, sl
   10368:	str	sl, [r9, #-8]
   1036c:	str	sl, [r7, #-8]
   10370:	b	10130 <close@plt+0x7804>
   10374:	mov	r0, #0
   10378:	str	r0, [sp, #20]
   1037c:	b	10324 <close@plt+0x79f8>
   10380:	mov	r8, #0
   10384:	lsl	r7, r6, #2
   10388:	mov	r9, r8
   1038c:	b	fbfc <close@plt+0x72d0>
   10390:	bl	8848 <__stack_chk_fail@plt>
   10394:	andeq	lr, r0, r0, lsr #12
   10398:	andeq	r0, r0, ip, rrx
   1039c:	cmp	r3, #0
   103a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   103a4:	ldr	r7, [sp, #32]
   103a8:	ble	10624 <close@plt+0x7cf8>
   103ac:	sub	sl, r1, #4
   103b0:	lsl	r4, r2, #6
   103b4:	mov	r9, r0
   103b8:	mov	r8, #0
   103bc:	cmp	r7, #0
   103c0:	ble	10610 <close@plt+0x7ce4>
   103c4:	mov	r0, r9
   103c8:	mov	r6, sl
   103cc:	mov	r5, #0
   103d0:	cmp	r2, #0
   103d4:	ble	1062c <close@plt+0x7d00>
   103d8:	ldr	r1, [r0]
   103dc:	sub	fp, r4, #64	; 0x40
   103e0:	ubfx	fp, fp, #6, #3
   103e4:	mov	ip, #32768	; 0x8000
   103e8:	cmp	r1, #0
   103ec:	rsblt	r1, r1, #0
   103f0:	cmp	r1, #0
   103f4:	subne	ip, r1, #1
   103f8:	orrne	ip, ip, #32768	; 0x8000
   103fc:	mov	r1, #64	; 0x40
   10400:	cmp	r1, r4
   10404:	beq	105f4 <close@plt+0x7cc8>
   10408:	cmp	fp, #0
   1040c:	beq	1050c <close@plt+0x7be0>
   10410:	cmp	fp, #1
   10414:	beq	104e8 <close@plt+0x7bbc>
   10418:	cmp	fp, #2
   1041c:	beq	104cc <close@plt+0x7ba0>
   10420:	cmp	fp, #3
   10424:	beq	104b0 <close@plt+0x7b84>
   10428:	cmp	fp, #4
   1042c:	beq	10494 <close@plt+0x7b68>
   10430:	cmp	fp, #5
   10434:	beq	10478 <close@plt+0x7b4c>
   10438:	cmp	fp, #6
   1043c:	beq	1045c <close@plt+0x7b30>
   10440:	ldr	fp, [r0, #64]	; 0x40
   10444:	add	r1, r1, #64	; 0x40
   10448:	cmp	fp, #0
   1044c:	rsblt	fp, fp, #0
   10450:	cmp	fp, #0
   10454:	subne	fp, fp, #1
   10458:	orrne	ip, ip, fp
   1045c:	ldr	fp, [r0, r1]
   10460:	add	r1, r1, #64	; 0x40
   10464:	cmp	fp, #0
   10468:	rsblt	fp, fp, #0
   1046c:	cmp	fp, #0
   10470:	subne	fp, fp, #1
   10474:	orrne	ip, ip, fp
   10478:	ldr	fp, [r0, r1]
   1047c:	add	r1, r1, #64	; 0x40
   10480:	cmp	fp, #0
   10484:	rsblt	fp, fp, #0
   10488:	cmp	fp, #0
   1048c:	subne	fp, fp, #1
   10490:	orrne	ip, ip, fp
   10494:	ldr	fp, [r0, r1]
   10498:	add	r1, r1, #64	; 0x40
   1049c:	cmp	fp, #0
   104a0:	rsblt	fp, fp, #0
   104a4:	cmp	fp, #0
   104a8:	subne	fp, fp, #1
   104ac:	orrne	ip, ip, fp
   104b0:	ldr	fp, [r0, r1]
   104b4:	add	r1, r1, #64	; 0x40
   104b8:	cmp	fp, #0
   104bc:	rsblt	fp, fp, #0
   104c0:	cmp	fp, #0
   104c4:	subne	fp, fp, #1
   104c8:	orrne	ip, ip, fp
   104cc:	ldr	fp, [r0, r1]
   104d0:	add	r1, r1, #64	; 0x40
   104d4:	cmp	fp, #0
   104d8:	rsblt	fp, fp, #0
   104dc:	cmp	fp, #0
   104e0:	subne	fp, fp, #1
   104e4:	orrne	ip, ip, fp
   104e8:	ldr	fp, [r0, r1]
   104ec:	add	r1, r1, #64	; 0x40
   104f0:	cmp	fp, #0
   104f4:	rsblt	fp, fp, #0
   104f8:	cmp	fp, #0
   104fc:	subne	fp, fp, #1
   10500:	orrne	ip, ip, fp
   10504:	cmp	r1, r4
   10508:	beq	105f4 <close@plt+0x7cc8>
   1050c:	ldr	fp, [r0, r1]
   10510:	add	r1, r1, #64	; 0x40
   10514:	cmp	fp, #0
   10518:	rsblt	fp, fp, #0
   1051c:	cmp	fp, #0
   10520:	subne	fp, fp, #1
   10524:	orrne	ip, ip, fp
   10528:	ldr	fp, [r0, r1]
   1052c:	cmp	fp, #0
   10530:	rsblt	fp, fp, #0
   10534:	cmp	fp, #0
   10538:	subne	fp, fp, #1
   1053c:	orrne	ip, ip, fp
   10540:	add	fp, r1, #64	; 0x40
   10544:	ldr	fp, [r0, fp]
   10548:	cmp	fp, #0
   1054c:	rsblt	fp, fp, #0
   10550:	cmp	fp, #0
   10554:	subne	fp, fp, #1
   10558:	orrne	ip, ip, fp
   1055c:	add	fp, r1, #128	; 0x80
   10560:	ldr	fp, [r0, fp]
   10564:	cmp	fp, #0
   10568:	rsblt	fp, fp, #0
   1056c:	cmp	fp, #0
   10570:	subne	fp, fp, #1
   10574:	orrne	ip, ip, fp
   10578:	add	fp, r1, #192	; 0xc0
   1057c:	ldr	fp, [r0, fp]
   10580:	cmp	fp, #0
   10584:	rsblt	fp, fp, #0
   10588:	cmp	fp, #0
   1058c:	subne	fp, fp, #1
   10590:	orrne	ip, ip, fp
   10594:	add	fp, r1, #256	; 0x100
   10598:	ldr	fp, [r0, fp]
   1059c:	cmp	fp, #0
   105a0:	rsblt	fp, fp, #0
   105a4:	cmp	fp, #0
   105a8:	subne	fp, fp, #1
   105ac:	orrne	ip, ip, fp
   105b0:	add	fp, r1, #320	; 0x140
   105b4:	ldr	fp, [r0, fp]
   105b8:	cmp	fp, #0
   105bc:	rsblt	fp, fp, #0
   105c0:	cmp	fp, #0
   105c4:	subne	fp, fp, #1
   105c8:	orrne	ip, ip, fp
   105cc:	add	fp, r1, #384	; 0x180
   105d0:	add	r1, r1, #448	; 0x1c0
   105d4:	ldr	fp, [r0, fp]
   105d8:	cmp	fp, #0
   105dc:	rsblt	fp, fp, #0
   105e0:	cmp	fp, #0
   105e4:	subne	fp, fp, #1
   105e8:	orrne	ip, ip, fp
   105ec:	cmp	r1, r4
   105f0:	bne	1050c <close@plt+0x7be0>
   105f4:	clz	ip, ip
   105f8:	rsb	ip, ip, #16
   105fc:	add	r5, r5, #1
   10600:	str	ip, [r6, #4]!
   10604:	cmp	r5, r7
   10608:	add	r0, r0, #4
   1060c:	bne	103d0 <close@plt+0x7aa4>
   10610:	add	r8, r8, #1
   10614:	add	sl, sl, #32
   10618:	cmp	r8, r3
   1061c:	add	r9, r9, #32
   10620:	bne	103bc <close@plt+0x7a90>
   10624:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   10628:	bx	lr
   1062c:	mov	ip, #0
   10630:	b	105fc <close@plt+0x7cd0>
   10634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10638:	sub	sp, sp, #28
   1063c:	mov	r4, r1
   10640:	mov	r5, r2
   10644:	ldr	ip, [sp, #64]	; 0x40
   10648:	mov	r8, r3
   1064c:	str	r0, [sp, #16]
   10650:	cmp	ip, #1
   10654:	ble	10830 <close@plt+0x7f04>
   10658:	cmp	r0, r3
   1065c:	blt	1091c <close@plt+0x7ff0>
   10660:	subs	r7, r8, #8
   10664:	bmi	10824 <close@plt+0x7ef8>
   10668:	ldr	r1, [sp, #16]
   1066c:	lsr	r9, r7, #3
   10670:	sub	r8, r8, #16
   10674:	str	r9, [sp, #20]
   10678:	lsl	sl, r1, #1
   1067c:	sub	fp, r8, r9, lsl #3
   10680:	add	r3, r5, sl
   10684:	add	r5, r5, #656	; 0x290
   10688:	add	r2, r5, sl
   1068c:	str	r3, [sp, #4]
   10690:	add	r6, r3, #2
   10694:	str	r2, [sp, #8]
   10698:	add	r5, r3, #4
   1069c:	add	ip, r3, #6
   106a0:	add	r0, r3, #8
   106a4:	add	r1, r3, #10
   106a8:	add	r2, r3, #12
   106ac:	add	r3, r3, #14
   106b0:	str	fp, [sp, #12]
   106b4:	ldrb	sl, [r4, #28]
   106b8:	sub	r7, r7, #8
   106bc:	ldrb	r9, [r4, #29]
   106c0:	add	r4, r4, #32
   106c4:	ldr	r8, [sp, #12]
   106c8:	orr	fp, r9, sl, lsl #8
   106cc:	ldr	sl, [sp, #4]
   106d0:	cmp	r7, r8
   106d4:	add	r8, r6, #640	; 0x280
   106d8:	add	r9, r5, #640	; 0x280
   106dc:	sub	r6, r6, #16
   106e0:	strh	fp, [sl, #-16]!
   106e4:	sub	r5, r5, #16
   106e8:	ldrb	fp, [r4, #-20]	; 0xffffffec
   106ec:	str	sl, [sp, #4]
   106f0:	ldrb	sl, [r4, #-19]	; 0xffffffed
   106f4:	orr	fp, sl, fp, lsl #8
   106f8:	strh	fp, [r6]
   106fc:	ldrb	fp, [r4, #-8]
   10700:	ldrb	sl, [r4, #-7]
   10704:	orr	fp, sl, fp, lsl #8
   10708:	strh	fp, [r5]
   1070c:	ldrb	fp, [r4, #-16]
   10710:	ldrb	sl, [r4, #-15]
   10714:	orr	fp, sl, fp, lsl #8
   10718:	strh	fp, [ip, #-16]
   1071c:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10720:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10724:	orr	fp, sl, fp, lsl #8
   10728:	strh	fp, [r0, #-16]
   1072c:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10730:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10734:	orr	fp, sl, fp, lsl #8
   10738:	strh	fp, [r1, #-16]
   1073c:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10740:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10744:	orr	fp, sl, fp, lsl #8
   10748:	strh	fp, [r2, #-16]
   1074c:	ldrb	fp, [r4, #-12]
   10750:	ldrb	sl, [r4, #-11]
   10754:	orr	fp, sl, fp, lsl #8
   10758:	strh	fp, [r3, #-16]
   1075c:	ldrb	fp, [r4, #-2]
   10760:	ldrb	sl, [r4, #-1]
   10764:	orr	sl, sl, fp, lsl #8
   10768:	ldr	fp, [sp, #8]
   1076c:	strh	sl, [fp, #-16]!
   10770:	str	fp, [sp, #8]
   10774:	ldrb	fp, [r4, #-18]	; 0xffffffee
   10778:	ldrb	sl, [r4, #-17]	; 0xffffffef
   1077c:	orr	fp, sl, fp, lsl #8
   10780:	strh	fp, [r8]
   10784:	ldrb	fp, [r4, #-6]
   10788:	add	r8, ip, #640	; 0x280
   1078c:	ldrb	sl, [r4, #-5]
   10790:	sub	ip, ip, #16
   10794:	orr	fp, sl, fp, lsl #8
   10798:	strh	fp, [r9]
   1079c:	ldrb	fp, [r4, #-14]
   107a0:	add	r9, r0, #640	; 0x280
   107a4:	ldrb	sl, [r4, #-13]
   107a8:	sub	r0, r0, #16
   107ac:	orr	fp, sl, fp, lsl #8
   107b0:	strh	fp, [r8]
   107b4:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   107b8:	add	r8, r1, #640	; 0x280
   107bc:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   107c0:	sub	r1, r1, #16
   107c4:	orr	fp, sl, fp, lsl #8
   107c8:	strh	fp, [r9]
   107cc:	ldrb	fp, [r4, #-22]	; 0xffffffea
   107d0:	add	r9, r2, #640	; 0x280
   107d4:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   107d8:	sub	r2, r2, #16
   107dc:	orr	fp, sl, fp, lsl #8
   107e0:	strh	fp, [r8]
   107e4:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   107e8:	add	r8, r3, #640	; 0x280
   107ec:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   107f0:	sub	r3, r3, #16
   107f4:	orr	fp, sl, fp, lsl #8
   107f8:	strh	fp, [r9]
   107fc:	ldrb	sl, [r4, #-10]
   10800:	ldrb	r9, [r4, #-9]
   10804:	orr	fp, r9, sl, lsl #8
   10808:	strh	fp, [r8]
   1080c:	bne	106b4 <close@plt+0x7d88>
   10810:	ldr	r4, [sp, #16]
   10814:	ldr	r6, [sp, #20]
   10818:	sub	r7, r4, #8
   1081c:	sub	r5, r7, r6, lsl #3
   10820:	str	r5, [sp, #16]
   10824:	ldr	r0, [sp, #16]
   10828:	add	sp, sp, #28
   1082c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10830:	cmp	r0, r3
   10834:	blt	10950 <close@plt+0x8024>
   10838:	cmp	r8, #7
   1083c:	ble	10824 <close@plt+0x7ef8>
   10840:	sub	r0, r8, #8
   10844:	ldr	r9, [sp, #16]
   10848:	lsr	fp, r0, #3
   1084c:	add	r2, fp, #1
   10850:	add	r3, r5, r9, lsl #1
   10854:	add	r7, r3, #2
   10858:	add	r6, r3, #4
   1085c:	add	sl, r4, r2, lsl #4
   10860:	add	r5, r3, #6
   10864:	add	ip, r3, #8
   10868:	add	r0, r3, #10
   1086c:	add	r1, r3, #12
   10870:	add	r2, r3, #14
   10874:	ldrb	r9, [r4, #14]
   10878:	add	r4, r4, #16
   1087c:	ldrb	r8, [r4, #-1]
   10880:	orr	r9, r8, r9, lsl #8
   10884:	strh	r9, [r3, #-16]!
   10888:	ldrb	r9, [r4, #-10]
   1088c:	ldrb	r8, [r4, #-9]
   10890:	orr	r9, r8, r9, lsl #8
   10894:	strh	r9, [r7, #-16]!
   10898:	ldrb	r9, [r4, #-4]
   1089c:	ldrb	r8, [r4, #-3]
   108a0:	orr	r9, r8, r9, lsl #8
   108a4:	strh	r9, [r6, #-16]!
   108a8:	ldrb	r9, [r4, #-8]
   108ac:	ldrb	r8, [r4, #-7]
   108b0:	orr	r9, r8, r9, lsl #8
   108b4:	strh	r9, [r5, #-16]!
   108b8:	ldrb	r9, [r4, #-16]
   108bc:	ldrb	r8, [r4, #-15]
   108c0:	orr	r9, r8, r9, lsl #8
   108c4:	strh	r9, [ip, #-16]!
   108c8:	ldrb	r9, [r4, #-12]
   108cc:	ldrb	r8, [r4, #-11]
   108d0:	orr	r9, r8, r9, lsl #8
   108d4:	strh	r9, [r0, #-16]!
   108d8:	ldrb	r9, [r4, #-14]
   108dc:	ldrb	r8, [r4, #-13]
   108e0:	orr	r9, r8, r9, lsl #8
   108e4:	strh	r9, [r1, #-16]!
   108e8:	ldrb	r9, [r4, #-6]
   108ec:	ldrb	r8, [r4, #-5]
   108f0:	cmp	r4, sl
   108f4:	orr	r9, r8, r9, lsl #8
   108f8:	strh	r9, [r2, #-16]!
   108fc:	bne	10874 <close@plt+0x7f48>
   10900:	ldr	r3, [sp, #16]
   10904:	sub	r7, r3, #8
   10908:	sub	r6, r7, fp, lsl #3
   1090c:	str	r6, [sp, #16]
   10910:	ldr	r0, [sp, #16]
   10914:	add	sp, sp, #28
   10918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1091c:	lsl	fp, r0, #1
   10920:	add	r0, r2, #576	; 0x240
   10924:	add	r1, r2, fp
   10928:	mov	r2, #72	; 0x48
   1092c:	bl	883c <memcpy@plt>
   10930:	add	ip, r5, #656	; 0x290
   10934:	add	r1, ip, fp
   10938:	add	r0, r5, #1232	; 0x4d0
   1093c:	mov	r2, #72	; 0x48
   10940:	bl	883c <memcpy@plt>
   10944:	mov	r0, #288	; 0x120
   10948:	str	r0, [sp, #16]
   1094c:	b	10660 <close@plt+0x7d34>
   10950:	add	r1, r2, r0, lsl #1
   10954:	add	r0, r2, #576	; 0x240
   10958:	mov	r2, #72	; 0x48
   1095c:	mov	fp, #288	; 0x120
   10960:	bl	883c <memcpy@plt>
   10964:	str	fp, [sp, #16]
   10968:	b	10838 <close@plt+0x7f0c>
   1096c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10970:	sub	sp, sp, #68	; 0x44
   10974:	mov	r4, r1
   10978:	mov	r5, r2
   1097c:	ldr	ip, [sp, #104]	; 0x68
   10980:	mov	r8, r3
   10984:	str	r0, [sp, #56]	; 0x38
   10988:	cmp	ip, #1
   1098c:	ble	10d90 <close@plt+0x8464>
   10990:	cmp	r0, r3
   10994:	blt	10f8c <close@plt+0x8660>
   10998:	subs	r1, r8, #16
   1099c:	str	r1, [sp, #40]	; 0x28
   109a0:	bmi	10d84 <close@plt+0x8458>
   109a4:	ldr	r2, [sp, #56]	; 0x38
   109a8:	lsr	sl, r1, #4
   109ac:	str	sl, [sp, #60]	; 0x3c
   109b0:	sub	r8, r8, #32
   109b4:	lsl	fp, r2, #1
   109b8:	add	r9, r5, fp
   109bc:	str	r9, [sp, #44]	; 0x2c
   109c0:	ldr	r2, [sp, #44]	; 0x2c
   109c4:	add	r5, r5, #656	; 0x290
   109c8:	ldr	sl, [sp, #44]	; 0x2c
   109cc:	add	r7, r5, fp
   109d0:	add	r3, r9, #2
   109d4:	add	fp, r2, #12
   109d8:	str	r3, [sp, #36]	; 0x24
   109dc:	add	r6, r9, #4
   109e0:	ldr	r3, [sp, #44]	; 0x2c
   109e4:	add	ip, r9, #6
   109e8:	str	fp, [sp, #28]
   109ec:	add	r0, r9, #8
   109f0:	ldr	fp, [sp, #44]	; 0x2c
   109f4:	add	r1, r9, #10
   109f8:	add	r9, sl, #14
   109fc:	ldr	sl, [sp, #60]	; 0x3c
   10a00:	str	r7, [sp, #48]	; 0x30
   10a04:	add	r5, r3, #20
   10a08:	str	r6, [sp, #12]
   10a0c:	add	r7, r3, #16
   10a10:	str	ip, [sp, #16]
   10a14:	add	r6, r3, #18
   10a18:	str	r0, [sp, #20]
   10a1c:	add	ip, r3, #22
   10a20:	str	r1, [sp, #24]
   10a24:	add	r0, r3, #24
   10a28:	add	r1, r3, #26
   10a2c:	add	r2, r3, #28
   10a30:	add	r3, fp, #30
   10a34:	sub	r8, r8, sl, lsl #4
   10a38:	str	r9, [sp, #32]
   10a3c:	str	r8, [sp, #52]	; 0x34
   10a40:	ldr	r9, [sp, #40]	; 0x28
   10a44:	add	r4, r4, #64	; 0x40
   10a48:	ldrb	sl, [r4, #-4]
   10a4c:	sub	fp, r9, #16
   10a50:	ldrb	r9, [r4, #-3]
   10a54:	ldr	r8, [sp, #52]	; 0x34
   10a58:	orr	r9, r9, sl, lsl #8
   10a5c:	ldr	sl, [sp, #44]	; 0x2c
   10a60:	str	fp, [sp, #40]	; 0x28
   10a64:	cmp	fp, r8
   10a68:	ldr	fp, [sp, #36]	; 0x24
   10a6c:	strh	r9, [sl, #-32]!	; 0xffffffe0
   10a70:	add	r8, fp, #624	; 0x270
   10a74:	ldrb	fp, [r4, #-36]	; 0xffffffdc
   10a78:	str	sl, [sp, #44]	; 0x2c
   10a7c:	ldrb	sl, [r4, #-35]	; 0xffffffdd
   10a80:	ldr	r9, [sp, #12]
   10a84:	orr	sl, sl, fp, lsl #8
   10a88:	ldr	fp, [sp, #36]	; 0x24
   10a8c:	add	r9, r9, #624	; 0x270
   10a90:	str	r9, [sp, #8]
   10a94:	strh	sl, [fp, #-32]	; 0xffffffe0
   10a98:	ldrb	r9, [r4, #-8]
   10a9c:	ldrb	sl, [r4, #-7]
   10aa0:	orr	fp, sl, r9, lsl #8
   10aa4:	ldr	r9, [sp, #12]
   10aa8:	strh	fp, [r9, #-32]	; 0xffffffe0
   10aac:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10ab0:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10ab4:	orr	r9, sl, fp, lsl #8
   10ab8:	ldr	fp, [sp, #16]
   10abc:	strh	r9, [fp, #-32]	; 0xffffffe0
   10ac0:	ldrb	r9, [r4, #-12]
   10ac4:	ldrb	sl, [r4, #-11]
   10ac8:	orr	fp, sl, r9, lsl #8
   10acc:	ldr	r9, [sp, #20]
   10ad0:	strh	fp, [r9, #-32]	; 0xffffffe0
   10ad4:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10ad8:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10adc:	orr	r9, sl, fp, lsl #8
   10ae0:	ldr	fp, [sp, #24]
   10ae4:	strh	r9, [fp, #-32]	; 0xffffffe0
   10ae8:	ldrb	r9, [r4, #-16]
   10aec:	ldrb	sl, [r4, #-15]
   10af0:	orr	fp, sl, r9, lsl #8
   10af4:	ldr	r9, [sp, #28]
   10af8:	strh	fp, [r9, #-32]	; 0xffffffe0
   10afc:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10b00:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10b04:	orr	r9, sl, fp, lsl #8
   10b08:	ldr	fp, [sp, #32]
   10b0c:	strh	r9, [fp, #-32]	; 0xffffffe0
   10b10:	ldrb	r9, [r4, #-20]	; 0xffffffec
   10b14:	ldrb	sl, [r4, #-19]	; 0xffffffed
   10b18:	orr	fp, sl, r9, lsl #8
   10b1c:	strh	fp, [r7, #-32]	; 0xffffffe0
   10b20:	ldrb	r9, [r4, #-52]	; 0xffffffcc
   10b24:	ldrb	sl, [r4, #-51]	; 0xffffffcd
   10b28:	orr	fp, sl, r9, lsl #8
   10b2c:	strh	fp, [r6, #-32]	; 0xffffffe0
   10b30:	ldrb	r9, [r4, #-40]	; 0xffffffd8
   10b34:	ldrb	sl, [r4, #-39]	; 0xffffffd9
   10b38:	orr	fp, sl, r9, lsl #8
   10b3c:	strh	fp, [r5, #-32]	; 0xffffffe0
   10b40:	ldrb	r9, [r4, #-64]	; 0xffffffc0
   10b44:	ldrb	sl, [r4, #-63]	; 0xffffffc1
   10b48:	orr	fp, sl, r9, lsl #8
   10b4c:	strh	fp, [ip, #-32]	; 0xffffffe0
   10b50:	ldrb	r9, [r4, #-44]	; 0xffffffd4
   10b54:	ldrb	sl, [r4, #-43]	; 0xffffffd5
   10b58:	orr	fp, sl, r9, lsl #8
   10b5c:	strh	fp, [r0, #-32]	; 0xffffffe0
   10b60:	ldrb	r9, [r4, #-60]	; 0xffffffc4
   10b64:	ldrb	sl, [r4, #-59]	; 0xffffffc5
   10b68:	orr	fp, sl, r9, lsl #8
   10b6c:	strh	fp, [r1, #-32]	; 0xffffffe0
   10b70:	ldrb	r9, [r4, #-48]	; 0xffffffd0
   10b74:	ldrb	sl, [r4, #-47]	; 0xffffffd1
   10b78:	orr	fp, sl, r9, lsl #8
   10b7c:	strh	fp, [r2, #-32]	; 0xffffffe0
   10b80:	ldrb	r9, [r4, #-56]	; 0xffffffc8
   10b84:	ldrb	sl, [r4, #-55]	; 0xffffffc9
   10b88:	orr	fp, sl, r9, lsl #8
   10b8c:	strh	fp, [r3, #-32]	; 0xffffffe0
   10b90:	ldrb	r9, [r4, #-2]
   10b94:	ldrb	sl, [r4, #-1]
   10b98:	orr	fp, sl, r9, lsl #8
   10b9c:	ldr	r9, [sp, #48]	; 0x30
   10ba0:	strh	fp, [r9, #-32]!	; 0xffffffe0
   10ba4:	ldrb	fp, [r4, #-34]	; 0xffffffde
   10ba8:	ldrb	sl, [r4, #-33]	; 0xffffffdf
   10bac:	str	r9, [sp, #48]	; 0x30
   10bb0:	orr	r9, sl, fp, lsl #8
   10bb4:	strh	r9, [r8]
   10bb8:	ldrb	r9, [r4, #-6]
   10bbc:	ldr	r8, [sp, #36]	; 0x24
   10bc0:	ldrb	sl, [r4, #-5]
   10bc4:	sub	fp, r8, #32
   10bc8:	ldr	r8, [sp, #16]
   10bcc:	orr	sl, sl, r9, lsl #8
   10bd0:	ldr	r9, [sp, #8]
   10bd4:	str	fp, [sp, #36]	; 0x24
   10bd8:	add	fp, r8, #624	; 0x270
   10bdc:	ldr	r8, [sp, #12]
   10be0:	strh	sl, [r9]
   10be4:	str	fp, [sp, #4]
   10be8:	sub	fp, r8, #32
   10bec:	str	fp, [sp, #12]
   10bf0:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   10bf4:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   10bf8:	ldr	r8, [sp, #4]
   10bfc:	orr	fp, sl, fp, lsl #8
   10c00:	ldr	sl, [sp, #16]
   10c04:	ldr	r9, [sp, #20]
   10c08:	strh	fp, [r8]
   10c0c:	sub	fp, sl, #32
   10c10:	str	fp, [sp, #16]
   10c14:	add	r9, r9, #624	; 0x270
   10c18:	ldrb	fp, [r4, #-10]
   10c1c:	ldrb	sl, [r4, #-9]
   10c20:	ldr	r8, [sp, #24]
   10c24:	orr	fp, sl, fp, lsl #8
   10c28:	strh	fp, [r9]
   10c2c:	ldr	r9, [sp, #20]
   10c30:	add	r8, r8, #624	; 0x270
   10c34:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   10c38:	sub	sl, r9, #32
   10c3c:	str	sl, [sp, #20]
   10c40:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   10c44:	str	r8, [sp, #8]
   10c48:	ldr	r8, [sp, #28]
   10c4c:	orr	fp, sl, fp, lsl #8
   10c50:	ldr	sl, [sp, #8]
   10c54:	add	r9, r8, #624	; 0x270
   10c58:	ldr	r8, [sp, #24]
   10c5c:	strh	fp, [sl]
   10c60:	sub	fp, r8, #32
   10c64:	str	fp, [sp, #24]
   10c68:	ldrb	fp, [r4, #-14]
   10c6c:	ldrb	sl, [r4, #-13]
   10c70:	ldr	r8, [sp, #32]
   10c74:	orr	fp, sl, fp, lsl #8
   10c78:	add	r8, r8, #624	; 0x270
   10c7c:	str	r8, [sp, #8]
   10c80:	strh	fp, [r9]
   10c84:	ldr	r9, [sp, #28]
   10c88:	ldrb	fp, [r4, #-22]	; 0xffffffea
   10c8c:	sub	sl, r9, #32
   10c90:	str	sl, [sp, #28]
   10c94:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   10c98:	add	r9, r7, #624	; 0x270
   10c9c:	sub	r7, r7, #32
   10ca0:	orr	fp, sl, fp, lsl #8
   10ca4:	strh	fp, [r8]
   10ca8:	ldr	r8, [sp, #32]
   10cac:	ldrb	fp, [r4, #-18]	; 0xffffffee
   10cb0:	sub	sl, r8, #32
   10cb4:	str	sl, [sp, #32]
   10cb8:	ldrb	sl, [r4, #-17]	; 0xffffffef
   10cbc:	add	r8, r6, #624	; 0x270
   10cc0:	sub	r6, r6, #32
   10cc4:	orr	fp, sl, fp, lsl #8
   10cc8:	strh	fp, [r9]
   10ccc:	ldrb	fp, [r4, #-50]	; 0xffffffce
   10cd0:	add	r9, r5, #624	; 0x270
   10cd4:	ldrb	sl, [r4, #-49]	; 0xffffffcf
   10cd8:	sub	r5, r5, #32
   10cdc:	orr	fp, sl, fp, lsl #8
   10ce0:	strh	fp, [r8]
   10ce4:	ldrb	fp, [r4, #-38]	; 0xffffffda
   10ce8:	add	r8, ip, #624	; 0x270
   10cec:	ldrb	sl, [r4, #-37]	; 0xffffffdb
   10cf0:	sub	ip, ip, #32
   10cf4:	orr	fp, sl, fp, lsl #8
   10cf8:	strh	fp, [r9]
   10cfc:	ldrb	fp, [r4, #-62]	; 0xffffffc2
   10d00:	add	r9, r0, #624	; 0x270
   10d04:	ldrb	sl, [r4, #-61]	; 0xffffffc3
   10d08:	sub	r0, r0, #32
   10d0c:	orr	fp, sl, fp, lsl #8
   10d10:	strh	fp, [r8]
   10d14:	ldrb	fp, [r4, #-42]	; 0xffffffd6
   10d18:	add	r8, r1, #624	; 0x270
   10d1c:	ldrb	sl, [r4, #-41]	; 0xffffffd7
   10d20:	sub	r1, r1, #32
   10d24:	orr	fp, sl, fp, lsl #8
   10d28:	strh	fp, [r9]
   10d2c:	ldrb	fp, [r4, #-58]	; 0xffffffc6
   10d30:	add	r9, r2, #624	; 0x270
   10d34:	ldrb	sl, [r4, #-57]	; 0xffffffc7
   10d38:	sub	r2, r2, #32
   10d3c:	orr	fp, sl, fp, lsl #8
   10d40:	strh	fp, [r8]
   10d44:	ldrb	fp, [r4, #-46]	; 0xffffffd2
   10d48:	add	r8, r3, #624	; 0x270
   10d4c:	ldrb	sl, [r4, #-45]	; 0xffffffd3
   10d50:	sub	r3, r3, #32
   10d54:	orr	fp, sl, fp, lsl #8
   10d58:	strh	fp, [r9]
   10d5c:	ldrb	sl, [r4, #-54]	; 0xffffffca
   10d60:	ldrb	r9, [r4, #-53]	; 0xffffffcb
   10d64:	orr	fp, r9, sl, lsl #8
   10d68:	strh	fp, [r8]
   10d6c:	bne	10a40 <close@plt+0x8114>
   10d70:	ldr	r4, [sp, #56]	; 0x38
   10d74:	ldr	r6, [sp, #60]	; 0x3c
   10d78:	sub	r7, r4, #16
   10d7c:	sub	r5, r7, r6, lsl #4
   10d80:	str	r5, [sp, #56]	; 0x38
   10d84:	ldr	r0, [sp, #56]	; 0x38
   10d88:	add	sp, sp, #68	; 0x44
   10d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d90:	cmp	r0, r3
   10d94:	blt	10fc0 <close@plt+0x8694>
   10d98:	subs	r1, r8, #16
   10d9c:	bmi	10d84 <close@plt+0x8458>
   10da0:	ldr	r0, [sp, #56]	; 0x38
   10da4:	lsr	fp, r1, #4
   10da8:	str	fp, [sp, #44]	; 0x2c
   10dac:	sub	sl, r8, #32
   10db0:	ldr	fp, [sp, #44]	; 0x2c
   10db4:	add	r3, r5, r0, lsl #1
   10db8:	add	r2, r3, #2
   10dbc:	add	r6, r3, #4
   10dc0:	add	r7, r3, #6
   10dc4:	add	ip, r3, #8
   10dc8:	add	r5, r3, #10
   10dcc:	add	r8, r3, #12
   10dd0:	add	r9, r3, #14
   10dd4:	str	r2, [sp, #12]
   10dd8:	str	r6, [sp, #16]
   10ddc:	add	r0, r3, #28
   10de0:	str	r7, [sp, #20]
   10de4:	add	r6, r3, #22
   10de8:	str	ip, [sp, #24]
   10dec:	add	r7, r3, #20
   10df0:	str	r5, [sp, #28]
   10df4:	add	ip, r3, #26
   10df8:	str	r8, [sp, #32]
   10dfc:	add	r5, r3, #24
   10e00:	str	r9, [sp, #36]	; 0x24
   10e04:	add	r8, r3, #18
   10e08:	add	r9, r3, #16
   10e0c:	add	r2, r3, #30
   10e10:	sub	sl, sl, fp, lsl #4
   10e14:	str	sl, [sp, #40]	; 0x28
   10e18:	ldrb	fp, [r4, #30]
   10e1c:	sub	r1, r1, #16
   10e20:	ldrb	sl, [r4, #31]
   10e24:	add	r4, r4, #32
   10e28:	str	fp, [sp, #48]	; 0x30
   10e2c:	ldr	fp, [sp, #40]	; 0x28
   10e30:	cmp	r1, fp
   10e34:	ldr	fp, [sp, #48]	; 0x30
   10e38:	orr	sl, sl, fp, lsl #8
   10e3c:	strh	sl, [r3, #-32]!	; 0xffffffe0
   10e40:	ldrb	fp, [r4, #-18]	; 0xffffffee
   10e44:	ldrb	sl, [r4, #-17]	; 0xffffffef
   10e48:	orr	sl, sl, fp, lsl #8
   10e4c:	ldr	fp, [sp, #12]
   10e50:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e54:	str	fp, [sp, #12]
   10e58:	ldrb	fp, [r4, #-4]
   10e5c:	ldrb	sl, [r4, #-3]
   10e60:	orr	sl, sl, fp, lsl #8
   10e64:	ldr	fp, [sp, #16]
   10e68:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e6c:	str	fp, [sp, #16]
   10e70:	ldrb	fp, [r4, #-16]
   10e74:	ldrb	sl, [r4, #-15]
   10e78:	orr	sl, sl, fp, lsl #8
   10e7c:	ldr	fp, [sp, #20]
   10e80:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e84:	str	fp, [sp, #20]
   10e88:	ldrb	fp, [r4, #-6]
   10e8c:	ldrb	sl, [r4, #-5]
   10e90:	orr	sl, sl, fp, lsl #8
   10e94:	ldr	fp, [sp, #24]
   10e98:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e9c:	str	fp, [sp, #24]
   10ea0:	ldrb	fp, [r4, #-14]
   10ea4:	ldrb	sl, [r4, #-13]
   10ea8:	orr	sl, sl, fp, lsl #8
   10eac:	ldr	fp, [sp, #28]
   10eb0:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10eb4:	str	fp, [sp, #28]
   10eb8:	ldrb	fp, [r4, #-8]
   10ebc:	ldrb	sl, [r4, #-7]
   10ec0:	orr	sl, sl, fp, lsl #8
   10ec4:	ldr	fp, [sp, #32]
   10ec8:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10ecc:	str	fp, [sp, #32]
   10ed0:	ldrb	fp, [r4, #-12]
   10ed4:	ldrb	sl, [r4, #-11]
   10ed8:	orr	sl, sl, fp, lsl #8
   10edc:	ldr	fp, [sp, #36]	; 0x24
   10ee0:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10ee4:	str	fp, [sp, #36]	; 0x24
   10ee8:	ldrb	fp, [r4, #-10]
   10eec:	ldrb	sl, [r4, #-9]
   10ef0:	orr	fp, sl, fp, lsl #8
   10ef4:	strh	fp, [r9, #-32]!	; 0xffffffe0
   10ef8:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   10efc:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   10f00:	orr	fp, sl, fp, lsl #8
   10f04:	strh	fp, [r8, #-32]!	; 0xffffffe0
   10f08:	ldrb	fp, [r4, #-20]	; 0xffffffec
   10f0c:	ldrb	sl, [r4, #-19]	; 0xffffffed
   10f10:	orr	fp, sl, fp, lsl #8
   10f14:	strh	fp, [r7, #-32]!	; 0xffffffe0
   10f18:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10f1c:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10f20:	orr	fp, sl, fp, lsl #8
   10f24:	strh	fp, [r6, #-32]!	; 0xffffffe0
   10f28:	ldrb	fp, [r4, #-22]	; 0xffffffea
   10f2c:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   10f30:	orr	fp, sl, fp, lsl #8
   10f34:	strh	fp, [r5, #-32]!	; 0xffffffe0
   10f38:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   10f3c:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   10f40:	orr	fp, sl, fp, lsl #8
   10f44:	strh	fp, [ip, #-32]!	; 0xffffffe0
   10f48:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10f4c:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10f50:	orr	fp, sl, fp, lsl #8
   10f54:	strh	fp, [r0, #-32]!	; 0xffffffe0
   10f58:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10f5c:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10f60:	orr	fp, sl, fp, lsl #8
   10f64:	strh	fp, [r2, #-32]!	; 0xffffffe0
   10f68:	bne	10e18 <close@plt+0x84ec>
   10f6c:	ldr	r3, [sp, #56]	; 0x38
   10f70:	ldr	r9, [sp, #44]	; 0x2c
   10f74:	sub	r8, r3, #16
   10f78:	sub	r7, r8, r9, lsl #4
   10f7c:	str	r7, [sp, #56]	; 0x38
   10f80:	ldr	r0, [sp, #56]	; 0x38
   10f84:	add	sp, sp, #68	; 0x44
   10f88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f8c:	lsl	r6, r0, #1
   10f90:	add	r0, r2, #512	; 0x200
   10f94:	add	r1, r2, r6
   10f98:	mov	r2, #144	; 0x90
   10f9c:	bl	883c <memcpy@plt>
   10fa0:	add	ip, r5, #656	; 0x290
   10fa4:	add	r1, ip, r6
   10fa8:	add	r0, r5, #1168	; 0x490
   10fac:	mov	r2, #144	; 0x90
   10fb0:	bl	883c <memcpy@plt>
   10fb4:	mov	r0, #256	; 0x100
   10fb8:	str	r0, [sp, #56]	; 0x38
   10fbc:	b	10998 <close@plt+0x806c>
   10fc0:	add	r1, r2, r0, lsl #1
   10fc4:	add	r0, r2, #512	; 0x200
   10fc8:	mov	r2, #144	; 0x90
   10fcc:	mov	sl, #256	; 0x100
   10fd0:	bl	883c <memcpy@plt>
   10fd4:	str	sl, [sp, #56]	; 0x38
   10fd8:	b	10d98 <close@plt+0x846c>
   10fdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10fe0:	sub	sp, sp, #28
   10fe4:	mov	r4, r1
   10fe8:	mov	r5, r2
   10fec:	ldr	ip, [sp, #64]	; 0x40
   10ff0:	mov	r8, r3
   10ff4:	str	r0, [sp, #16]
   10ff8:	cmp	ip, #1
   10ffc:	ble	111d8 <close@plt+0x88ac>
   11000:	cmp	r0, r3
   11004:	blt	112c4 <close@plt+0x8998>
   11008:	subs	r7, r8, #8
   1100c:	bmi	111cc <close@plt+0x88a0>
   11010:	ldr	r1, [sp, #16]
   11014:	lsr	r9, r7, #3
   11018:	sub	r8, r8, #16
   1101c:	str	r9, [sp, #20]
   11020:	lsl	sl, r1, #1
   11024:	sub	fp, r8, r9, lsl #3
   11028:	add	r3, r5, sl
   1102c:	add	r5, r5, #656	; 0x290
   11030:	add	r2, r5, sl
   11034:	str	r3, [sp, #4]
   11038:	add	r6, r3, #2
   1103c:	str	r2, [sp, #8]
   11040:	add	r5, r3, #4
   11044:	add	ip, r3, #6
   11048:	add	r0, r3, #8
   1104c:	add	r1, r3, #10
   11050:	add	r2, r3, #12
   11054:	add	r3, r3, #14
   11058:	str	fp, [sp, #12]
   1105c:	ldrb	sl, [r4, #29]
   11060:	sub	r7, r7, #8
   11064:	ldrb	r9, [r4, #28]
   11068:	add	r4, r4, #32
   1106c:	ldr	r8, [sp, #12]
   11070:	orr	fp, r9, sl, lsl #8
   11074:	ldr	sl, [sp, #4]
   11078:	cmp	r7, r8
   1107c:	add	r8, r6, #640	; 0x280
   11080:	add	r9, r5, #640	; 0x280
   11084:	sub	r6, r6, #16
   11088:	strh	fp, [sl, #-16]!
   1108c:	sub	r5, r5, #16
   11090:	ldrb	fp, [r4, #-19]	; 0xffffffed
   11094:	str	sl, [sp, #4]
   11098:	ldrb	sl, [r4, #-20]	; 0xffffffec
   1109c:	orr	fp, sl, fp, lsl #8
   110a0:	strh	fp, [r6]
   110a4:	ldrb	fp, [r4, #-7]
   110a8:	ldrb	sl, [r4, #-8]
   110ac:	orr	fp, sl, fp, lsl #8
   110b0:	strh	fp, [r5]
   110b4:	ldrb	fp, [r4, #-15]
   110b8:	ldrb	sl, [r4, #-16]
   110bc:	orr	fp, sl, fp, lsl #8
   110c0:	strh	fp, [ip, #-16]
   110c4:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   110c8:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   110cc:	orr	fp, sl, fp, lsl #8
   110d0:	strh	fp, [r0, #-16]
   110d4:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   110d8:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   110dc:	orr	fp, sl, fp, lsl #8
   110e0:	strh	fp, [r1, #-16]
   110e4:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   110e8:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   110ec:	orr	fp, sl, fp, lsl #8
   110f0:	strh	fp, [r2, #-16]
   110f4:	ldrb	fp, [r4, #-11]
   110f8:	ldrb	sl, [r4, #-12]
   110fc:	orr	fp, sl, fp, lsl #8
   11100:	strh	fp, [r3, #-16]
   11104:	ldrb	fp, [r4, #-1]
   11108:	ldrb	sl, [r4, #-2]
   1110c:	orr	sl, sl, fp, lsl #8
   11110:	ldr	fp, [sp, #8]
   11114:	strh	sl, [fp, #-16]!
   11118:	str	fp, [sp, #8]
   1111c:	ldrb	fp, [r4, #-17]	; 0xffffffef
   11120:	ldrb	sl, [r4, #-18]	; 0xffffffee
   11124:	orr	fp, sl, fp, lsl #8
   11128:	strh	fp, [r8]
   1112c:	ldrb	fp, [r4, #-5]
   11130:	add	r8, ip, #640	; 0x280
   11134:	ldrb	sl, [r4, #-6]
   11138:	sub	ip, ip, #16
   1113c:	orr	fp, sl, fp, lsl #8
   11140:	strh	fp, [r9]
   11144:	ldrb	fp, [r4, #-13]
   11148:	add	r9, r0, #640	; 0x280
   1114c:	ldrb	sl, [r4, #-14]
   11150:	sub	r0, r0, #16
   11154:	orr	fp, sl, fp, lsl #8
   11158:	strh	fp, [r8]
   1115c:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   11160:	add	r8, r1, #640	; 0x280
   11164:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   11168:	sub	r1, r1, #16
   1116c:	orr	fp, sl, fp, lsl #8
   11170:	strh	fp, [r9]
   11174:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   11178:	add	r9, r2, #640	; 0x280
   1117c:	ldrb	sl, [r4, #-22]	; 0xffffffea
   11180:	sub	r2, r2, #16
   11184:	orr	fp, sl, fp, lsl #8
   11188:	strh	fp, [r8]
   1118c:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   11190:	add	r8, r3, #640	; 0x280
   11194:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   11198:	sub	r3, r3, #16
   1119c:	orr	fp, sl, fp, lsl #8
   111a0:	strh	fp, [r9]
   111a4:	ldrb	sl, [r4, #-9]
   111a8:	ldrb	r9, [r4, #-10]
   111ac:	orr	fp, r9, sl, lsl #8
   111b0:	strh	fp, [r8]
   111b4:	bne	1105c <close@plt+0x8730>
   111b8:	ldr	r4, [sp, #16]
   111bc:	ldr	r6, [sp, #20]
   111c0:	sub	r7, r4, #8
   111c4:	sub	r5, r7, r6, lsl #3
   111c8:	str	r5, [sp, #16]
   111cc:	ldr	r0, [sp, #16]
   111d0:	add	sp, sp, #28
   111d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111d8:	cmp	r0, r3
   111dc:	blt	112f8 <close@plt+0x89cc>
   111e0:	cmp	r8, #7
   111e4:	ble	111cc <close@plt+0x88a0>
   111e8:	sub	r0, r8, #8
   111ec:	ldr	r9, [sp, #16]
   111f0:	lsr	fp, r0, #3
   111f4:	add	r2, fp, #1
   111f8:	add	r3, r5, r9, lsl #1
   111fc:	add	r7, r3, #2
   11200:	add	r6, r3, #4
   11204:	add	sl, r4, r2, lsl #4
   11208:	add	r5, r3, #6
   1120c:	add	ip, r3, #8
   11210:	add	r0, r3, #10
   11214:	add	r1, r3, #12
   11218:	add	r2, r3, #14
   1121c:	ldrb	r9, [r4, #15]
   11220:	add	r4, r4, #16
   11224:	ldrb	r8, [r4, #-2]
   11228:	orr	r9, r8, r9, lsl #8
   1122c:	strh	r9, [r3, #-16]!
   11230:	ldrb	r9, [r4, #-9]
   11234:	ldrb	r8, [r4, #-10]
   11238:	orr	r9, r8, r9, lsl #8
   1123c:	strh	r9, [r7, #-16]!
   11240:	ldrb	r9, [r4, #-3]
   11244:	ldrb	r8, [r4, #-4]
   11248:	orr	r9, r8, r9, lsl #8
   1124c:	strh	r9, [r6, #-16]!
   11250:	ldrb	r9, [r4, #-7]
   11254:	ldrb	r8, [r4, #-8]
   11258:	orr	r9, r8, r9, lsl #8
   1125c:	strh	r9, [r5, #-16]!
   11260:	ldrb	r9, [r4, #-15]
   11264:	ldrb	r8, [r4, #-16]
   11268:	orr	r9, r8, r9, lsl #8
   1126c:	strh	r9, [ip, #-16]!
   11270:	ldrb	r9, [r4, #-11]
   11274:	ldrb	r8, [r4, #-12]
   11278:	orr	r9, r8, r9, lsl #8
   1127c:	strh	r9, [r0, #-16]!
   11280:	ldrb	r9, [r4, #-13]
   11284:	ldrb	r8, [r4, #-14]
   11288:	orr	r9, r8, r9, lsl #8
   1128c:	strh	r9, [r1, #-16]!
   11290:	ldrb	r9, [r4, #-5]
   11294:	ldrb	r8, [r4, #-6]
   11298:	cmp	r4, sl
   1129c:	orr	r9, r8, r9, lsl #8
   112a0:	strh	r9, [r2, #-16]!
   112a4:	bne	1121c <close@plt+0x88f0>
   112a8:	ldr	r3, [sp, #16]
   112ac:	sub	r7, r3, #8
   112b0:	sub	r6, r7, fp, lsl #3
   112b4:	str	r6, [sp, #16]
   112b8:	ldr	r0, [sp, #16]
   112bc:	add	sp, sp, #28
   112c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112c4:	lsl	fp, r0, #1
   112c8:	add	r0, r2, #576	; 0x240
   112cc:	add	r1, r2, fp
   112d0:	mov	r2, #72	; 0x48
   112d4:	bl	883c <memcpy@plt>
   112d8:	add	ip, r5, #656	; 0x290
   112dc:	add	r1, ip, fp
   112e0:	add	r0, r5, #1232	; 0x4d0
   112e4:	mov	r2, #72	; 0x48
   112e8:	bl	883c <memcpy@plt>
   112ec:	mov	r0, #288	; 0x120
   112f0:	str	r0, [sp, #16]
   112f4:	b	11008 <close@plt+0x86dc>
   112f8:	add	r1, r2, r0, lsl #1
   112fc:	add	r0, r2, #576	; 0x240
   11300:	mov	r2, #72	; 0x48
   11304:	mov	fp, #288	; 0x120
   11308:	bl	883c <memcpy@plt>
   1130c:	str	fp, [sp, #16]
   11310:	b	111e0 <close@plt+0x88b4>
   11314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11318:	sub	sp, sp, #68	; 0x44
   1131c:	mov	r4, r1
   11320:	mov	r5, r2
   11324:	ldr	ip, [sp, #104]	; 0x68
   11328:	mov	r8, r3
   1132c:	str	r0, [sp, #56]	; 0x38
   11330:	cmp	ip, #1
   11334:	ble	11738 <close@plt+0x8e0c>
   11338:	cmp	r0, r3
   1133c:	blt	11934 <close@plt+0x9008>
   11340:	subs	r1, r8, #16
   11344:	str	r1, [sp, #40]	; 0x28
   11348:	bmi	1172c <close@plt+0x8e00>
   1134c:	ldr	r2, [sp, #56]	; 0x38
   11350:	lsr	sl, r1, #4
   11354:	str	sl, [sp, #60]	; 0x3c
   11358:	sub	r8, r8, #32
   1135c:	lsl	fp, r2, #1
   11360:	add	r9, r5, fp
   11364:	str	r9, [sp, #44]	; 0x2c
   11368:	ldr	r2, [sp, #44]	; 0x2c
   1136c:	add	r5, r5, #656	; 0x290
   11370:	ldr	sl, [sp, #44]	; 0x2c
   11374:	add	r7, r5, fp
   11378:	add	r3, r9, #2
   1137c:	add	fp, r2, #12
   11380:	str	r3, [sp, #36]	; 0x24
   11384:	add	r6, r9, #4
   11388:	ldr	r3, [sp, #44]	; 0x2c
   1138c:	add	ip, r9, #6
   11390:	str	fp, [sp, #28]
   11394:	add	r0, r9, #8
   11398:	ldr	fp, [sp, #44]	; 0x2c
   1139c:	add	r1, r9, #10
   113a0:	add	r9, sl, #14
   113a4:	ldr	sl, [sp, #60]	; 0x3c
   113a8:	str	r7, [sp, #48]	; 0x30
   113ac:	add	r5, r3, #20
   113b0:	str	r6, [sp, #12]
   113b4:	add	r7, r3, #16
   113b8:	str	ip, [sp, #16]
   113bc:	add	r6, r3, #18
   113c0:	str	r0, [sp, #20]
   113c4:	add	ip, r3, #22
   113c8:	str	r1, [sp, #24]
   113cc:	add	r0, r3, #24
   113d0:	add	r1, r3, #26
   113d4:	add	r2, r3, #28
   113d8:	add	r3, fp, #30
   113dc:	sub	r8, r8, sl, lsl #4
   113e0:	str	r9, [sp, #32]
   113e4:	str	r8, [sp, #52]	; 0x34
   113e8:	ldr	r9, [sp, #40]	; 0x28
   113ec:	add	r4, r4, #64	; 0x40
   113f0:	ldrb	sl, [r4, #-3]
   113f4:	sub	fp, r9, #16
   113f8:	ldrb	r9, [r4, #-4]
   113fc:	ldr	r8, [sp, #52]	; 0x34
   11400:	orr	r9, r9, sl, lsl #8
   11404:	ldr	sl, [sp, #44]	; 0x2c
   11408:	str	fp, [sp, #40]	; 0x28
   1140c:	cmp	fp, r8
   11410:	ldr	fp, [sp, #36]	; 0x24
   11414:	strh	r9, [sl, #-32]!	; 0xffffffe0
   11418:	add	r8, fp, #624	; 0x270
   1141c:	ldrb	fp, [r4, #-35]	; 0xffffffdd
   11420:	str	sl, [sp, #44]	; 0x2c
   11424:	ldrb	sl, [r4, #-36]	; 0xffffffdc
   11428:	ldr	r9, [sp, #12]
   1142c:	orr	sl, sl, fp, lsl #8
   11430:	ldr	fp, [sp, #36]	; 0x24
   11434:	add	r9, r9, #624	; 0x270
   11438:	str	r9, [sp, #8]
   1143c:	strh	sl, [fp, #-32]	; 0xffffffe0
   11440:	ldrb	r9, [r4, #-7]
   11444:	ldrb	sl, [r4, #-8]
   11448:	orr	fp, sl, r9, lsl #8
   1144c:	ldr	r9, [sp, #12]
   11450:	strh	fp, [r9, #-32]	; 0xffffffe0
   11454:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   11458:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   1145c:	orr	r9, sl, fp, lsl #8
   11460:	ldr	fp, [sp, #16]
   11464:	strh	r9, [fp, #-32]	; 0xffffffe0
   11468:	ldrb	r9, [r4, #-11]
   1146c:	ldrb	sl, [r4, #-12]
   11470:	orr	fp, sl, r9, lsl #8
   11474:	ldr	r9, [sp, #20]
   11478:	strh	fp, [r9, #-32]	; 0xffffffe0
   1147c:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   11480:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   11484:	orr	r9, sl, fp, lsl #8
   11488:	ldr	fp, [sp, #24]
   1148c:	strh	r9, [fp, #-32]	; 0xffffffe0
   11490:	ldrb	r9, [r4, #-15]
   11494:	ldrb	sl, [r4, #-16]
   11498:	orr	fp, sl, r9, lsl #8
   1149c:	ldr	r9, [sp, #28]
   114a0:	strh	fp, [r9, #-32]	; 0xffffffe0
   114a4:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   114a8:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   114ac:	orr	r9, sl, fp, lsl #8
   114b0:	ldr	fp, [sp, #32]
   114b4:	strh	r9, [fp, #-32]	; 0xffffffe0
   114b8:	ldrb	r9, [r4, #-19]	; 0xffffffed
   114bc:	ldrb	sl, [r4, #-20]	; 0xffffffec
   114c0:	orr	fp, sl, r9, lsl #8
   114c4:	strh	fp, [r7, #-32]	; 0xffffffe0
   114c8:	ldrb	r9, [r4, #-51]	; 0xffffffcd
   114cc:	ldrb	sl, [r4, #-52]	; 0xffffffcc
   114d0:	orr	fp, sl, r9, lsl #8
   114d4:	strh	fp, [r6, #-32]	; 0xffffffe0
   114d8:	ldrb	r9, [r4, #-39]	; 0xffffffd9
   114dc:	ldrb	sl, [r4, #-40]	; 0xffffffd8
   114e0:	orr	fp, sl, r9, lsl #8
   114e4:	strh	fp, [r5, #-32]	; 0xffffffe0
   114e8:	ldrb	r9, [r4, #-63]	; 0xffffffc1
   114ec:	ldrb	sl, [r4, #-64]	; 0xffffffc0
   114f0:	orr	fp, sl, r9, lsl #8
   114f4:	strh	fp, [ip, #-32]	; 0xffffffe0
   114f8:	ldrb	r9, [r4, #-43]	; 0xffffffd5
   114fc:	ldrb	sl, [r4, #-44]	; 0xffffffd4
   11500:	orr	fp, sl, r9, lsl #8
   11504:	strh	fp, [r0, #-32]	; 0xffffffe0
   11508:	ldrb	r9, [r4, #-59]	; 0xffffffc5
   1150c:	ldrb	sl, [r4, #-60]	; 0xffffffc4
   11510:	orr	fp, sl, r9, lsl #8
   11514:	strh	fp, [r1, #-32]	; 0xffffffe0
   11518:	ldrb	r9, [r4, #-47]	; 0xffffffd1
   1151c:	ldrb	sl, [r4, #-48]	; 0xffffffd0
   11520:	orr	fp, sl, r9, lsl #8
   11524:	strh	fp, [r2, #-32]	; 0xffffffe0
   11528:	ldrb	r9, [r4, #-55]	; 0xffffffc9
   1152c:	ldrb	sl, [r4, #-56]	; 0xffffffc8
   11530:	orr	fp, sl, r9, lsl #8
   11534:	strh	fp, [r3, #-32]	; 0xffffffe0
   11538:	ldrb	r9, [r4, #-1]
   1153c:	ldrb	sl, [r4, #-2]
   11540:	orr	fp, sl, r9, lsl #8
   11544:	ldr	r9, [sp, #48]	; 0x30
   11548:	strh	fp, [r9, #-32]!	; 0xffffffe0
   1154c:	ldrb	fp, [r4, #-33]	; 0xffffffdf
   11550:	ldrb	sl, [r4, #-34]	; 0xffffffde
   11554:	str	r9, [sp, #48]	; 0x30
   11558:	orr	r9, sl, fp, lsl #8
   1155c:	strh	r9, [r8]
   11560:	ldrb	r9, [r4, #-5]
   11564:	ldr	r8, [sp, #36]	; 0x24
   11568:	ldrb	sl, [r4, #-6]
   1156c:	sub	fp, r8, #32
   11570:	ldr	r8, [sp, #16]
   11574:	orr	sl, sl, r9, lsl #8
   11578:	ldr	r9, [sp, #8]
   1157c:	str	fp, [sp, #36]	; 0x24
   11580:	add	fp, r8, #624	; 0x270
   11584:	ldr	r8, [sp, #12]
   11588:	strh	sl, [r9]
   1158c:	str	fp, [sp, #4]
   11590:	sub	fp, r8, #32
   11594:	str	fp, [sp, #12]
   11598:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   1159c:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   115a0:	ldr	r8, [sp, #4]
   115a4:	orr	fp, sl, fp, lsl #8
   115a8:	ldr	sl, [sp, #16]
   115ac:	ldr	r9, [sp, #20]
   115b0:	strh	fp, [r8]
   115b4:	sub	fp, sl, #32
   115b8:	str	fp, [sp, #16]
   115bc:	add	r9, r9, #624	; 0x270
   115c0:	ldrb	fp, [r4, #-9]
   115c4:	ldrb	sl, [r4, #-10]
   115c8:	ldr	r8, [sp, #24]
   115cc:	orr	fp, sl, fp, lsl #8
   115d0:	strh	fp, [r9]
   115d4:	ldr	r9, [sp, #20]
   115d8:	add	r8, r8, #624	; 0x270
   115dc:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   115e0:	sub	sl, r9, #32
   115e4:	str	sl, [sp, #20]
   115e8:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   115ec:	str	r8, [sp, #8]
   115f0:	ldr	r8, [sp, #28]
   115f4:	orr	fp, sl, fp, lsl #8
   115f8:	ldr	sl, [sp, #8]
   115fc:	add	r9, r8, #624	; 0x270
   11600:	ldr	r8, [sp, #24]
   11604:	strh	fp, [sl]
   11608:	sub	fp, r8, #32
   1160c:	str	fp, [sp, #24]
   11610:	ldrb	fp, [r4, #-13]
   11614:	ldrb	sl, [r4, #-14]
   11618:	ldr	r8, [sp, #32]
   1161c:	orr	fp, sl, fp, lsl #8
   11620:	add	r8, r8, #624	; 0x270
   11624:	str	r8, [sp, #8]
   11628:	strh	fp, [r9]
   1162c:	ldr	r9, [sp, #28]
   11630:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   11634:	sub	sl, r9, #32
   11638:	str	sl, [sp, #28]
   1163c:	ldrb	sl, [r4, #-22]	; 0xffffffea
   11640:	add	r9, r7, #624	; 0x270
   11644:	sub	r7, r7, #32
   11648:	orr	fp, sl, fp, lsl #8
   1164c:	strh	fp, [r8]
   11650:	ldr	r8, [sp, #32]
   11654:	ldrb	fp, [r4, #-17]	; 0xffffffef
   11658:	sub	sl, r8, #32
   1165c:	str	sl, [sp, #32]
   11660:	ldrb	sl, [r4, #-18]	; 0xffffffee
   11664:	add	r8, r6, #624	; 0x270
   11668:	sub	r6, r6, #32
   1166c:	orr	fp, sl, fp, lsl #8
   11670:	strh	fp, [r9]
   11674:	ldrb	fp, [r4, #-49]	; 0xffffffcf
   11678:	add	r9, r5, #624	; 0x270
   1167c:	ldrb	sl, [r4, #-50]	; 0xffffffce
   11680:	sub	r5, r5, #32
   11684:	orr	fp, sl, fp, lsl #8
   11688:	strh	fp, [r8]
   1168c:	ldrb	fp, [r4, #-37]	; 0xffffffdb
   11690:	add	r8, ip, #624	; 0x270
   11694:	ldrb	sl, [r4, #-38]	; 0xffffffda
   11698:	sub	ip, ip, #32
   1169c:	orr	fp, sl, fp, lsl #8
   116a0:	strh	fp, [r9]
   116a4:	ldrb	fp, [r4, #-61]	; 0xffffffc3
   116a8:	add	r9, r0, #624	; 0x270
   116ac:	ldrb	sl, [r4, #-62]	; 0xffffffc2
   116b0:	sub	r0, r0, #32
   116b4:	orr	fp, sl, fp, lsl #8
   116b8:	strh	fp, [r8]
   116bc:	ldrb	fp, [r4, #-41]	; 0xffffffd7
   116c0:	add	r8, r1, #624	; 0x270
   116c4:	ldrb	sl, [r4, #-42]	; 0xffffffd6
   116c8:	sub	r1, r1, #32
   116cc:	orr	fp, sl, fp, lsl #8
   116d0:	strh	fp, [r9]
   116d4:	ldrb	fp, [r4, #-57]	; 0xffffffc7
   116d8:	add	r9, r2, #624	; 0x270
   116dc:	ldrb	sl, [r4, #-58]	; 0xffffffc6
   116e0:	sub	r2, r2, #32
   116e4:	orr	fp, sl, fp, lsl #8
   116e8:	strh	fp, [r8]
   116ec:	ldrb	fp, [r4, #-45]	; 0xffffffd3
   116f0:	add	r8, r3, #624	; 0x270
   116f4:	ldrb	sl, [r4, #-46]	; 0xffffffd2
   116f8:	sub	r3, r3, #32
   116fc:	orr	fp, sl, fp, lsl #8
   11700:	strh	fp, [r9]
   11704:	ldrb	sl, [r4, #-53]	; 0xffffffcb
   11708:	ldrb	r9, [r4, #-54]	; 0xffffffca
   1170c:	orr	fp, r9, sl, lsl #8
   11710:	strh	fp, [r8]
   11714:	bne	113e8 <close@plt+0x8abc>
   11718:	ldr	r4, [sp, #56]	; 0x38
   1171c:	ldr	r6, [sp, #60]	; 0x3c
   11720:	sub	r7, r4, #16
   11724:	sub	r5, r7, r6, lsl #4
   11728:	str	r5, [sp, #56]	; 0x38
   1172c:	ldr	r0, [sp, #56]	; 0x38
   11730:	add	sp, sp, #68	; 0x44
   11734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11738:	cmp	r0, r3
   1173c:	blt	11968 <close@plt+0x903c>
   11740:	subs	r1, r8, #16
   11744:	bmi	1172c <close@plt+0x8e00>
   11748:	ldr	r0, [sp, #56]	; 0x38
   1174c:	lsr	fp, r1, #4
   11750:	str	fp, [sp, #44]	; 0x2c
   11754:	sub	sl, r8, #32
   11758:	ldr	fp, [sp, #44]	; 0x2c
   1175c:	add	r3, r5, r0, lsl #1
   11760:	add	r2, r3, #2
   11764:	add	r6, r3, #4
   11768:	add	r7, r3, #6
   1176c:	add	ip, r3, #8
   11770:	add	r5, r3, #10
   11774:	add	r8, r3, #12
   11778:	add	r9, r3, #14
   1177c:	str	r2, [sp, #12]
   11780:	str	r6, [sp, #16]
   11784:	add	r0, r3, #28
   11788:	str	r7, [sp, #20]
   1178c:	add	r6, r3, #22
   11790:	str	ip, [sp, #24]
   11794:	add	r7, r3, #20
   11798:	str	r5, [sp, #28]
   1179c:	add	ip, r3, #26
   117a0:	str	r8, [sp, #32]
   117a4:	add	r5, r3, #24
   117a8:	str	r9, [sp, #36]	; 0x24
   117ac:	add	r8, r3, #18
   117b0:	add	r9, r3, #16
   117b4:	add	r2, r3, #30
   117b8:	sub	sl, sl, fp, lsl #4
   117bc:	str	sl, [sp, #40]	; 0x28
   117c0:	ldrb	fp, [r4, #31]
   117c4:	sub	r1, r1, #16
   117c8:	ldrb	sl, [r4, #30]
   117cc:	add	r4, r4, #32
   117d0:	str	fp, [sp, #48]	; 0x30
   117d4:	ldr	fp, [sp, #40]	; 0x28
   117d8:	cmp	r1, fp
   117dc:	ldr	fp, [sp, #48]	; 0x30
   117e0:	orr	sl, sl, fp, lsl #8
   117e4:	strh	sl, [r3, #-32]!	; 0xffffffe0
   117e8:	ldrb	fp, [r4, #-17]	; 0xffffffef
   117ec:	ldrb	sl, [r4, #-18]	; 0xffffffee
   117f0:	orr	sl, sl, fp, lsl #8
   117f4:	ldr	fp, [sp, #12]
   117f8:	strh	sl, [fp, #-32]!	; 0xffffffe0
   117fc:	str	fp, [sp, #12]
   11800:	ldrb	fp, [r4, #-3]
   11804:	ldrb	sl, [r4, #-4]
   11808:	orr	sl, sl, fp, lsl #8
   1180c:	ldr	fp, [sp, #16]
   11810:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11814:	str	fp, [sp, #16]
   11818:	ldrb	fp, [r4, #-15]
   1181c:	ldrb	sl, [r4, #-16]
   11820:	orr	sl, sl, fp, lsl #8
   11824:	ldr	fp, [sp, #20]
   11828:	strh	sl, [fp, #-32]!	; 0xffffffe0
   1182c:	str	fp, [sp, #20]
   11830:	ldrb	fp, [r4, #-5]
   11834:	ldrb	sl, [r4, #-6]
   11838:	orr	sl, sl, fp, lsl #8
   1183c:	ldr	fp, [sp, #24]
   11840:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11844:	str	fp, [sp, #24]
   11848:	ldrb	fp, [r4, #-13]
   1184c:	ldrb	sl, [r4, #-14]
   11850:	orr	sl, sl, fp, lsl #8
   11854:	ldr	fp, [sp, #28]
   11858:	strh	sl, [fp, #-32]!	; 0xffffffe0
   1185c:	str	fp, [sp, #28]
   11860:	ldrb	fp, [r4, #-7]
   11864:	ldrb	sl, [r4, #-8]
   11868:	orr	sl, sl, fp, lsl #8
   1186c:	ldr	fp, [sp, #32]
   11870:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11874:	str	fp, [sp, #32]
   11878:	ldrb	fp, [r4, #-11]
   1187c:	ldrb	sl, [r4, #-12]
   11880:	orr	sl, sl, fp, lsl #8
   11884:	ldr	fp, [sp, #36]	; 0x24
   11888:	strh	sl, [fp, #-32]!	; 0xffffffe0
   1188c:	str	fp, [sp, #36]	; 0x24
   11890:	ldrb	fp, [r4, #-9]
   11894:	ldrb	sl, [r4, #-10]
   11898:	orr	fp, sl, fp, lsl #8
   1189c:	strh	fp, [r9, #-32]!	; 0xffffffe0
   118a0:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   118a4:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   118a8:	orr	fp, sl, fp, lsl #8
   118ac:	strh	fp, [r8, #-32]!	; 0xffffffe0
   118b0:	ldrb	fp, [r4, #-19]	; 0xffffffed
   118b4:	ldrb	sl, [r4, #-20]	; 0xffffffec
   118b8:	orr	fp, sl, fp, lsl #8
   118bc:	strh	fp, [r7, #-32]!	; 0xffffffe0
   118c0:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   118c4:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   118c8:	orr	fp, sl, fp, lsl #8
   118cc:	strh	fp, [r6, #-32]!	; 0xffffffe0
   118d0:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   118d4:	ldrb	sl, [r4, #-22]	; 0xffffffea
   118d8:	orr	fp, sl, fp, lsl #8
   118dc:	strh	fp, [r5, #-32]!	; 0xffffffe0
   118e0:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   118e4:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   118e8:	orr	fp, sl, fp, lsl #8
   118ec:	strh	fp, [ip, #-32]!	; 0xffffffe0
   118f0:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   118f4:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   118f8:	orr	fp, sl, fp, lsl #8
   118fc:	strh	fp, [r0, #-32]!	; 0xffffffe0
   11900:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   11904:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   11908:	orr	fp, sl, fp, lsl #8
   1190c:	strh	fp, [r2, #-32]!	; 0xffffffe0
   11910:	bne	117c0 <close@plt+0x8e94>
   11914:	ldr	r3, [sp, #56]	; 0x38
   11918:	ldr	r9, [sp, #44]	; 0x2c
   1191c:	sub	r8, r3, #16
   11920:	sub	r7, r8, r9, lsl #4
   11924:	str	r7, [sp, #56]	; 0x38
   11928:	ldr	r0, [sp, #56]	; 0x38
   1192c:	add	sp, sp, #68	; 0x44
   11930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11934:	lsl	r6, r0, #1
   11938:	add	r0, r2, #512	; 0x200
   1193c:	add	r1, r2, r6
   11940:	mov	r2, #144	; 0x90
   11944:	bl	883c <memcpy@plt>
   11948:	add	ip, r5, #656	; 0x290
   1194c:	add	r1, ip, r6
   11950:	add	r0, r5, #1168	; 0x490
   11954:	mov	r2, #144	; 0x90
   11958:	bl	883c <memcpy@plt>
   1195c:	mov	r0, #256	; 0x100
   11960:	str	r0, [sp, #56]	; 0x38
   11964:	b	11340 <close@plt+0x8a14>
   11968:	add	r1, r2, r0, lsl #1
   1196c:	add	r0, r2, #512	; 0x200
   11970:	mov	r2, #144	; 0x90
   11974:	mov	sl, #256	; 0x100
   11978:	bl	883c <memcpy@plt>
   1197c:	str	sl, [sp, #56]	; 0x38
   11980:	b	11740 <close@plt+0x8e14>
   11984:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   11988:	sub	sp, sp, #48	; 0x30
   1198c:	ldr	ip, [pc, #2600]	; 123bc <close@plt+0x9a90>
   11990:	str	r0, [sp, #12]
   11994:	ldr	r3, [sp, #12]
   11998:	add	r9, pc, ip
   1199c:	ldrh	r7, [r0, #24]
   119a0:	mov	r0, #32768	; 0x8000
   119a4:	ldr	r4, [sp, #12]
   119a8:	ldrh	r8, [r3, #28]
   119ac:	add	r3, r9, #18
   119b0:	ldrh	r6, [r9], #2
   119b4:	add	sl, r4, #80	; 0x50
   119b8:	ldrh	ip, [r4, #36]	; 0x24
   119bc:	ldrh	r5, [r4, #32]
   119c0:	str	r9, [sp, #16]
   119c4:	ldr	r9, [sp, #16]
   119c8:	smlabb	r7, r7, r6, r0
   119cc:	str	sl, [sp, #24]
   119d0:	ldrh	fp, [r9, #2]
   119d4:	str	r1, [sp, #28]
   119d8:	str	r2, [sp, #44]	; 0x2c
   119dc:	smlabb	sl, r8, fp, r0
   119e0:	ldrh	r1, [r4, #26]
   119e4:	ldrh	r2, [r9, #10]
   119e8:	ldrh	r4, [r9, #6]
   119ec:	ldrh	fp, [r9]
   119f0:	ldr	r6, [sp, #12]
   119f4:	smlabb	r5, r5, r4, r0
   119f8:	smlabb	r0, ip, r2, r0
   119fc:	ldrh	ip, [r9, #4]
   11a00:	smlabb	r4, r1, fp, r7
   11a04:	ldrh	r2, [r9, #8]
   11a08:	ldrh	r1, [r9, #12]
   11a0c:	ldr	r9, [sp, #12]
   11a10:	ldrh	r8, [r6, #30]
   11a14:	ldrh	fp, [r6, #34]	; 0x22
   11a18:	ldrh	r7, [r9, #38]	; 0x26
   11a1c:	smlabb	r8, r8, ip, sl
   11a20:	smlabb	ip, r7, r1, r0
   11a24:	smlabb	r6, fp, r2, r5
   11a28:	add	r2, r9, #16
   11a2c:	ldrh	sl, [r2, #24]
   11a30:	add	r1, r2, #16
   11a34:	ldrh	fp, [r3, #-2]
   11a38:	add	r0, r3, #16
   11a3c:	ldrh	r9, [r2, #28]
   11a40:	ldrh	r5, [r3, #2]
   11a44:	smlabb	r4, sl, fp, r4
   11a48:	ldrh	r7, [r2, #32]
   11a4c:	ldrh	sl, [r3, #6]
   11a50:	smlabb	r8, r9, r5, r8
   11a54:	ldrh	r9, [r2, #36]	; 0x24
   11a58:	smlabb	r6, r7, sl, r6
   11a5c:	ldrh	r7, [r3, #10]
   11a60:	ldrh	r5, [r2, #26]
   11a64:	ldrh	fp, [r3]
   11a68:	smlabb	ip, r9, r7, ip
   11a6c:	ldrh	sl, [r2, #30]
   11a70:	ldrh	r9, [r3, #4]
   11a74:	smlabb	r4, r5, fp, r4
   11a78:	ldrh	r7, [r2, #34]	; 0x22
   11a7c:	smlabb	r8, sl, r9, r8
   11a80:	ldrh	r5, [r2, #38]	; 0x26
   11a84:	ldrh	sl, [r3, #8]
   11a88:	ldrh	r2, [r3, #12]
   11a8c:	ldrh	fp, [r1, #24]
   11a90:	smlabb	r6, r7, sl, r6
   11a94:	ldrh	r9, [r1, #28]
   11a98:	smlabb	ip, r5, r2, ip
   11a9c:	ldrh	sl, [r3, #14]
   11aa0:	ldrh	r5, [r3, #18]
   11aa4:	ldrh	r2, [r3, #26]
   11aa8:	smlabb	fp, fp, sl, r4
   11aac:	ldrh	r7, [r1, #32]
   11ab0:	ldrh	r4, [r3, #22]
   11ab4:	smlabb	r9, r9, r5, r8
   11ab8:	ldrh	r8, [r1, #36]	; 0x24
   11abc:	smlabb	r7, r7, r4, r6
   11ac0:	ldrh	r3, [r3, #16]
   11ac4:	smlabb	r5, r8, r2, ip
   11ac8:	ldrh	r4, [r1, #26]
   11acc:	ldr	r6, [sp, #24]
   11ad0:	add	r2, r1, #16
   11ad4:	ldrh	sl, [r1, #30]
   11ad8:	ldrh	ip, [r1, #38]	; 0x26
   11adc:	cmp	r2, r6
   11ae0:	smlabb	r4, r4, r3, fp
   11ae4:	ldrh	r6, [r1, #34]	; 0x22
   11ae8:	ldrh	r8, [r0, #4]
   11aec:	add	r3, r0, #16
   11af0:	ldrh	fp, [r0, #8]
   11af4:	ldrh	r1, [r0, #12]
   11af8:	smlabb	r8, sl, r8, r9
   11afc:	smlabb	r6, r6, fp, r7
   11b00:	smlabb	ip, ip, r1, r5
   11b04:	bne	11a2c <close@plt+0x9100>
   11b08:	lsr	r8, r8, #16
   11b0c:	movw	r3, #45999	; 0xb3af
   11b10:	movt	r3, #65535	; 0xffff
   11b14:	lsr	r4, r4, #16
   11b18:	movw	r5, #23186	; 0x5a92
   11b1c:	movw	r2, #55932	; 0xda7c
   11b20:	smulbb	r7, r8, r3
   11b24:	movt	r2, #65535	; 0xffff
   11b28:	smlabb	sl, r4, r5, r7
   11b2c:	movw	r1, #42350	; 0xa56e
   11b30:	movt	r1, #65535	; 0xffff
   11b34:	movw	fp, #9604	; 0x2584
   11b38:	smulbb	r9, r4, r2
   11b3c:	lsr	r6, r6, #16
   11b40:	smlabb	r9, r8, r3, r9
   11b44:	str	sl, [sp, #20]
   11b48:	smulbb	sl, r4, fp
   11b4c:	movw	r0, #44342	; 0xad36
   11b50:	smulbb	r4, r4, r1
   11b54:	movt	r0, #65535	; 0xffff
   11b58:	smlabb	fp, r8, r3, sl
   11b5c:	movw	r7, #21194	; 0x52ca
   11b60:	smlabb	r8, r8, r3, r4
   11b64:	ldr	r3, [pc, #2132]	; 123c0 <close@plt+0x9a94>
   11b68:	smlabb	r9, r6, r0, r9
   11b6c:	add	r3, pc, r3
   11b70:	smlabb	sl, r6, r0, fp
   11b74:	ldr	r0, [sp, #20]
   11b78:	smlabb	r8, r6, r7, r8
   11b7c:	ldr	r4, [sp, #12]
   11b80:	smlabb	r6, r6, r7, r0
   11b84:	lsr	ip, ip, #16
   11b88:	add	r7, r3, #114	; 0x72
   11b8c:	ldrh	r0, [r4, #16]
   11b90:	smlabb	r9, ip, r5, r9
   11b94:	str	r7, [sp, #20]
   11b98:	smlabb	r2, ip, r2, r8
   11b9c:	ldrh	r5, [r7, #-2]
   11ba0:	ldr	r8, [sp, #12]
   11ba4:	movw	fp, #9604	; 0x2584
   11ba8:	str	r3, [sp, #36]	; 0x24
   11bac:	mov	r3, #32768	; 0x8000
   11bb0:	smlabb	r1, ip, r1, sl
   11bb4:	ldrh	sl, [r7, #2]
   11bb8:	smlabb	r0, r0, r5, r3
   11bbc:	ldr	r5, [sp, #20]
   11bc0:	smlabb	r7, ip, fp, r6
   11bc4:	ldrh	fp, [r8, #24]
   11bc8:	ldr	ip, [sp, #20]
   11bcc:	ldr	r8, [sp, #12]
   11bd0:	ldrh	r4, [r4, #20]
   11bd4:	ldrh	r6, [ip, #6]
   11bd8:	ldrh	ip, [r5, #10]
   11bdc:	ldrh	r5, [r8, #28]
   11be0:	smlabb	r4, r4, sl, r3
   11be4:	ldr	sl, [sp, #28]
   11be8:	smlabb	fp, fp, r6, r3
   11bec:	smlabb	ip, r5, ip, r3
   11bf0:	ldr	r3, [sp, #20]
   11bf4:	str	r9, [sl, #8]
   11bf8:	add	r5, r8, #16
   11bfc:	ldrh	r9, [r8, #18]
   11c00:	ldrh	r6, [r3]
   11c04:	ldr	r8, [sp, #24]
   11c08:	ldrh	r3, [r3, #4]
   11c0c:	str	r1, [sl, #4]
   11c10:	cmp	r8, r5
   11c14:	ldr	sl, [sp, #12]
   11c18:	smlabb	r0, r9, r6, r0
   11c1c:	rsb	r1, sl, r8
   11c20:	ldr	r8, [sp, #28]
   11c24:	sub	r1, r1, #16
   11c28:	ldr	r9, [sp, #12]
   11c2c:	ubfx	r1, r1, #4, #1
   11c30:	ldr	r6, [sp, #20]
   11c34:	str	r2, [r8, #12]
   11c38:	ldr	r2, [sp, #28]
   11c3c:	ldrh	r8, [sl, #22]
   11c40:	ldrh	r6, [r6, #8]
   11c44:	str	r7, [r2]
   11c48:	ldr	r7, [sp, #44]	; 0x2c
   11c4c:	smlabb	r8, r8, r3, r4
   11c50:	ldr	r4, [sp, #20]
   11c54:	lsl	sl, r7, #2
   11c58:	ldrh	r7, [r9, #26]
   11c5c:	str	sl, [sp, #32]
   11c60:	ldrh	r2, [r4, #12]
   11c64:	ldrh	sl, [r9, #30]
   11c68:	smlabb	r6, r7, r6, fp
   11c6c:	ldr	r9, [sp, #28]
   11c70:	ldr	fp, [sp, #36]	; 0x24
   11c74:	ldr	r7, [sp, #32]
   11c78:	add	r3, fp, #130	; 0x82
   11c7c:	add	r4, r9, r7
   11c80:	str	r4, [sp, #40]	; 0x28
   11c84:	smlabb	ip, sl, r2, ip
   11c88:	beq	11de8 <close@plt+0x94bc>
   11c8c:	cmp	r1, #0
   11c90:	beq	11d0c <close@plt+0x93e0>
   11c94:	ldrh	sl, [r5, #16]
   11c98:	add	r5, r5, #16
   11c9c:	ldrh	r1, [r3, #-2]
   11ca0:	ldrh	fp, [r5, #4]
   11ca4:	ldrh	r2, [r3, #2]
   11ca8:	smlabb	r0, sl, r1, r0
   11cac:	ldrh	r9, [r5, #8]
   11cb0:	ldrh	sl, [r5, #12]
   11cb4:	ldrh	r7, [r3, #6]
   11cb8:	ldrh	r4, [r3, #10]
   11cbc:	ldrh	r1, [r5, #2]
   11cc0:	smlabb	r8, fp, r2, r8
   11cc4:	ldrh	fp, [r3]
   11cc8:	smlabb	r6, r9, r7, r6
   11ccc:	ldrh	r2, [r3, #12]
   11cd0:	smlabb	ip, sl, r4, ip
   11cd4:	ldrh	r9, [r5, #6]
   11cd8:	smlabb	r0, r1, fp, r0
   11cdc:	ldr	fp, [sp, #24]
   11ce0:	ldrh	r7, [r5, #10]
   11ce4:	ldrh	sl, [r5, #14]
   11ce8:	cmp	fp, r5
   11cec:	ldrh	r4, [r3, #4]
   11cf0:	ldrh	r1, [r3, #8]
   11cf4:	ldr	r3, [sp, #36]	; 0x24
   11cf8:	smlabb	r8, r9, r4, r8
   11cfc:	add	r3, r3, #146	; 0x92
   11d00:	smlabb	r6, r7, r1, r6
   11d04:	smlabb	ip, sl, r2, ip
   11d08:	beq	11de8 <close@plt+0x94bc>
   11d0c:	ldrh	sl, [r5, #16]
   11d10:	add	r2, r5, #16
   11d14:	ldrh	r7, [r3, #-2]
   11d18:	add	r1, r3, #16
   11d1c:	ldrh	r9, [r5, #20]
   11d20:	ldrh	r4, [r3, #2]
   11d24:	smlabb	r0, sl, r7, r0
   11d28:	ldrh	fp, [r3, #6]
   11d2c:	ldrh	r7, [r5, #24]
   11d30:	smlabb	r8, r9, r4, r8
   11d34:	ldrh	r9, [r5, #28]
   11d38:	ldrh	r4, [r3, #10]
   11d3c:	ldrh	sl, [r5, #18]
   11d40:	smlabb	r6, r7, fp, r6
   11d44:	ldrh	r7, [r3]
   11d48:	smlabb	ip, r9, r4, ip
   11d4c:	ldrh	fp, [r5, #22]
   11d50:	ldrh	r9, [r3, #4]
   11d54:	smlabb	r0, sl, r7, r0
   11d58:	ldrh	r4, [r3, #12]
   11d5c:	smlabb	r8, fp, r9, r8
   11d60:	ldrh	r7, [r5, #26]
   11d64:	ldrh	sl, [r5, #30]
   11d68:	ldrh	r5, [r3, #8]
   11d6c:	ldrh	fp, [r2, #16]
   11d70:	smlabb	ip, sl, r4, ip
   11d74:	ldrh	r9, [r2, #20]
   11d78:	smlabb	r6, r7, r5, r6
   11d7c:	ldrh	sl, [r3, #18]
   11d80:	ldrh	r5, [r3, #14]
   11d84:	ldrh	r7, [r2, #24]
   11d88:	smlabb	r9, r9, sl, r8
   11d8c:	ldrh	r4, [r3, #26]
   11d90:	smlabb	fp, fp, r5, r0
   11d94:	ldrh	r8, [r2, #28]
   11d98:	ldrh	r0, [r3, #22]
   11d9c:	add	r5, r2, #16
   11da0:	ldrh	r3, [r3, #16]
   11da4:	smlabb	r4, r8, r4, ip
   11da8:	ldrh	sl, [r2, #22]
   11dac:	smlabb	r7, r7, r0, r6
   11db0:	ldrh	r0, [r2, #18]
   11db4:	ldr	r6, [sp, #24]
   11db8:	ldrh	ip, [r2, #30]
   11dbc:	smlabb	r0, r0, r3, fp
   11dc0:	ldrh	r8, [r1, #4]
   11dc4:	cmp	r6, r5
   11dc8:	ldrh	fp, [r1, #8]
   11dcc:	ldrh	r6, [r2, #26]
   11dd0:	add	r3, r1, #16
   11dd4:	ldrh	r2, [r1, #12]
   11dd8:	smlabb	r8, sl, r8, r9
   11ddc:	smlabb	r6, r6, fp, r7
   11de0:	smlabb	ip, ip, r2, r4
   11de4:	bne	11d0c <close@plt+0x93e0>
   11de8:	lsr	r8, r8, #16
   11dec:	movw	r2, #55932	; 0xda7c
   11df0:	movt	r2, #65535	; 0xffff
   11df4:	lsr	r0, r0, #16
   11df8:	movw	r5, #23186	; 0x5a92
   11dfc:	movw	r1, #44342	; 0xad36
   11e00:	movt	r1, #65535	; 0xffff
   11e04:	movw	r4, #9604	; 0x2584
   11e08:	smulbb	sl, r8, r5
   11e0c:	movw	r7, #21194	; 0x52ca
   11e10:	smulbb	r9, r8, r2
   11e14:	movw	r3, #42350	; 0xa56e
   11e18:	smlabb	fp, r0, r7, sl
   11e1c:	movt	r3, #65535	; 0xffff
   11e20:	smulbb	sl, r8, r4
   11e24:	lsr	r6, r6, #16
   11e28:	smlabb	r9, r0, r1, r9
   11e2c:	lsr	ip, ip, #16
   11e30:	smlabb	r1, r0, r1, sl
   11e34:	smulbb	r8, r8, r3
   11e38:	smlabb	r0, r0, r7, r8
   11e3c:	ldr	r7, [sp, #12]
   11e40:	smlabb	r9, r6, r5, r9
   11e44:	ldr	r5, [sp, #16]
   11e48:	ldrh	sl, [r7, #8]
   11e4c:	smlabb	r1, r6, r3, r1
   11e50:	ldr	r3, [sp, #12]
   11e54:	smlabb	r0, r6, r2, r0
   11e58:	str	sl, [sp, #36]	; 0x24
   11e5c:	smlabb	r6, r6, r4, fp
   11e60:	ldrh	sl, [r3, #12]
   11e64:	ldrh	fp, [r3, #16]
   11e68:	movw	r3, #45999	; 0xb3af
   11e6c:	movt	r3, #65535	; 0xffff
   11e70:	ldr	r2, [sp, #16]
   11e74:	ldrh	r8, [r5, #-2]
   11e78:	mov	r5, #32768	; 0x8000
   11e7c:	smlabb	r4, ip, r3, r9
   11e80:	ldr	r9, [sp, #12]
   11e84:	smlabb	r0, ip, r3, r0
   11e88:	ldrh	r7, [r2, #2]
   11e8c:	smlabb	r6, ip, r3, r6
   11e90:	ldrh	r2, [r2, #6]
   11e94:	smlabb	r3, ip, r3, r1
   11e98:	ldr	ip, [sp, #16]
   11e9c:	str	r4, [sp, #4]
   11ea0:	ldrh	r4, [r9, #20]
   11ea4:	ldrh	r1, [ip, #10]
   11ea8:	ldr	r9, [sp, #36]	; 0x24
   11eac:	smlabb	sl, sl, r7, r5
   11eb0:	ldr	r7, [sp, #44]	; 0x2c
   11eb4:	smlabb	ip, r9, r8, r5
   11eb8:	ldr	r8, [sp, #28]
   11ebc:	smlabb	fp, fp, r2, r5
   11ec0:	ldr	r2, [sp, #12]
   11ec4:	smlabb	r5, r4, r1, r5
   11ec8:	ldr	r1, [sp, #24]
   11ecc:	str	r6, [r8, r7, lsl #2]
   11ed0:	ldr	r9, [sp, #12]
   11ed4:	ldrh	r8, [r2, #10]
   11ed8:	ldr	r6, [sp, #16]
   11edc:	str	r5, [sp, #36]	; 0x24
   11ee0:	add	r5, r2, #16
   11ee4:	ldrh	r7, [r2, #14]
   11ee8:	cmp	r1, r5
   11eec:	ldr	r2, [sp, #40]	; 0x28
   11ef0:	ldr	r1, [sp, #4]
   11ef4:	ldrh	r4, [r6]
   11ef8:	str	fp, [sp, #28]
   11efc:	ldrh	r6, [r6, #4]
   11f00:	ldrh	fp, [r9, #18]
   11f04:	str	r1, [r2, #8]
   11f08:	ldr	r1, [sp, #24]
   11f0c:	smlabb	r8, r8, r4, ip
   11f10:	rsb	r9, r9, r1
   11f14:	sub	r1, r9, #16
   11f18:	ldr	r9, [sp, #40]	; 0x28
   11f1c:	ldr	ip, [sp, #16]
   11f20:	smlabb	r7, r7, r6, sl
   11f24:	str	r0, [r9, #12]
   11f28:	ldr	r0, [sp, #16]
   11f2c:	ldr	sl, [sp, #28]
   11f30:	ldrh	r4, [ip, #12]
   11f34:	ldrh	r2, [r0, #8]
   11f38:	ubfx	r0, r1, #4, #1
   11f3c:	str	r3, [r9, #4]
   11f40:	ldr	r3, [sp, #12]
   11f44:	smlabb	r2, fp, r2, sl
   11f48:	ldr	r6, [sp, #40]	; 0x28
   11f4c:	ldrh	r1, [r3, #22]
   11f50:	add	r3, ip, #16
   11f54:	ldr	ip, [sp, #36]	; 0x24
   11f58:	ldr	fp, [sp, #32]
   11f5c:	smlabb	r1, r1, r4, ip
   11f60:	add	r9, r6, fp
   11f64:	str	r9, [sp, #16]
   11f68:	beq	120c4 <close@plt+0x9798>
   11f6c:	cmp	r0, #0
   11f70:	beq	11fe8 <close@plt+0x96bc>
   11f74:	ldrh	r4, [r5, #8]
   11f78:	add	r5, r5, #16
   11f7c:	ldrh	r0, [r3, #-2]
   11f80:	add	r3, r3, #16
   11f84:	ldrh	sl, [r5, #-4]
   11f88:	ldrh	r6, [r3, #-14]
   11f8c:	smlabb	r8, r4, r0, r8
   11f90:	ldrh	r9, [r5]
   11f94:	ldrh	ip, [r5, #4]
   11f98:	ldrh	fp, [r3, #-10]
   11f9c:	ldrh	r4, [r3, #-6]
   11fa0:	smlabb	r7, sl, r6, r7
   11fa4:	ldrh	r0, [r3, #-16]
   11fa8:	ldrh	r6, [r5, #-6]
   11fac:	smlabb	r2, r9, fp, r2
   11fb0:	ldrh	sl, [r5, #-2]
   11fb4:	smlabb	r1, ip, r4, r1
   11fb8:	ldrh	fp, [r5, #2]
   11fbc:	smlabb	r8, r6, r0, r8
   11fc0:	ldr	r6, [sp, #24]
   11fc4:	ldrh	r4, [r5, #6]
   11fc8:	ldrh	r9, [r3, #-12]
   11fcc:	cmp	r6, r5
   11fd0:	ldrh	r0, [r3, #-8]
   11fd4:	ldrh	ip, [r3, #-4]
   11fd8:	smlabb	r7, sl, r9, r7
   11fdc:	smlabb	r2, fp, r0, r2
   11fe0:	smlabb	r1, r4, ip, r1
   11fe4:	beq	120c4 <close@plt+0x9798>
   11fe8:	ldrh	sl, [r5, #8]
   11fec:	add	r0, r5, #16
   11ff0:	ldrh	fp, [r3, #-2]
   11ff4:	add	ip, r3, #16
   11ff8:	ldrh	r9, [r5, #12]
   11ffc:	ldrh	r4, [r3, #2]
   12000:	smlabb	r8, sl, fp, r8
   12004:	ldrh	r6, [r5, #16]
   12008:	smlabb	r7, r9, r4, r7
   1200c:	ldrh	fp, [r3, #6]
   12010:	ldrh	r9, [r5, #20]
   12014:	ldrh	r4, [r3, #10]
   12018:	ldrh	sl, [r5, #10]
   1201c:	smlabb	r2, r6, fp, r2
   12020:	ldrh	r6, [r3]
   12024:	smlabb	r1, r9, r4, r1
   12028:	ldrh	fp, [r5, #14]
   1202c:	ldrh	r9, [r3, #4]
   12030:	smlabb	r8, sl, r6, r8
   12034:	ldrh	r4, [r3, #12]
   12038:	smlabb	r7, fp, r9, r7
   1203c:	ldrh	r6, [r5, #18]
   12040:	ldrh	sl, [r5, #22]
   12044:	ldrh	r5, [r3, #8]
   12048:	ldrh	fp, [r0, #8]
   1204c:	smlabb	r1, sl, r4, r1
   12050:	ldrh	r9, [r0, #12]
   12054:	smlabb	r2, r6, r5, r2
   12058:	ldrh	r6, [r3, #14]
   1205c:	ldrh	r5, [r3, #18]
   12060:	ldrh	sl, [r0, #16]
   12064:	smlabb	fp, fp, r6, r8
   12068:	ldrh	r4, [r3, #26]
   1206c:	ldrh	r8, [r3, #22]
   12070:	smlabb	r9, r9, r5, r7
   12074:	ldrh	r7, [r0, #20]
   12078:	smlabb	r6, sl, r8, r2
   1207c:	ldrh	r3, [r3, #16]
   12080:	smlabb	r4, r7, r4, r1
   12084:	ldrh	r8, [r0, #10]
   12088:	ldr	r2, [sp, #24]
   1208c:	add	r5, r0, #16
   12090:	ldrh	sl, [r0, #14]
   12094:	smlabb	r8, r8, r3, fp
   12098:	ldrh	r7, [ip, #4]
   1209c:	cmp	r2, r5
   120a0:	ldrh	fp, [ip, #8]
   120a4:	ldrh	r2, [r0, #18]
   120a8:	add	r3, ip, #16
   120ac:	ldrh	r0, [r0, #22]
   120b0:	ldrh	r1, [ip, #12]
   120b4:	smlabb	r7, sl, r7, r9
   120b8:	smlabb	r2, r2, fp, r6
   120bc:	smlabb	r1, r0, r1, r4
   120c0:	bne	11fe8 <close@plt+0x96bc>
   120c4:	lsr	sl, r7, #16
   120c8:	movw	r5, #45999	; 0xb3af
   120cc:	movt	r5, #65535	; 0xffff
   120d0:	lsr	r6, r8, #16
   120d4:	movw	r8, #23186	; 0x5a92
   120d8:	lsr	r0, r2, #16
   120dc:	smulbb	r9, sl, r5
   120e0:	ldr	r2, [sp, #12]
   120e4:	smlabb	r7, r6, r8, r9
   120e8:	movw	r4, #55932	; 0xda7c
   120ec:	ldrh	fp, [r2], #2
   120f0:	movt	r4, #65535	; 0xffff
   120f4:	movw	r8, #9604	; 0x2584
   120f8:	movw	ip, #42350	; 0xa56e
   120fc:	smulbb	r3, r6, r4
   12100:	str	fp, [sp, #28]
   12104:	str	r7, [sp, #36]	; 0x24
   12108:	movt	ip, #65535	; 0xffff
   1210c:	smulbb	r7, r6, r8
   12110:	movw	r9, #44342	; 0xad36
   12114:	smlabb	fp, sl, r5, r7
   12118:	movt	r9, #65535	; 0xffff
   1211c:	smlabb	r3, sl, r5, r3
   12120:	ldr	r7, [sp, #32]
   12124:	smulbb	r6, r6, ip
   12128:	ldr	r8, [sp, #16]
   1212c:	smlabb	r6, sl, r5, r6
   12130:	add	r8, r8, r7
   12134:	smlabb	sl, r0, r9, r3
   12138:	ldr	r3, [sp, #12]
   1213c:	smlabb	r9, r0, r9, fp
   12140:	add	r7, r3, #18
   12144:	str	r8, [sp, #24]
   12148:	lsr	r1, r1, #16
   1214c:	ldr	r8, [sp, #20]
   12150:	ldr	r3, [sp, #36]	; 0x24
   12154:	str	sl, [sp, #32]
   12158:	str	r9, [sp, #12]
   1215c:	movw	r9, #21194	; 0x52ca
   12160:	ldrh	fp, [r2, #2]
   12164:	smlabb	r6, r0, r9, r6
   12168:	ldrh	r5, [r8, #-2]
   1216c:	ldrh	sl, [r8, #2]
   12170:	str	r7, [sp, #4]
   12174:	ldrh	r8, [r8, #6]
   12178:	smlabb	r7, r0, r9, r3
   1217c:	ldrh	r9, [r2, #6]
   12180:	mov	r0, #32768	; 0x8000
   12184:	ldr	r3, [sp, #28]
   12188:	smlabb	sl, fp, sl, r0
   1218c:	smlabb	fp, r9, r8, r0
   12190:	ldr	r8, [sp, #20]
   12194:	ldrh	r9, [r2, #10]
   12198:	smlabb	r5, r3, r5, r0
   1219c:	ldrh	r8, [r8, #10]
   121a0:	movw	r3, #23186	; 0x5a92
   121a4:	str	fp, [sp, #28]
   121a8:	ldr	fp, [sp, #32]
   121ac:	smlabb	r0, r9, r8, r0
   121b0:	movw	r9, #9604	; 0x2584
   121b4:	smlabb	r3, r1, r3, fp
   121b8:	ldr	fp, [sp, #12]
   121bc:	smlabb	r7, r1, r9, r7
   121c0:	ldrh	r8, [r2]
   121c4:	smlabb	r4, r1, r4, r6
   121c8:	ldrh	r6, [r2, #4]
   121cc:	str	r3, [sp, #32]
   121d0:	ldr	r3, [sp, #20]
   121d4:	smlabb	r1, r1, ip, fp
   121d8:	str	r7, [sp, #8]
   121dc:	ldrh	r9, [r3, #4]
   121e0:	ldrh	r7, [r3]
   121e4:	ldr	ip, [sp, #20]
   121e8:	ldr	r3, [sp, #28]
   121ec:	smlabb	r5, r8, r7, r5
   121f0:	ldrh	r7, [r2, #8]
   121f4:	ldrh	r8, [ip, #8]
   121f8:	ldrh	r2, [r2, #12]
   121fc:	smlabb	sl, r6, r9, sl
   12200:	ldrh	r9, [ip, #12]
   12204:	ldr	r6, [pc, #440]	; 123c4 <close@plt+0x9a98>
   12208:	smlabb	fp, r7, r8, r3
   1220c:	add	ip, pc, r6
   12210:	smlabb	r0, r2, r9, r0
   12214:	ldr	r7, [sp, #20]
   12218:	add	r8, ip, #194	; 0xc2
   1221c:	str	r8, [sp, #12]
   12220:	ldr	r3, [sp, #44]	; 0x2c
   12224:	add	r2, r7, #16
   12228:	ldr	r9, [sp, #8]
   1222c:	ldr	r6, [sp, #40]	; 0x28
   12230:	ldr	ip, [sp, #16]
   12234:	str	r9, [r6, r3, lsl #2]
   12238:	ldr	r3, [sp, #32]
   1223c:	stmib	ip, {r1, r3, r4}
   12240:	ldr	r3, [sp, #4]
   12244:	ldrh	r7, [r3, #-2]
   12248:	add	ip, r2, #16
   1224c:	ldrh	r9, [r2, #-2]
   12250:	add	r1, r3, #16
   12254:	ldrh	r8, [r3, #2]
   12258:	ldrh	r4, [r2, #2]
   1225c:	smlabb	r5, r7, r9, r5
   12260:	ldrh	r6, [r3, #6]
   12264:	ldrh	r7, [r2, #6]
   12268:	smlabb	sl, r8, r4, sl
   1226c:	ldrh	r9, [r3]
   12270:	ldrh	r8, [r3, #10]
   12274:	smlabb	fp, r6, r7, fp
   12278:	ldrh	r4, [r2, #10]
   1227c:	ldrh	r7, [r2]
   12280:	ldrh	r6, [r2, #4]
   12284:	smlabb	r0, r8, r4, r0
   12288:	ldrh	r8, [r3, #4]
   1228c:	smlabb	r9, r9, r7, r5
   12290:	ldrh	r4, [r2, #8]
   12294:	ldrh	r5, [r3, #8]
   12298:	smlabb	sl, r8, r6, sl
   1229c:	ldrh	r8, [r3, #12]
   122a0:	smlabb	fp, r5, r4, fp
   122a4:	ldrh	r4, [r2, #12]
   122a8:	ldrh	r6, [r2, #14]
   122ac:	ldrh	r7, [r3, #14]
   122b0:	smlabb	r0, r8, r4, r0
   122b4:	ldrh	r5, [r2, #16]
   122b8:	ldrh	r8, [r3, #18]
   122bc:	ldrh	r2, [r2, #18]
   122c0:	smlabb	r7, r7, r6, r9
   122c4:	ldrh	r4, [ip, #10]
   122c8:	ldrh	r9, [r3, #22]
   122cc:	smlabb	r8, r8, r2, sl
   122d0:	ldrh	r6, [ip, #6]
   122d4:	ldrh	sl, [r3, #26]
   122d8:	add	r2, ip, #16
   122dc:	ldrh	r3, [r3, #16]
   122e0:	smlabb	r6, r9, r6, fp
   122e4:	ldr	fp, [sp, #12]
   122e8:	smlabb	r4, sl, r4, r0
   122ec:	ldrh	r9, [ip, #4]
   122f0:	smlabb	r5, r3, r5, r7
   122f4:	ldrh	r0, [ip, #12]
   122f8:	ldrh	r7, [ip, #8]
   122fc:	cmp	r2, fp
   12300:	ldrh	sl, [r1, #4]
   12304:	add	r3, r1, #16
   12308:	ldrh	fp, [r1, #8]
   1230c:	ldrh	ip, [r1, #12]
   12310:	smlabb	sl, sl, r9, r8
   12314:	smlabb	fp, fp, r7, r6
   12318:	smlabb	r0, ip, r0, r4
   1231c:	bne	12244 <close@plt+0x9918>
   12320:	lsr	sl, sl, #16
   12324:	movw	r3, #55932	; 0xda7c
   12328:	movw	r2, #42350	; 0xa56e
   1232c:	movt	r3, #65535	; 0xffff
   12330:	movt	r2, #65535	; 0xffff
   12334:	lsr	r5, r5, #16
   12338:	movw	r4, #23186	; 0x5a92
   1233c:	movw	ip, #9604	; 0x2584
   12340:	movw	r1, #44342	; 0xad36
   12344:	movt	r1, #65535	; 0xffff
   12348:	smulbb	r9, sl, ip
   1234c:	movw	r7, #21194	; 0x52ca
   12350:	smulbb	r6, sl, r4
   12354:	lsr	fp, fp, #16
   12358:	smulbb	r8, sl, r3
   1235c:	lsr	r0, r0, #16
   12360:	smulbb	sl, sl, r2
   12364:	smlabb	r8, r5, r1, r8
   12368:	smlabb	r6, r5, r7, r6
   1236c:	smlabb	r1, r5, r1, r9
   12370:	ldr	r9, [sp, #24]
   12374:	smlabb	r5, r5, r7, sl
   12378:	movw	r7, #45999	; 0xb3af
   1237c:	smlabb	r4, fp, r4, r8
   12380:	movt	r7, #65535	; 0xffff
   12384:	smlabb	r2, fp, r2, r1
   12388:	ldr	r8, [sp, #44]	; 0x2c
   1238c:	smlabb	r3, fp, r3, r5
   12390:	smlabb	ip, fp, ip, r6
   12394:	ldr	r6, [sp, #16]
   12398:	smlabb	r4, r0, r7, r4
   1239c:	smlabb	r5, r0, r7, r3
   123a0:	smlabb	fp, r0, r7, ip
   123a4:	smlabb	r0, r0, r7, r2
   123a8:	str	fp, [r6, r8, lsl #2]
   123ac:	stmib	r9, {r0, r4, r5}
   123b0:	add	sp, sp, #48	; 0x30
   123b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   123b8:	bx	lr
   123bc:	muleq	r0, r0, r2
   123c0:	strheq	r3, [r0], -ip
   123c4:	andeq	r2, r0, ip, lsl sl
   123c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   123cc:	sub	sp, sp, #116	; 0x74
   123d0:	ldr	r6, [pc, #3068]	; 12fd4 <close@plt+0xa6a8>
   123d4:	mov	r9, #5
   123d8:	ldr	ip, [pc, #3064]	; 12fd8 <close@plt+0xa6ac>
   123dc:	add	r6, pc, r6
   123e0:	str	r0, [sp, #28]
   123e4:	str	r2, [sp, #44]	; 0x2c
   123e8:	mov	r0, #32768	; 0x8000
   123ec:	str	r1, [sp, #12]
   123f0:	mov	r8, r0
   123f4:	ldr	r1, [r6, ip]
   123f8:	mov	fp, r0
   123fc:	ldr	r3, [pc, #3032]	; 12fdc <close@plt+0xa6b0>
   12400:	mov	r5, r0
   12404:	ldr	r2, [sp, #28]
   12408:	mov	ip, r0
   1240c:	ldr	r7, [r1]
   12410:	add	r4, pc, r3
   12414:	add	r3, r4, #224	; 0xe0
   12418:	mov	r4, r0
   1241c:	str	r1, [sp, #48]	; 0x30
   12420:	str	r7, [sp, #108]	; 0x6c
   12424:	mov	r7, r9
   12428:	str	r3, [sp, #24]
   1242c:	str	r0, [sp, #16]
   12430:	str	r0, [sp, #20]
   12434:	str	r9, [sp]
   12438:	ldrh	sl, [r2, #48]	; 0x30
   1243c:	subs	r6, r7, #1
   12440:	ldrh	r1, [r3]
   12444:	add	r2, r2, #32
   12448:	ldrh	r9, [r2, #24]
   1244c:	add	r3, r3, #32
   12450:	ldrh	r7, [r2, #20]
   12454:	smlabb	r1, sl, r1, ip
   12458:	ldrh	sl, [r3, #-24]	; 0xffffffe8
   1245c:	ldrh	ip, [r2, #18]
   12460:	str	r6, [sp]
   12464:	smlabb	fp, r9, sl, fp
   12468:	ldrh	r6, [r3, #-28]	; 0xffffffe4
   1246c:	ldrh	sl, [r3, #-30]	; 0xffffffe2
   12470:	ldrh	r9, [r2, #32]
   12474:	smlabb	r5, r7, r6, r5
   12478:	ldrh	r7, [r2, #28]
   1247c:	smlabb	r1, ip, sl, r1
   12480:	ldrh	r6, [r3, #-20]	; 0xffffffec
   12484:	ldrh	sl, [r2, #22]
   12488:	ldr	ip, [sp, #20]
   1248c:	smlabb	r4, r7, r6, r4
   12490:	ldrh	r6, [r3, #-16]
   12494:	ldrh	r7, [r2, #36]	; 0x24
   12498:	str	r1, [sp, #4]
   1249c:	smlabb	r8, r9, r6, r8
   124a0:	ldrh	r1, [r3, #-12]
   124a4:	ldrh	r9, [r3, #-26]	; 0xffffffe6
   124a8:	ldrh	r6, [r2, #40]	; 0x28
   124ac:	smlabb	r7, r7, r1, ip
   124b0:	ldrh	r1, [r3, #-8]
   124b4:	smlabb	r5, sl, r9, r5
   124b8:	ldr	sl, [sp, #16]
   124bc:	ldrh	ip, [r2, #44]	; 0x2c
   124c0:	ldrh	r9, [r2, #26]
   124c4:	smlabb	r6, r6, r1, sl
   124c8:	ldrh	sl, [r3, #-4]
   124cc:	ldrh	r1, [r3, #-22]	; 0xffffffea
   124d0:	smlabb	r0, ip, sl, r0
   124d4:	ldrh	sl, [r2, #30]
   124d8:	ldrh	ip, [r3, #-18]	; 0xffffffee
   124dc:	smlabb	fp, r9, r1, fp
   124e0:	ldrh	r9, [r2, #34]	; 0x22
   124e4:	ldrh	r1, [r3, #-14]
   124e8:	smlabb	r4, sl, ip, r4
   124ec:	ldrh	sl, [r2, #38]	; 0x26
   124f0:	ldrh	ip, [r3, #-10]
   124f4:	smlabb	r8, r9, r1, r8
   124f8:	ldrh	r9, [r2, #42]	; 0x2a
   124fc:	ldrh	r1, [r3, #-6]
   12500:	smlabb	r7, sl, ip, r7
   12504:	ldrh	sl, [r2, #46]	; 0x2e
   12508:	ldrh	ip, [r3, #-2]
   1250c:	smlabb	r6, r9, r1, r6
   12510:	smlabb	r0, sl, ip, r0
   12514:	strne	r7, [sp, #20]
   12518:	strne	r6, [sp, #16]
   1251c:	ldmne	sp, {r7, ip}
   12520:	bne	12438 <close@plt+0x9b0c>
   12524:	mov	r9, fp
   12528:	ldr	fp, [sp, #4]
   1252c:	mov	ip, r7
   12530:	ldr	r7, [sp]
   12534:	lsr	r5, r5, #16
   12538:	asr	r3, r9, #16
   1253c:	mov	r1, r6
   12540:	strh	r3, [sp, #64]	; 0x40
   12544:	lsr	r6, fp, #16
   12548:	ldr	r3, [sp, #24]
   1254c:	add	sl, sp, #60	; 0x3c
   12550:	asr	r8, r8, #16
   12554:	asr	ip, ip, #16
   12558:	asr	r0, r0, #16
   1255c:	str	sl, [sp, #8]
   12560:	mov	r2, r6
   12564:	mov	sl, r5
   12568:	strh	r5, [sp, #62]	; 0x3e
   1256c:	strh	r8, [sp, #68]	; 0x44
   12570:	mov	r5, r7
   12574:	strh	ip, [sp, #70]	; 0x46
   12578:	mov	r9, r7
   1257c:	strh	r0, [sp, #74]	; 0x4a
   12580:	mov	fp, r7
   12584:	mov	ip, r7
   12588:	mov	r8, r7
   1258c:	mov	r0, r7
   12590:	asr	r4, r4, #16
   12594:	asr	r1, r1, #16
   12598:	str	r7, [sp, #16]
   1259c:	str	r7, [sp, #20]
   125a0:	strh	r6, [sp, #60]	; 0x3c
   125a4:	str	r7, [sp, #4]
   125a8:	strh	r4, [sp, #66]	; 0x42
   125ac:	strh	r1, [sp, #72]	; 0x48
   125b0:	ldrh	r6, [r3, #160]	; 0xa0
   125b4:	add	r7, r0, #4
   125b8:	ldrh	r4, [r3, #168]	; 0xa8
   125bc:	cmp	r7, #16
   125c0:	str	r7, [sp]
   125c4:	add	r3, r3, #32
   125c8:	smlabb	r7, r2, r6, r8
   125cc:	ldrh	r8, [r3, #140]	; 0x8c
   125d0:	smlabb	r9, r2, r4, r9
   125d4:	ldrh	r6, [r3, #148]	; 0x94
   125d8:	ldr	r4, [sp, #4]
   125dc:	ldrh	r0, [r3, #132]	; 0x84
   125e0:	smlabb	r5, r2, r8, r5
   125e4:	ldrh	r1, [r3, #152]	; 0x98
   125e8:	smlabb	r8, r2, r6, r4
   125ec:	ldr	r6, [sp, #20]
   125f0:	smlabb	fp, r2, r0, fp
   125f4:	ldrh	r0, [r3, #144]	; 0x90
   125f8:	ldr	r4, [sp, #16]
   125fc:	smlabb	r1, r2, r1, r6
   12600:	str	r8, [sp, #4]
   12604:	smlabb	ip, r2, r0, ip
   12608:	ldrh	r8, [r3, #130]	; 0x82
   1260c:	ldrh	r0, [r3, #156]	; 0x9c
   12610:	ldrh	r6, [r3, #138]	; 0x8a
   12614:	smlabb	r8, sl, r8, r7
   12618:	ldrh	r7, [r3, #146]	; 0x92
   1261c:	smlabb	r2, r2, r0, r4
   12620:	ldrh	r0, [r3, #134]	; 0x86
   12624:	ldrh	r4, [r3, #142]	; 0x8e
   12628:	smlabb	r9, sl, r6, r9
   1262c:	ldrh	r6, [r3, #154]	; 0x9a
   12630:	smlabb	fp, sl, r0, fp
   12634:	ldrh	r0, [r3, #150]	; 0x96
   12638:	smlabb	r5, sl, r4, r5
   1263c:	ldrh	r4, [r3, #158]	; 0x9e
   12640:	smlabb	ip, sl, r7, ip
   12644:	ldr	r7, [sp, #4]
   12648:	smlabb	r1, sl, r6, r1
   1264c:	smlabb	r0, sl, r0, r7
   12650:	smlabb	sl, sl, r4, r2
   12654:	beq	1267c <close@plt+0x9d50>
   12658:	ldr	r7, [sp]
   1265c:	add	r4, sp, #60	; 0x3c
   12660:	str	sl, [sp, #16]
   12664:	str	r0, [sp, #4]
   12668:	ldrh	r2, [r4, r7]!
   1266c:	str	r1, [sp, #20]
   12670:	ldr	r0, [sp]
   12674:	ldrh	sl, [r4, #2]
   12678:	b	125b0 <close@plt+0x9c84>
   1267c:	ldr	r6, [sp, #44]	; 0x2c
   12680:	mov	r2, r8
   12684:	ldr	r7, [sp, #12]
   12688:	ldr	r8, [pc, #2384]	; 12fe0 <close@plt+0xa6b4>
   1268c:	lsl	r4, r6, #2
   12690:	str	fp, [sp, #80]	; 0x50
   12694:	add	r3, pc, r8
   12698:	add	r8, r7, r4
   1269c:	ldr	r7, [sp, #12]
   126a0:	add	r3, r3, #512	; 0x200
   126a4:	str	r9, [sp, #84]	; 0x54
   126a8:	str	r5, [sp, #88]	; 0x58
   126ac:	str	fp, [r7, #4]
   126b0:	ldr	fp, [sp, #12]
   126b4:	str	r2, [r7]
   126b8:	str	r4, [sp, #32]
   126bc:	mov	r4, r3
   126c0:	str	r9, [fp, #8]
   126c4:	ldr	r9, [sp, #12]
   126c8:	str	r5, [fp, #12]
   126cc:	ldr	r5, [sp, #12]
   126d0:	str	r3, [sp, #40]	; 0x28
   126d4:	ldr	r3, [sp, #28]
   126d8:	str	ip, [r9, #16]
   126dc:	str	r8, [sp, #20]
   126e0:	mov	r8, #32768	; 0x8000
   126e4:	str	ip, [sp, #92]	; 0x5c
   126e8:	mov	ip, #0
   126ec:	str	sl, [r5, #28]
   126f0:	mov	r6, r8
   126f4:	str	sl, [sp, #104]	; 0x68
   126f8:	mov	r7, r8
   126fc:	str	r0, [r5, #20]
   12700:	mov	r2, r8
   12704:	str	r1, [r5, #24]
   12708:	mov	fp, r8
   1270c:	mov	r5, r8
   12710:	mov	sl, ip
   12714:	str	r8, [sp, #8]
   12718:	str	r8, [sp, #16]
   1271c:	str	r8, [sp, #4]
   12720:	str	r0, [sp, #96]	; 0x60
   12724:	str	r1, [sp, #100]	; 0x64
   12728:	str	ip, [sp]
   1272c:	ldrh	r0, [r3, #32]
   12730:	add	r1, sl, #16
   12734:	ldrh	sl, [r4]
   12738:	add	r3, r3, #32
   1273c:	str	r1, [sp]
   12740:	add	r4, r4, #32
   12744:	ldr	r9, [sp]
   12748:	smlabb	r1, r0, sl, fp
   1274c:	ldrh	r0, [r3, #8]
   12750:	ldrh	sl, [r4, #-24]	; 0xffffffe8
   12754:	cmp	r9, #80	; 0x50
   12758:	ldrh	ip, [r4, #-28]	; 0xffffffe4
   1275c:	ldrh	r9, [r3, #4]
   12760:	ldrh	fp, [r3, #2]
   12764:	smlabb	r7, r0, sl, r7
   12768:	ldrh	r0, [r4, #-30]	; 0xffffffe2
   1276c:	smlabb	r2, r9, ip, r2
   12770:	ldrh	r9, [r3, #12]
   12774:	smlabb	r1, fp, r0, r1
   12778:	ldrh	ip, [r4, #-20]	; 0xffffffec
   1277c:	ldrh	sl, [r3, #16]
   12780:	ldrh	fp, [r3, #6]
   12784:	smlabb	r6, r9, ip, r6
   12788:	ldrh	r9, [r4, #-16]
   1278c:	ldrh	ip, [r3, #20]
   12790:	ldr	r0, [sp, #16]
   12794:	smlabb	r5, sl, r9, r5
   12798:	str	r1, [sp, #4]
   1279c:	ldrh	sl, [r4, #-12]
   127a0:	ldrh	r1, [r4, #-26]	; 0xffffffe6
   127a4:	ldrh	r9, [r3, #24]
   127a8:	smlabb	sl, ip, sl, r0
   127ac:	ldrh	r0, [r4, #-8]
   127b0:	smlabb	r2, fp, r1, r2
   127b4:	ldr	fp, [sp, #8]
   127b8:	ldrh	ip, [r3, #28]
   127bc:	ldrh	r1, [r3, #10]
   127c0:	smlabb	r9, r9, r0, fp
   127c4:	ldrh	fp, [r4, #-4]
   127c8:	ldrh	r0, [r4, #-22]	; 0xffffffea
   127cc:	smlabb	r8, ip, fp, r8
   127d0:	ldrh	fp, [r3, #14]
   127d4:	ldrh	ip, [r4, #-18]	; 0xffffffee
   127d8:	smlabb	r7, r1, r0, r7
   127dc:	ldrh	r0, [r3, #18]
   127e0:	ldrh	r1, [r4, #-14]
   127e4:	smlabb	r6, fp, ip, r6
   127e8:	ldrh	fp, [r3, #22]
   127ec:	ldrh	ip, [r4, #-10]
   127f0:	smlabb	r5, r0, r1, r5
   127f4:	ldrh	r1, [r3, #26]
   127f8:	ldrh	r0, [r4, #-6]
   127fc:	smlabb	sl, fp, ip, sl
   12800:	ldrh	fp, [r3, #30]
   12804:	ldrh	ip, [r4, #-2]
   12808:	smlabb	r9, r1, r0, r9
   1280c:	smlabb	r8, fp, ip, r8
   12810:	strne	sl, [sp, #16]
   12814:	strne	r9, [sp, #8]
   12818:	ldmne	sp, {sl, fp}
   1281c:	bne	1272c <close@plt+0x9e00>
   12820:	mov	fp, sl
   12824:	ldr	sl, [sp, #4]
   12828:	lsr	r3, r2, #16
   1282c:	strh	r3, [sp, #62]	; 0x3e
   12830:	mov	r1, r8
   12834:	mov	r8, #0
   12838:	lsr	ip, sl, #16
   1283c:	mov	sl, r3
   12840:	ldr	r3, [sp, #40]	; 0x28
   12844:	mov	r0, r9
   12848:	add	r2, sp, #60	; 0x3c
   1284c:	asr	r6, r6, #16
   12850:	asr	r5, r5, #16
   12854:	asr	fp, fp, #16
   12858:	str	r2, [sp, #36]	; 0x24
   1285c:	mov	r4, r8
   12860:	mov	r2, ip
   12864:	strh	ip, [sp, #60]	; 0x3c
   12868:	strh	r6, [sp, #66]	; 0x42
   1286c:	mov	r9, r8
   12870:	strh	r5, [sp, #68]	; 0x44
   12874:	mov	r6, r8
   12878:	strh	fp, [sp, #70]	; 0x46
   1287c:	mov	ip, r8
   12880:	mov	fp, r8
   12884:	mov	r5, r8
   12888:	asr	r7, r7, #16
   1288c:	asr	r0, r0, #16
   12890:	asr	r1, r1, #16
   12894:	str	r8, [sp, #16]
   12898:	str	r8, [sp, #4]
   1289c:	str	r8, [sp, #52]	; 0x34
   128a0:	str	r8, [sp, #8]
   128a4:	strh	r7, [sp, #64]	; 0x40
   128a8:	strh	r0, [sp, #72]	; 0x48
   128ac:	strh	r1, [sp, #74]	; 0x4a
   128b0:	str	r8, [sp]
   128b4:	ldrh	r7, [r3, #160]	; 0xa0
   128b8:	add	r5, r5, #4
   128bc:	ldrh	r0, [r3, #164]	; 0xa4
   128c0:	add	r3, r3, #32
   128c4:	str	r5, [sp]
   128c8:	smlabb	fp, r2, r7, fp
   128cc:	ldrh	r7, [r3, #148]	; 0x94
   128d0:	ldr	r1, [sp]
   128d4:	ldrh	r5, [r3, #136]	; 0x88
   128d8:	smlabb	r8, r2, r7, r8
   128dc:	cmp	r1, #16
   128e0:	smlabb	r9, r2, r0, r9
   128e4:	ldrh	r1, [r3, #140]	; 0x8c
   128e8:	ldrh	r0, [r3, #144]	; 0x90
   128ec:	smlabb	r6, r2, r5, r6
   128f0:	str	r8, [sp, #8]
   128f4:	smlabb	r4, r2, r1, r4
   128f8:	ldrh	r5, [r3, #152]	; 0x98
   128fc:	smlabb	ip, r2, r0, ip
   12900:	ldrh	r8, [r3, #130]	; 0x82
   12904:	ldrh	r0, [r3, #156]	; 0x9c
   12908:	ldr	r7, [sp, #16]
   1290c:	ldr	r1, [sp, #4]
   12910:	smlabb	fp, sl, r8, fp
   12914:	ldrh	r8, [r3, #146]	; 0x92
   12918:	smlabb	r1, r2, r5, r1
   1291c:	ldrh	r5, [r3, #142]	; 0x8e
   12920:	smlabb	r2, r2, r0, r7
   12924:	ldrh	r0, [r3, #134]	; 0x86
   12928:	ldrh	r7, [r3, #138]	; 0x8a
   1292c:	smlabb	r4, sl, r5, r4
   12930:	ldrh	r5, [r3, #158]	; 0x9e
   12934:	smlabb	r9, sl, r0, r9
   12938:	ldrh	r0, [r3, #150]	; 0x96
   1293c:	smlabb	r6, sl, r7, r6
   12940:	ldrh	r7, [r3, #154]	; 0x9a
   12944:	smlabb	ip, sl, r8, ip
   12948:	ldr	r8, [sp, #8]
   1294c:	smlabb	r7, sl, r7, r1
   12950:	smlabb	r0, sl, r0, r8
   12954:	smlabb	r5, sl, r5, r2
   12958:	beq	12980 <close@plt+0xa054>
   1295c:	ldr	r8, [sp]
   12960:	add	r1, sp, #60	; 0x3c
   12964:	str	r5, [sp, #16]
   12968:	str	r7, [sp, #4]
   1296c:	ldrh	r2, [r1, r8]!
   12970:	mov	r8, r0
   12974:	ldr	r5, [sp]
   12978:	ldrh	sl, [r1, #2]
   1297c:	b	128b4 <close@plt+0x9f88>
   12980:	ldr	sl, [sp, #20]
   12984:	mov	r1, #32768	; 0x8000
   12988:	ldr	r2, [sp, #32]
   1298c:	ldr	r8, [sp, #44]	; 0x2c
   12990:	add	r3, sl, r2
   12994:	ldr	sl, [sp, #12]
   12998:	str	r1, [sp, #4]
   1299c:	str	r1, [sp, #8]
   129a0:	str	fp, [sl, r8, lsl #2]
   129a4:	mov	fp, r1
   129a8:	mov	r8, r1
   129ac:	str	r1, [sp, #36]	; 0x24
   129b0:	str	r1, [sp, #12]
   129b4:	mov	r2, fp
   129b8:	ldr	r1, [sp, #20]
   129bc:	str	r9, [sp, #80]	; 0x50
   129c0:	str	r6, [sp, #84]	; 0x54
   129c4:	str	r9, [r1, #4]
   129c8:	ldr	r9, [sp, #20]
   129cc:	str	r6, [r1, #8]
   129d0:	mov	r1, fp
   129d4:	ldr	r6, [sp, #20]
   129d8:	mov	fp, #5
   129dc:	str	r4, [r9, #12]
   129e0:	mov	sl, fp
   129e4:	str	r3, [sp, #16]
   129e8:	str	r4, [sp, #88]	; 0x58
   129ec:	ldr	r3, [sp, #28]
   129f0:	ldr	r4, [sp, #24]
   129f4:	str	ip, [r9, #16]
   129f8:	str	ip, [sp, #92]	; 0x5c
   129fc:	mov	ip, r8
   12a00:	str	r0, [r6, #20]
   12a04:	str	r0, [sp, #96]	; 0x60
   12a08:	mov	r0, r8
   12a0c:	str	r7, [r6, #24]
   12a10:	str	r5, [r6, #28]
   12a14:	mov	r6, r8
   12a18:	str	r7, [sp, #100]	; 0x64
   12a1c:	str	r5, [sp, #104]	; 0x68
   12a20:	str	fp, [sp]
   12a24:	ldrh	r7, [r3, #16]
   12a28:	subs	r5, sl, #1
   12a2c:	ldrh	fp, [r4, #4]
   12a30:	add	r3, r3, #32
   12a34:	ldrh	sl, [r4]
   12a38:	add	r4, r4, #32
   12a3c:	ldrh	r9, [r3, #-12]
   12a40:	str	r5, [sp]
   12a44:	smlabb	r1, r7, sl, r1
   12a48:	ldrh	r7, [r3, #-8]
   12a4c:	smlabb	r9, r9, fp, r2
   12a50:	ldrh	r2, [r4, #-24]	; 0xffffffe8
   12a54:	ldrh	r5, [r3, #-4]
   12a58:	ldrh	sl, [r3, #-14]
   12a5c:	smlabb	r6, r7, r2, r6
   12a60:	ldrh	r2, [r4, #-20]	; 0xffffffec
   12a64:	ldrh	r7, [r4, #-30]	; 0xffffffe2
   12a68:	ldrh	fp, [r3]
   12a6c:	smlabb	r8, r5, r2, r8
   12a70:	ldrh	r2, [r4, #-16]
   12a74:	smlabb	r1, sl, r7, r1
   12a78:	ldrh	sl, [r3, #-10]
   12a7c:	smlabb	ip, fp, r2, ip
   12a80:	ldrh	r2, [r4, #-26]	; 0xffffffe6
   12a84:	ldrh	r5, [r3, #4]
   12a88:	ldrh	r7, [r4, #-12]
   12a8c:	ldrh	fp, [r3, #8]
   12a90:	smlabb	r2, sl, r2, r9
   12a94:	str	r1, [sp, #12]
   12a98:	ldr	r9, [sp, #8]
   12a9c:	ldrh	r1, [r4, #-8]
   12aa0:	smlabb	r0, r5, r7, r0
   12aa4:	ldr	sl, [sp, #4]
   12aa8:	ldrh	r5, [r3, #12]
   12aac:	smlabb	fp, fp, r1, r9
   12ab0:	ldrh	r9, [r4, #-4]
   12ab4:	ldrh	r7, [r3, #-6]
   12ab8:	ldrh	r1, [r4, #-22]	; 0xffffffea
   12abc:	smlabb	r9, r5, r9, sl
   12ac0:	ldrh	sl, [r3, #-2]
   12ac4:	ldrh	r5, [r4, #-18]	; 0xffffffee
   12ac8:	smlabb	r6, r7, r1, r6
   12acc:	ldrh	r7, [r3, #2]
   12ad0:	ldrh	r1, [r4, #-14]
   12ad4:	smlabb	r8, sl, r5, r8
   12ad8:	ldrh	sl, [r3, #6]
   12adc:	ldrh	r5, [r4, #-10]
   12ae0:	smlabb	ip, r7, r1, ip
   12ae4:	ldrh	r7, [r3, #10]
   12ae8:	ldrh	r1, [r4, #-6]
   12aec:	smlabb	r0, sl, r5, r0
   12af0:	ldrh	r5, [r3, #14]
   12af4:	ldrh	sl, [r4, #-2]
   12af8:	smlabb	fp, r7, r1, fp
   12afc:	smlabb	r9, r5, sl, r9
   12b00:	stmibne	sp, {r9, fp}
   12b04:	ldrne	r1, [sp, #12]
   12b08:	ldrne	sl, [sp]
   12b0c:	bne	12a24 <close@plt+0xa0f8>
   12b10:	mov	r1, fp
   12b14:	ldr	fp, [sp, #12]
   12b18:	ldr	sl, [sp]
   12b1c:	mov	r5, r8
   12b20:	mov	r7, r9
   12b24:	lsr	r8, r2, #16
   12b28:	lsr	r9, fp, #16
   12b2c:	ldr	r3, [sp, #24]
   12b30:	add	r2, sp, #60	; 0x3c
   12b34:	asr	r4, r5, #16
   12b38:	asr	ip, ip, #16
   12b3c:	asr	r0, r0, #16
   12b40:	asr	r7, r7, #16
   12b44:	str	r2, [sp, #36]	; 0x24
   12b48:	strh	r9, [sp, #60]	; 0x3c
   12b4c:	mov	r2, r9
   12b50:	strh	r4, [sp, #66]	; 0x42
   12b54:	mov	fp, r8
   12b58:	strh	ip, [sp, #68]	; 0x44
   12b5c:	mov	r4, sl
   12b60:	strh	r0, [sp, #70]	; 0x46
   12b64:	mov	r9, sl
   12b68:	strh	r7, [sp, #74]	; 0x4a
   12b6c:	mov	ip, sl
   12b70:	mov	r7, sl
   12b74:	mov	r0, sl
   12b78:	asr	r6, r6, #16
   12b7c:	asr	r1, r1, #16
   12b80:	str	sl, [sp, #8]
   12b84:	str	sl, [sp, #12]
   12b88:	strh	r8, [sp, #62]	; 0x3e
   12b8c:	str	sl, [sp, #4]
   12b90:	strh	r6, [sp, #64]	; 0x40
   12b94:	strh	r1, [sp, #72]	; 0x48
   12b98:	ldrh	r5, [r3, #168]	; 0xa8
   12b9c:	add	r6, r0, #4
   12ba0:	ldrh	r8, [r3, #160]	; 0xa0
   12ba4:	cmp	r6, #16
   12ba8:	str	r6, [sp]
   12bac:	add	r3, r3, #32
   12bb0:	smlabb	r7, r2, r5, r7
   12bb4:	ldrh	r6, [r3, #148]	; 0x94
   12bb8:	smlabb	r8, r2, r8, sl
   12bbc:	ldr	r5, [sp, #4]
   12bc0:	ldrh	sl, [r3, #140]	; 0x8c
   12bc4:	ldrh	r0, [r3, #132]	; 0x84
   12bc8:	ldrh	r1, [r3, #152]	; 0x98
   12bcc:	smlabb	r4, r2, sl, r4
   12bd0:	smlabb	sl, r2, r6, r5
   12bd4:	ldr	r6, [sp, #12]
   12bd8:	smlabb	r9, r2, r0, r9
   12bdc:	ldrh	r0, [r3, #144]	; 0x90
   12be0:	ldr	r5, [sp, #8]
   12be4:	smlabb	r1, r2, r1, r6
   12be8:	str	sl, [sp, #4]
   12bec:	smlabb	ip, r2, r0, ip
   12bf0:	ldrh	sl, [r3, #130]	; 0x82
   12bf4:	ldrh	r0, [r3, #156]	; 0x9c
   12bf8:	ldrh	r6, [r3, #138]	; 0x8a
   12bfc:	smlabb	sl, fp, sl, r8
   12c00:	ldrh	r8, [r3, #146]	; 0x92
   12c04:	smlabb	r2, r2, r0, r5
   12c08:	ldrh	r0, [r3, #134]	; 0x86
   12c0c:	ldrh	r5, [r3, #142]	; 0x8e
   12c10:	smlabb	r7, fp, r6, r7
   12c14:	ldrh	r6, [r3, #154]	; 0x9a
   12c18:	smlabb	r9, fp, r0, r9
   12c1c:	ldrh	r0, [r3, #150]	; 0x96
   12c20:	smlabb	r4, fp, r5, r4
   12c24:	ldrh	r5, [r3, #158]	; 0x9e
   12c28:	smlabb	ip, fp, r8, ip
   12c2c:	ldr	r8, [sp, #4]
   12c30:	smlabb	r1, fp, r6, r1
   12c34:	smlabb	r0, fp, r0, r8
   12c38:	smlabb	r2, fp, r5, r2
   12c3c:	beq	12c64 <close@plt+0xa338>
   12c40:	ldr	r6, [sp]
   12c44:	add	r5, sp, #60	; 0x3c
   12c48:	str	r2, [sp, #8]
   12c4c:	str	r0, [sp, #4]
   12c50:	ldrh	r2, [r5, r6]!
   12c54:	mov	r0, r6
   12c58:	str	r1, [sp, #12]
   12c5c:	ldrh	fp, [r5, #2]
   12c60:	b	12b98 <close@plt+0xa26c>
   12c64:	ldr	fp, [sp, #32]
   12c68:	ldr	r6, [sp, #16]
   12c6c:	ldr	r3, [sp, #40]	; 0x28
   12c70:	add	r5, r6, fp
   12c74:	ldr	fp, [sp, #20]
   12c78:	ldr	r6, [sp, #44]	; 0x2c
   12c7c:	sub	r8, r3, #512	; 0x200
   12c80:	ldr	r3, [sp, #28]
   12c84:	str	r4, [sp, #88]	; 0x58
   12c88:	str	sl, [fp, r6, lsl #2]
   12c8c:	ldr	fp, [sp, #16]
   12c90:	str	r5, [sp, #24]
   12c94:	mov	r5, #32768	; 0x8000
   12c98:	str	r8, [sp, #32]
   12c9c:	mov	r6, r5
   12ca0:	str	r4, [fp, #12]
   12ca4:	mov	r8, r3
   12ca8:	ldr	r4, [sp, #40]	; 0x28
   12cac:	str	r9, [sp, #80]	; 0x50
   12cb0:	str	ip, [sp, #92]	; 0x5c
   12cb4:	str	r1, [sp, #100]	; 0x64
   12cb8:	str	r2, [sp, #104]	; 0x68
   12cbc:	str	r9, [fp, #4]
   12cc0:	mov	r9, r5
   12cc4:	str	ip, [fp, #16]
   12cc8:	mov	ip, r5
   12ccc:	str	r1, [fp, #24]
   12cd0:	mov	r1, r5
   12cd4:	str	r2, [fp, #28]
   12cd8:	mov	r2, r5
   12cdc:	str	r7, [sp, #84]	; 0x54
   12ce0:	str	r7, [fp, #8]
   12ce4:	mov	r7, #0
   12ce8:	str	r5, [sp, #8]
   12cec:	str	r5, [sp, #12]
   12cf0:	str	r5, [sp, #4]
   12cf4:	str	r0, [sp, #96]	; 0x60
   12cf8:	str	r0, [fp, #20]
   12cfc:	str	r7, [sp]
   12d00:	str	r5, [sp, #20]
   12d04:	ldr	r0, [sp, #32]
   12d08:	add	r3, r3, #32
   12d0c:	ldr	r7, [sp]
   12d10:	add	r4, r4, #32
   12d14:	add	r5, r0, #512	; 0x200
   12d18:	ldr	sl, [sp]
   12d1c:	ldrh	fp, [r3, #-28]	; 0xffffffe4
   12d20:	ldrh	r8, [r8, r7]
   12d24:	add	r0, sl, #32
   12d28:	ldrh	r7, [r7, r5]
   12d2c:	str	r0, [sp]
   12d30:	ldrh	r0, [r4, #-28]	; 0xffffffe4
   12d34:	smlabb	r9, r8, r7, r9
   12d38:	ldrh	r7, [r3, #-30]	; 0xffffffe2
   12d3c:	smlabb	r8, fp, r0, r2
   12d40:	ldrh	fp, [r4, #-30]	; 0xffffffe2
   12d44:	ldr	r5, [sp]
   12d48:	ldrh	r2, [r4, #-24]	; 0xffffffe8
   12d4c:	smlabb	r9, r7, fp, r9
   12d50:	ldrh	r0, [r3, #-20]	; 0xffffffec
   12d54:	ldrh	sl, [r3, #-24]	; 0xffffffe8
   12d58:	cmp	r5, #160	; 0xa0
   12d5c:	ldrh	r5, [r4, #-20]	; 0xffffffec
   12d60:	ldrh	r7, [r3, #-26]	; 0xffffffe6
   12d64:	smlabb	sl, sl, r2, r1
   12d68:	ldrh	r1, [r3, #-16]
   12d6c:	smlabb	ip, r0, r5, ip
   12d70:	ldrh	r0, [r4, #-16]
   12d74:	ldrh	r5, [r3, #-12]
   12d78:	ldrh	r2, [r4, #-26]	; 0xffffffe6
   12d7c:	smlabb	r1, r1, r0, r6
   12d80:	str	r9, [sp, #4]
   12d84:	ldr	r6, [sp, #12]
   12d88:	ldrh	r9, [r4, #-12]
   12d8c:	ldrh	fp, [r3, #-8]
   12d90:	smlabb	r2, r7, r2, r8
   12d94:	ldrh	r8, [r4, #-8]
   12d98:	smlabb	r0, r5, r9, r6
   12d9c:	ldrh	r7, [r3, #-22]	; 0xffffffea
   12da0:	ldrh	r6, [r4, #-22]	; 0xffffffea
   12da4:	ldr	r5, [sp, #8]
   12da8:	ldrh	r9, [r3, #-4]
   12dac:	smlabb	r7, r7, r6, sl
   12db0:	ldr	r6, [sp, #20]
   12db4:	smlabb	fp, fp, r8, r5
   12db8:	ldrh	r8, [r4, #-4]
   12dbc:	ldrh	sl, [r3, #-18]	; 0xffffffee
   12dc0:	smlabb	r5, r9, r8, r6
   12dc4:	ldrh	r9, [r4, #-18]	; 0xffffffee
   12dc8:	ldrh	r8, [r3, #-14]
   12dcc:	ldrh	r6, [r4, #-14]
   12dd0:	smlabb	ip, sl, r9, ip
   12dd4:	ldrh	sl, [r3, #-10]
   12dd8:	ldrh	r9, [r4, #-10]
   12ddc:	smlabb	r6, r8, r6, r1
   12de0:	ldrh	r8, [r3, #-6]
   12de4:	ldrh	r1, [r4, #-6]
   12de8:	smlabb	r0, sl, r9, r0
   12dec:	ldrh	sl, [r3, #-2]
   12df0:	ldrh	r9, [r4, #-2]
   12df4:	smlabb	fp, r8, r1, fp
   12df8:	smlabb	r5, sl, r9, r5
   12dfc:	beq	12e1c <close@plt+0xa4f0>
   12e00:	str	r5, [sp, #20]
   12e04:	mov	r1, r7
   12e08:	str	fp, [sp, #8]
   12e0c:	str	r0, [sp, #12]
   12e10:	ldr	r9, [sp, #4]
   12e14:	ldr	r8, [sp, #28]
   12e18:	b	12d04 <close@plt+0xa3d8>
   12e1c:	ldr	r8, [sp, #4]
   12e20:	lsr	r4, r2, #16
   12e24:	ldr	r3, [sp, #40]	; 0x28
   12e28:	mov	r9, #0
   12e2c:	add	r2, sp, #60	; 0x3c
   12e30:	asr	r6, r6, #16
   12e34:	lsr	r1, r8, #16
   12e38:	asr	r0, r0, #16
   12e3c:	asr	r8, ip, #16
   12e40:	asr	fp, fp, #16
   12e44:	str	r2, [sp, #8]
   12e48:	mov	sl, r4
   12e4c:	strh	r4, [sp, #62]	; 0x3e
   12e50:	mov	r2, r1
   12e54:	strh	r8, [sp, #66]	; 0x42
   12e58:	mov	ip, r9
   12e5c:	strh	r6, [sp, #68]	; 0x44
   12e60:	mov	r4, r9
   12e64:	strh	r0, [sp, #70]	; 0x46
   12e68:	mov	r6, r9
   12e6c:	strh	fp, [sp, #72]	; 0x48
   12e70:	mov	r8, r9
   12e74:	mov	fp, r9
   12e78:	mov	r0, r9
   12e7c:	asr	r7, r7, #16
   12e80:	asr	r5, r5, #16
   12e84:	str	r9, [sp, #12]
   12e88:	strh	r1, [sp, #60]	; 0x3c
   12e8c:	str	r9, [sp, #4]
   12e90:	str	r9, [sp, #20]
   12e94:	strh	r7, [sp, #64]	; 0x40
   12e98:	strh	r5, [sp, #74]	; 0x4a
   12e9c:	str	r9, [sp]
   12ea0:	add	r7, r0, #4
   12ea4:	str	r7, [sp]
   12ea8:	ldr	r5, [sp]
   12eac:	add	r3, r3, #32
   12eb0:	ldrh	r1, [r3, #128]	; 0x80
   12eb4:	cmp	r5, #16
   12eb8:	ldrh	r5, [r3, #148]	; 0x94
   12ebc:	ldrh	r0, [r3, #132]	; 0x84
   12ec0:	ldrh	r7, [r3, #136]	; 0x88
   12ec4:	smlabb	r9, r2, r5, r9
   12ec8:	ldr	r5, [sp, #12]
   12ecc:	smlabb	fp, r2, r1, fp
   12ed0:	ldrh	r1, [r3, #140]	; 0x8c
   12ed4:	smlabb	r8, r2, r0, r8
   12ed8:	ldrh	r0, [r3, #144]	; 0x90
   12edc:	smlabb	r6, r2, r7, r6
   12ee0:	str	r9, [sp, #20]
   12ee4:	smlabb	r4, r2, r1, r4
   12ee8:	ldrh	r9, [r3, #130]	; 0x82
   12eec:	smlabb	ip, r2, r0, ip
   12ef0:	ldrh	r1, [r3, #152]	; 0x98
   12ef4:	ldrh	r0, [r3, #156]	; 0x9c
   12ef8:	ldr	r7, [sp, #4]
   12efc:	smlabb	fp, sl, r9, fp
   12f00:	ldrh	r9, [r3, #146]	; 0x92
   12f04:	smlabb	r1, r2, r1, r7
   12f08:	ldrh	r7, [r3, #138]	; 0x8a
   12f0c:	smlabb	r2, r2, r0, r5
   12f10:	ldrh	r0, [r3, #134]	; 0x86
   12f14:	ldrh	r5, [r3, #142]	; 0x8e
   12f18:	smlabb	r6, sl, r7, r6
   12f1c:	ldrh	r7, [r3, #154]	; 0x9a
   12f20:	smlabb	r8, sl, r0, r8
   12f24:	ldrh	r0, [r3, #150]	; 0x96
   12f28:	smlabb	r4, sl, r5, r4
   12f2c:	ldrh	r5, [r3, #158]	; 0x9e
   12f30:	smlabb	ip, sl, r9, ip
   12f34:	ldr	r9, [sp, #20]
   12f38:	smlabb	r1, sl, r7, r1
   12f3c:	smlabb	r0, sl, r0, r9
   12f40:	smlabb	r2, sl, r5, r2
   12f44:	beq	12f6c <close@plt+0xa640>
   12f48:	str	r2, [sp, #12]
   12f4c:	add	r7, sp, #60	; 0x3c
   12f50:	ldr	r2, [sp]
   12f54:	mov	r9, r0
   12f58:	str	r1, [sp, #4]
   12f5c:	ldr	r0, [sp]
   12f60:	ldrh	r2, [r7, r2]!	; <UNPREDICTABLE>
   12f64:	ldrh	sl, [r7, #2]
   12f68:	b	12ea0 <close@plt+0xa574>
   12f6c:	ldr	sl, [sp, #48]	; 0x30
   12f70:	ldr	r5, [sp, #44]	; 0x2c
   12f74:	ldr	r9, [sp, #16]
   12f78:	ldr	r3, [sp, #108]	; 0x6c
   12f7c:	ldr	r7, [sl]
   12f80:	str	fp, [r9, r5, lsl #2]
   12f84:	ldr	fp, [sp, #24]
   12f88:	cmp	r3, r7
   12f8c:	str	r8, [sp, #80]	; 0x50
   12f90:	str	r6, [sp, #84]	; 0x54
   12f94:	str	r4, [sp, #88]	; 0x58
   12f98:	str	ip, [sp, #92]	; 0x5c
   12f9c:	str	r0, [sp, #96]	; 0x60
   12fa0:	str	r1, [sp, #100]	; 0x64
   12fa4:	str	r2, [sp, #104]	; 0x68
   12fa8:	str	r8, [fp, #4]
   12fac:	str	r6, [fp, #8]
   12fb0:	str	r4, [fp, #12]
   12fb4:	str	ip, [fp, #16]
   12fb8:	str	r0, [fp, #20]
   12fbc:	str	r1, [fp, #24]
   12fc0:	str	r2, [fp, #28]
   12fc4:	bne	12fd0 <close@plt+0xa6a4>
   12fc8:	add	sp, sp, #116	; 0x74
   12fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fd0:	bl	8848 <__stack_chk_fail@plt>
   12fd4:	andeq	fp, r0, ip, lsl ip
   12fd8:	andeq	r0, r0, ip, rrx
   12fdc:	andeq	r2, r0, r8, lsl r8
   12fe0:	muleq	r0, r4, r5
   12fe4:	push	{r4, r5, r6, r7, r8, r9}
   12fe8:	ldr	ip, [pc, #108]	; 1305c <close@plt+0xa730>
   12fec:	ldr	r9, [pc, #108]	; 13060 <close@plt+0xa734>
   12ff0:	ldr	r8, [pc, #108]	; 13064 <close@plt+0xa738>
   12ff4:	add	ip, pc, ip
   12ff8:	ldr	r7, [pc, #104]	; 13068 <close@plt+0xa73c>
   12ffc:	add	r9, pc, r9
   13000:	ldr	r6, [pc, #100]	; 1306c <close@plt+0xa740>
   13004:	add	r8, pc, r8
   13008:	ldr	r5, [pc, #96]	; 13070 <close@plt+0xa744>
   1300c:	add	r7, pc, r7
   13010:	ldr	r4, [pc, #92]	; 13074 <close@plt+0xa748>
   13014:	add	r6, pc, r6
   13018:	ldr	r1, [pc, #88]	; 13078 <close@plt+0xa74c>
   1301c:	add	r5, pc, r5
   13020:	ldr	r2, [pc, #84]	; 1307c <close@plt+0xa750>
   13024:	add	r4, pc, r4
   13028:	add	r1, pc, r1
   1302c:	str	r9, [r0, #1328]	; 0x530
   13030:	add	r2, pc, r2
   13034:	str	r8, [r0, #1332]	; 0x534
   13038:	str	r7, [r0, #1336]	; 0x538
   1303c:	str	r6, [r0, #1340]	; 0x53c
   13040:	str	r5, [r0, #1344]	; 0x540
   13044:	str	r4, [r0, #1348]	; 0x544
   13048:	str	ip, [r0, #1352]	; 0x548
   1304c:	str	r1, [r0, #1356]	; 0x54c
   13050:	str	r2, [r0, #1360]	; 0x550
   13054:	pop	{r4, r5, r6, r7, r8, r9}
   13058:	b	13478 <close@plt+0xab4c>
   1305c:			; <UNDEFINED> instruction: 0xffffd3a0
   13060:			; <UNDEFINED> instruction: 0xffffe980
   13064:			; <UNDEFINED> instruction: 0xfffff3bc
   13068:			; <UNDEFINED> instruction: 0xffffdfc8
   1306c:			; <UNDEFINED> instruction: 0xffffd618
   13070:			; <UNDEFINED> instruction: 0xffffe2f0
   13074:			; <UNDEFINED> instruction: 0xffffd940
   13078:			; <UNDEFINED> instruction: 0xffffc9a0
   1307c:	andeq	r1, r0, r8, lsl pc
   13080:	push	{r1, r4, r5, r6, r7, lr}
   13084:	push	{r8, r9, sl, fp}
   13088:	ldrd	r4, [r0]
   1308c:	ldrd	r6, [r2]
   13090:	ldrd	r8, [r0, #16]
   13094:	ldrd	sl, [r2, #16]
   13098:	mov	lr, #32768	; 0x8000
   1309c:	smlad	r3, r4, r6, lr
   130a0:	smlad	ip, r5, r7, lr
   130a4:	ldrd	r4, [r0, #32]
   130a8:	ldrd	r6, [r2, #32]
   130ac:	smlad	r3, r8, sl, r3
   130b0:	smlad	ip, r9, fp, ip
   130b4:	ldrd	r8, [r0, #48]	; 0x30
   130b8:	ldrd	sl, [r2, #48]	; 0x30
   130bc:	smlad	r3, r4, r6, r3
   130c0:	smlad	ip, r5, r7, ip
   130c4:	ldrd	r4, [r0, #64]	; 0x40
   130c8:	ldrd	r6, [r2, #64]	; 0x40
   130cc:	smlad	r3, r8, sl, r3
   130d0:	smlad	ip, r9, fp, ip
   130d4:	ldrd	r8, [r0, #8]
   130d8:	ldrd	sl, [r2, #8]
   130dc:	smlad	r3, r4, r6, r3
   130e0:	smlad	ip, r5, r7, ip
   130e4:	ldrd	r4, [r0, #24]
   130e8:	ldrd	r6, [r2, #24]
   130ec:	pkhtb	r3, ip, r3, asr #16
   130f0:	smlad	ip, r8, sl, lr
   130f4:	smlad	lr, r9, fp, lr
   130f8:	ldrd	r8, [r0, #40]	; 0x28
   130fc:	ldrd	sl, [r2, #40]	; 0x28
   13100:	smlad	ip, r4, r6, ip
   13104:	smlad	lr, r5, r7, lr
   13108:	ldrd	r4, [r0, #56]	; 0x38
   1310c:	ldrd	r6, [r2, #56]	; 0x38
   13110:	smlad	ip, r8, sl, ip
   13114:	smlad	lr, r9, fp, lr
   13118:	ldrd	r8, [r0, #72]	; 0x48
   1311c:	ldrd	sl, [r2, #72]	; 0x48
   13120:	smlad	ip, r4, r6, ip
   13124:	smlad	lr, r5, r7, lr
   13128:	ldrd	r4, [r2, #80]	; 0x50
   1312c:	smlad	ip, r8, sl, ip
   13130:	smlad	lr, r9, fp, lr
   13134:	ldrd	r6, [r2, #88]	; 0x58
   13138:	ldrd	r8, [r2, #96]	; 0x60
   1313c:	ldrd	sl, [r2, #104]	; 0x68
   13140:	pkhtb	ip, lr, ip, asr #16
   13144:	smuad	r4, r3, r4
   13148:	smuad	r5, r3, r5
   1314c:	smlad	r4, ip, r8, r4
   13150:	smlad	r5, ip, r9, r5
   13154:	smuad	r6, r3, r6
   13158:	smuad	r7, r3, r7
   1315c:	smlad	r6, ip, sl, r6
   13160:	smlad	r7, ip, fp, r7
   13164:	pop	{r8, r9, sl, fp}
   13168:	stm	r1, {r4, r5, r6, r7}
   1316c:	pop	{r1, r4, r5, r6, r7, pc}
   13170:	push	{r1, r4, r5, r6, r7, lr}
   13174:	push	{r8, r9, sl, fp}
   13178:	ldrd	r4, [r0, #24]
   1317c:	ldrd	r6, [r2, #24]
   13180:	ldrd	r8, [r0, #56]	; 0x38
   13184:	ldrd	sl, [r2, #56]	; 0x38
   13188:	mov	lr, #32768	; 0x8000
   1318c:	smlad	r3, r4, r6, lr
   13190:	smlad	ip, r5, r7, lr
   13194:	ldrd	r4, [r0, #88]	; 0x58
   13198:	ldrd	r6, [r2, #88]	; 0x58
   1319c:	smlad	r3, r8, sl, r3
   131a0:	smlad	ip, r9, fp, ip
   131a4:	ldrd	r8, [r0, #120]	; 0x78
   131a8:	ldrd	sl, [r2, #120]	; 0x78
   131ac:	smlad	r3, r4, r6, r3
   131b0:	smlad	ip, r5, r7, ip
   131b4:	ldrd	r4, [r0, #152]	; 0x98
   131b8:	ldrd	r6, [r2, #152]	; 0x98
   131bc:	smlad	r3, r8, sl, r3
   131c0:	smlad	ip, r9, fp, ip
   131c4:	ldrd	r8, [r0, #16]
   131c8:	ldrd	sl, [r2, #16]
   131cc:	smlad	r3, r4, r6, r3
   131d0:	smlad	ip, r5, r7, ip
   131d4:	ldrd	r4, [r0, #48]	; 0x30
   131d8:	ldrd	r6, [r2, #48]	; 0x30
   131dc:	pkhtb	r3, ip, r3, asr #16
   131e0:	push	{r3}		; (str r3, [sp, #-4]!)
   131e4:	smlad	r3, r8, sl, lr
   131e8:	smlad	ip, r9, fp, lr
   131ec:	ldrd	r8, [r0, #80]	; 0x50
   131f0:	ldrd	sl, [r2, #80]	; 0x50
   131f4:	smlad	r3, r4, r6, r3
   131f8:	smlad	ip, r5, r7, ip
   131fc:	ldrd	r4, [r0, #112]	; 0x70
   13200:	ldrd	r6, [r2, #112]	; 0x70
   13204:	smlad	r3, r8, sl, r3
   13208:	smlad	ip, r9, fp, ip
   1320c:	ldrd	r8, [r0, #144]	; 0x90
   13210:	ldrd	sl, [r2, #144]	; 0x90
   13214:	smlad	r3, r4, r6, r3
   13218:	smlad	ip, r5, r7, ip
   1321c:	ldrd	r4, [r0]
   13220:	ldrd	r6, [r2]
   13224:	smlad	r3, r8, sl, r3
   13228:	smlad	ip, r9, fp, ip
   1322c:	ldrd	r8, [r0, #32]
   13230:	ldrd	sl, [r2, #32]
   13234:	pkhtb	r3, ip, r3, asr #16
   13238:	push	{r3}		; (str r3, [sp, #-4]!)
   1323c:	smlad	r3, r4, r6, lr
   13240:	smlad	ip, r5, r7, lr
   13244:	ldrd	r4, [r0, #64]	; 0x40
   13248:	ldrd	r6, [r2, #64]	; 0x40
   1324c:	smlad	r3, r8, sl, r3
   13250:	smlad	ip, r9, fp, ip
   13254:	ldrd	r8, [r0, #96]	; 0x60
   13258:	ldrd	sl, [r2, #96]	; 0x60
   1325c:	smlad	r3, r4, r6, r3
   13260:	smlad	ip, r5, r7, ip
   13264:	ldrd	r4, [r0, #128]	; 0x80
   13268:	ldrd	r6, [r2, #128]	; 0x80
   1326c:	smlad	r3, r8, sl, r3
   13270:	smlad	ip, r9, fp, ip
   13274:	ldrd	r8, [r0, #8]
   13278:	ldrd	sl, [r2, #8]
   1327c:	smlad	r3, r4, r6, r3
   13280:	smlad	ip, r5, r7, ip
   13284:	ldrd	r4, [r0, #40]	; 0x28
   13288:	ldrd	r6, [r2, #40]	; 0x28
   1328c:	pkhtb	r3, ip, r3, asr #16
   13290:	smlad	ip, r8, sl, lr
   13294:	smlad	lr, r9, fp, lr
   13298:	ldrd	r8, [r0, #72]	; 0x48
   1329c:	ldrd	sl, [r2, #72]	; 0x48
   132a0:	smlad	ip, r4, r6, ip
   132a4:	smlad	lr, r5, r7, lr
   132a8:	ldrd	r4, [r0, #104]	; 0x68
   132ac:	ldrd	r6, [r2, #104]	; 0x68
   132b0:	smlad	ip, r8, sl, ip
   132b4:	smlad	lr, r9, fp, lr
   132b8:	ldrd	r8, [r0, #136]	; 0x88
   132bc:	ldrd	sl, [r2, #136]!	; 0x88
   132c0:	smlad	ip, r4, r6, ip
   132c4:	smlad	lr, r5, r7, lr
   132c8:	ldrd	r4, [r2, #24]
   132cc:	smlad	ip, r8, sl, ip
   132d0:	smlad	lr, r9, fp, lr
   132d4:	ldrd	r6, [r2, #32]
   132d8:	smuad	r4, r3, r4
   132dc:	smuad	r5, r3, r5
   132e0:	pkhtb	ip, lr, ip, asr #16
   132e4:	pop	{r0, lr}
   132e8:	ldrd	r8, [r2, #56]	; 0x38
   132ec:	smuad	r6, r3, r6
   132f0:	smuad	r7, r3, r7
   132f4:	ldrd	sl, [r2, #64]	; 0x40
   132f8:	smlad	r4, ip, r8, r4
   132fc:	smlad	r5, ip, r9, r5
   13300:	ldrd	r8, [r2, #88]	; 0x58
   13304:	smlad	r6, ip, sl, r6
   13308:	smlad	r7, ip, fp, r7
   1330c:	ldrd	sl, [r2, #96]	; 0x60
   13310:	smlad	r4, r0, r8, r4
   13314:	smlad	r5, r0, r9, r5
   13318:	ldrd	r8, [r2, #120]	; 0x78
   1331c:	smlad	r6, r0, sl, r6
   13320:	smlad	r7, r0, fp, r7
   13324:	ldrd	sl, [r2, #128]	; 0x80
   13328:	smlad	r4, lr, r8, r4
   1332c:	smlad	r5, lr, r9, r5
   13330:	ldrd	r8, [r2, #40]	; 0x28
   13334:	smlad	r6, lr, sl, r6
   13338:	smlad	r7, lr, fp, r7
   1333c:	ldrd	sl, [r2, #48]	; 0x30
   13340:	stmia	r1!, {r4, r5}
   13344:	smuad	r4, r3, r8
   13348:	smuad	r5, r3, r9
   1334c:	ldrd	r8, [r2, #72]	; 0x48
   13350:	stmia	r1!, {r6, r7}
   13354:	smuad	r6, r3, sl
   13358:	smuad	r7, r3, fp
   1335c:	ldrd	sl, [r2, #80]	; 0x50
   13360:	smlad	r4, ip, r8, r4
   13364:	smlad	r5, ip, r9, r5
   13368:	ldrd	r8, [r2, #104]	; 0x68
   1336c:	smlad	r6, ip, sl, r6
   13370:	smlad	r7, ip, fp, r7
   13374:	ldrd	sl, [r2, #112]	; 0x70
   13378:	smlad	r4, r0, r8, r4
   1337c:	smlad	r5, r0, r9, r5
   13380:	ldrd	r8, [r2, #136]	; 0x88
   13384:	smlad	r6, r0, sl, r6
   13388:	smlad	r7, r0, fp, r7
   1338c:	ldrd	sl, [r2, #144]	; 0x90
   13390:	smlad	r4, lr, r8, r4
   13394:	smlad	r5, lr, r9, r5
   13398:	smlad	r6, lr, sl, r6
   1339c:	smlad	r7, lr, fp, r7
   133a0:	pop	{r8, r9, sl, fp}
   133a4:	stmia	r1!, {r4, r5, r6, r7}
   133a8:	pop	{r1, r4, r5, r6, r7, pc}
   133ac:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   133b0:	lsl	r5, r2, #2
   133b4:	ldr	r6, [pc, #80]	; 1340c <close@plt+0xaae0>
   133b8:	add	r9, r1, r5
   133bc:	mov	r4, r0
   133c0:	add	r8, r9, r5
   133c4:	add	r6, pc, r6
   133c8:	add	r0, r0, #24
   133cc:	add	r7, r6, #112	; 0x70
   133d0:	mov	r2, r6
   133d4:	bl	13080 <close@plt+0xa754>
   133d8:	mov	r1, r9
   133dc:	mov	r2, r7
   133e0:	add	r0, r4, #16
   133e4:	bl	13080 <close@plt+0xa754>
   133e8:	mov	r2, r6
   133ec:	mov	r1, r8
   133f0:	add	r0, r4, #8
   133f4:	bl	13080 <close@plt+0xa754>
   133f8:	mov	r0, r4
   133fc:	add	r1, r8, r5
   13400:	mov	r2, r7
   13404:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   13408:	b	13080 <close@plt+0xa754>
   1340c:	muleq	r0, r4, fp
   13410:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13414:	lsl	r5, r2, #2
   13418:	ldr	r6, [pc, #84]	; 13474 <close@plt+0xab48>
   1341c:	add	r9, r1, r5
   13420:	mov	r4, r0
   13424:	add	r7, r9, r5
   13428:	add	r3, pc, r6
   1342c:	add	r0, r0, #48	; 0x30
   13430:	add	r8, r3, #224	; 0xe0
   13434:	add	r6, r3, #512	; 0x200
   13438:	mov	r2, r8
   1343c:	bl	13170 <close@plt+0xa844>
   13440:	mov	r1, r9
   13444:	mov	r2, r6
   13448:	add	r0, r4, #32
   1344c:	bl	13170 <close@plt+0xa844>
   13450:	mov	r2, r8
   13454:	mov	r1, r7
   13458:	add	r0, r4, #16
   1345c:	bl	13170 <close@plt+0xa844>
   13460:	mov	r0, r4
   13464:	add	r1, r7, r5
   13468:	mov	r2, r6
   1346c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   13470:	b	13170 <close@plt+0xa844>
   13474:	andeq	r1, r0, r0, lsr fp
   13478:	ldr	r3, [pc, #32]	; 134a0 <close@plt+0xab74>
   1347c:	ldr	r1, [pc, #32]	; 134a4 <close@plt+0xab78>
   13480:	ldr	r2, [pc, #32]	; 134a8 <close@plt+0xab7c>
   13484:	add	ip, pc, r3
   13488:	add	r3, pc, r1
   1348c:	str	ip, [r0, #1328]	; 0x530
   13490:	add	r1, pc, r2
   13494:	str	r3, [r0, #1332]	; 0x534
   13498:	str	r1, [r0, #1360]	; 0x550
   1349c:	bx	lr
   134a0:			; <UNDEFINED> instruction: 0xffffff20
   134a4:			; <UNDEFINED> instruction: 0xffffff80
   134a8:	andeq	r1, r0, r8, ror #27
   134ac:	subs	r2, r1, #1
   134b0:	bxeq	lr
   134b4:	bcc	1368c <close@plt+0xad60>
   134b8:	cmp	r0, r1
   134bc:	bls	13670 <close@plt+0xad44>
   134c0:	tst	r1, r2
   134c4:	beq	1367c <close@plt+0xad50>
   134c8:	clz	r3, r0
   134cc:	clz	r2, r1
   134d0:	sub	r3, r2, r3
   134d4:	rsbs	r3, r3, #31
   134d8:	addne	r3, r3, r3, lsl #1
   134dc:	mov	r2, #0
   134e0:	addne	pc, pc, r3, lsl #2
   134e4:	nop	{0}
   134e8:	cmp	r0, r1, lsl #31
   134ec:	adc	r2, r2, r2
   134f0:	subcs	r0, r0, r1, lsl #31
   134f4:	cmp	r0, r1, lsl #30
   134f8:	adc	r2, r2, r2
   134fc:	subcs	r0, r0, r1, lsl #30
   13500:	cmp	r0, r1, lsl #29
   13504:	adc	r2, r2, r2
   13508:	subcs	r0, r0, r1, lsl #29
   1350c:	cmp	r0, r1, lsl #28
   13510:	adc	r2, r2, r2
   13514:	subcs	r0, r0, r1, lsl #28
   13518:	cmp	r0, r1, lsl #27
   1351c:	adc	r2, r2, r2
   13520:	subcs	r0, r0, r1, lsl #27
   13524:	cmp	r0, r1, lsl #26
   13528:	adc	r2, r2, r2
   1352c:	subcs	r0, r0, r1, lsl #26
   13530:	cmp	r0, r1, lsl #25
   13534:	adc	r2, r2, r2
   13538:	subcs	r0, r0, r1, lsl #25
   1353c:	cmp	r0, r1, lsl #24
   13540:	adc	r2, r2, r2
   13544:	subcs	r0, r0, r1, lsl #24
   13548:	cmp	r0, r1, lsl #23
   1354c:	adc	r2, r2, r2
   13550:	subcs	r0, r0, r1, lsl #23
   13554:	cmp	r0, r1, lsl #22
   13558:	adc	r2, r2, r2
   1355c:	subcs	r0, r0, r1, lsl #22
   13560:	cmp	r0, r1, lsl #21
   13564:	adc	r2, r2, r2
   13568:	subcs	r0, r0, r1, lsl #21
   1356c:	cmp	r0, r1, lsl #20
   13570:	adc	r2, r2, r2
   13574:	subcs	r0, r0, r1, lsl #20
   13578:	cmp	r0, r1, lsl #19
   1357c:	adc	r2, r2, r2
   13580:	subcs	r0, r0, r1, lsl #19
   13584:	cmp	r0, r1, lsl #18
   13588:	adc	r2, r2, r2
   1358c:	subcs	r0, r0, r1, lsl #18
   13590:	cmp	r0, r1, lsl #17
   13594:	adc	r2, r2, r2
   13598:	subcs	r0, r0, r1, lsl #17
   1359c:	cmp	r0, r1, lsl #16
   135a0:	adc	r2, r2, r2
   135a4:	subcs	r0, r0, r1, lsl #16
   135a8:	cmp	r0, r1, lsl #15
   135ac:	adc	r2, r2, r2
   135b0:	subcs	r0, r0, r1, lsl #15
   135b4:	cmp	r0, r1, lsl #14
   135b8:	adc	r2, r2, r2
   135bc:	subcs	r0, r0, r1, lsl #14
   135c0:	cmp	r0, r1, lsl #13
   135c4:	adc	r2, r2, r2
   135c8:	subcs	r0, r0, r1, lsl #13
   135cc:	cmp	r0, r1, lsl #12
   135d0:	adc	r2, r2, r2
   135d4:	subcs	r0, r0, r1, lsl #12
   135d8:	cmp	r0, r1, lsl #11
   135dc:	adc	r2, r2, r2
   135e0:	subcs	r0, r0, r1, lsl #11
   135e4:	cmp	r0, r1, lsl #10
   135e8:	adc	r2, r2, r2
   135ec:	subcs	r0, r0, r1, lsl #10
   135f0:	cmp	r0, r1, lsl #9
   135f4:	adc	r2, r2, r2
   135f8:	subcs	r0, r0, r1, lsl #9
   135fc:	cmp	r0, r1, lsl #8
   13600:	adc	r2, r2, r2
   13604:	subcs	r0, r0, r1, lsl #8
   13608:	cmp	r0, r1, lsl #7
   1360c:	adc	r2, r2, r2
   13610:	subcs	r0, r0, r1, lsl #7
   13614:	cmp	r0, r1, lsl #6
   13618:	adc	r2, r2, r2
   1361c:	subcs	r0, r0, r1, lsl #6
   13620:	cmp	r0, r1, lsl #5
   13624:	adc	r2, r2, r2
   13628:	subcs	r0, r0, r1, lsl #5
   1362c:	cmp	r0, r1, lsl #4
   13630:	adc	r2, r2, r2
   13634:	subcs	r0, r0, r1, lsl #4
   13638:	cmp	r0, r1, lsl #3
   1363c:	adc	r2, r2, r2
   13640:	subcs	r0, r0, r1, lsl #3
   13644:	cmp	r0, r1, lsl #2
   13648:	adc	r2, r2, r2
   1364c:	subcs	r0, r0, r1, lsl #2
   13650:	cmp	r0, r1, lsl #1
   13654:	adc	r2, r2, r2
   13658:	subcs	r0, r0, r1, lsl #1
   1365c:	cmp	r0, r1
   13660:	adc	r2, r2, r2
   13664:	subcs	r0, r0, r1
   13668:	mov	r0, r2
   1366c:	bx	lr
   13670:	moveq	r0, #1
   13674:	movne	r0, #0
   13678:	bx	lr
   1367c:	clz	r2, r1
   13680:	rsb	r2, r2, #31
   13684:	lsr	r0, r0, r2
   13688:	bx	lr
   1368c:	cmp	r0, #0
   13690:	mvnne	r0, #0
   13694:	b	13934 <close@plt+0xb008>
   13698:	cmp	r1, #0
   1369c:	beq	1368c <close@plt+0xad60>
   136a0:	push	{r0, r1, lr}
   136a4:	bl	134ac <close@plt+0xab80>
   136a8:	pop	{r1, r2, lr}
   136ac:	mul	r3, r2, r0
   136b0:	sub	r1, r1, r3
   136b4:	bx	lr
   136b8:	cmp	r1, #0
   136bc:	beq	138c8 <close@plt+0xaf9c>
   136c0:	eor	ip, r0, r1
   136c4:	rsbmi	r1, r1, #0
   136c8:	subs	r2, r1, #1
   136cc:	beq	13894 <close@plt+0xaf68>
   136d0:	movs	r3, r0
   136d4:	rsbmi	r3, r0, #0
   136d8:	cmp	r3, r1
   136dc:	bls	138a0 <close@plt+0xaf74>
   136e0:	tst	r1, r2
   136e4:	beq	138b0 <close@plt+0xaf84>
   136e8:	clz	r2, r3
   136ec:	clz	r0, r1
   136f0:	sub	r2, r0, r2
   136f4:	rsbs	r2, r2, #31
   136f8:	addne	r2, r2, r2, lsl #1
   136fc:	mov	r0, #0
   13700:	addne	pc, pc, r2, lsl #2
   13704:	nop	{0}
   13708:	cmp	r3, r1, lsl #31
   1370c:	adc	r0, r0, r0
   13710:	subcs	r3, r3, r1, lsl #31
   13714:	cmp	r3, r1, lsl #30
   13718:	adc	r0, r0, r0
   1371c:	subcs	r3, r3, r1, lsl #30
   13720:	cmp	r3, r1, lsl #29
   13724:	adc	r0, r0, r0
   13728:	subcs	r3, r3, r1, lsl #29
   1372c:	cmp	r3, r1, lsl #28
   13730:	adc	r0, r0, r0
   13734:	subcs	r3, r3, r1, lsl #28
   13738:	cmp	r3, r1, lsl #27
   1373c:	adc	r0, r0, r0
   13740:	subcs	r3, r3, r1, lsl #27
   13744:	cmp	r3, r1, lsl #26
   13748:	adc	r0, r0, r0
   1374c:	subcs	r3, r3, r1, lsl #26
   13750:	cmp	r3, r1, lsl #25
   13754:	adc	r0, r0, r0
   13758:	subcs	r3, r3, r1, lsl #25
   1375c:	cmp	r3, r1, lsl #24
   13760:	adc	r0, r0, r0
   13764:	subcs	r3, r3, r1, lsl #24
   13768:	cmp	r3, r1, lsl #23
   1376c:	adc	r0, r0, r0
   13770:	subcs	r3, r3, r1, lsl #23
   13774:	cmp	r3, r1, lsl #22
   13778:	adc	r0, r0, r0
   1377c:	subcs	r3, r3, r1, lsl #22
   13780:	cmp	r3, r1, lsl #21
   13784:	adc	r0, r0, r0
   13788:	subcs	r3, r3, r1, lsl #21
   1378c:	cmp	r3, r1, lsl #20
   13790:	adc	r0, r0, r0
   13794:	subcs	r3, r3, r1, lsl #20
   13798:	cmp	r3, r1, lsl #19
   1379c:	adc	r0, r0, r0
   137a0:	subcs	r3, r3, r1, lsl #19
   137a4:	cmp	r3, r1, lsl #18
   137a8:	adc	r0, r0, r0
   137ac:	subcs	r3, r3, r1, lsl #18
   137b0:	cmp	r3, r1, lsl #17
   137b4:	adc	r0, r0, r0
   137b8:	subcs	r3, r3, r1, lsl #17
   137bc:	cmp	r3, r1, lsl #16
   137c0:	adc	r0, r0, r0
   137c4:	subcs	r3, r3, r1, lsl #16
   137c8:	cmp	r3, r1, lsl #15
   137cc:	adc	r0, r0, r0
   137d0:	subcs	r3, r3, r1, lsl #15
   137d4:	cmp	r3, r1, lsl #14
   137d8:	adc	r0, r0, r0
   137dc:	subcs	r3, r3, r1, lsl #14
   137e0:	cmp	r3, r1, lsl #13
   137e4:	adc	r0, r0, r0
   137e8:	subcs	r3, r3, r1, lsl #13
   137ec:	cmp	r3, r1, lsl #12
   137f0:	adc	r0, r0, r0
   137f4:	subcs	r3, r3, r1, lsl #12
   137f8:	cmp	r3, r1, lsl #11
   137fc:	adc	r0, r0, r0
   13800:	subcs	r3, r3, r1, lsl #11
   13804:	cmp	r3, r1, lsl #10
   13808:	adc	r0, r0, r0
   1380c:	subcs	r3, r3, r1, lsl #10
   13810:	cmp	r3, r1, lsl #9
   13814:	adc	r0, r0, r0
   13818:	subcs	r3, r3, r1, lsl #9
   1381c:	cmp	r3, r1, lsl #8
   13820:	adc	r0, r0, r0
   13824:	subcs	r3, r3, r1, lsl #8
   13828:	cmp	r3, r1, lsl #7
   1382c:	adc	r0, r0, r0
   13830:	subcs	r3, r3, r1, lsl #7
   13834:	cmp	r3, r1, lsl #6
   13838:	adc	r0, r0, r0
   1383c:	subcs	r3, r3, r1, lsl #6
   13840:	cmp	r3, r1, lsl #5
   13844:	adc	r0, r0, r0
   13848:	subcs	r3, r3, r1, lsl #5
   1384c:	cmp	r3, r1, lsl #4
   13850:	adc	r0, r0, r0
   13854:	subcs	r3, r3, r1, lsl #4
   13858:	cmp	r3, r1, lsl #3
   1385c:	adc	r0, r0, r0
   13860:	subcs	r3, r3, r1, lsl #3
   13864:	cmp	r3, r1, lsl #2
   13868:	adc	r0, r0, r0
   1386c:	subcs	r3, r3, r1, lsl #2
   13870:	cmp	r3, r1, lsl #1
   13874:	adc	r0, r0, r0
   13878:	subcs	r3, r3, r1, lsl #1
   1387c:	cmp	r3, r1
   13880:	adc	r0, r0, r0
   13884:	subcs	r3, r3, r1
   13888:	cmp	ip, #0
   1388c:	rsbmi	r0, r0, #0
   13890:	bx	lr
   13894:	teq	ip, r0
   13898:	rsbmi	r0, r0, #0
   1389c:	bx	lr
   138a0:	movcc	r0, #0
   138a4:	asreq	r0, ip, #31
   138a8:	orreq	r0, r0, #1
   138ac:	bx	lr
   138b0:	clz	r2, r1
   138b4:	rsb	r2, r2, #31
   138b8:	cmp	ip, #0
   138bc:	lsr	r0, r3, r2
   138c0:	rsbmi	r0, r0, #0
   138c4:	bx	lr
   138c8:	cmp	r0, #0
   138cc:	mvngt	r0, #-2147483648	; 0x80000000
   138d0:	movlt	r0, #-2147483648	; 0x80000000
   138d4:	b	13934 <close@plt+0xb008>
   138d8:	cmp	r1, #0
   138dc:	beq	138c8 <close@plt+0xaf9c>
   138e0:	push	{r0, r1, lr}
   138e4:	bl	136c0 <close@plt+0xad94>
   138e8:	pop	{r1, r2, lr}
   138ec:	mul	r3, r2, r0
   138f0:	sub	r1, r1, r3
   138f4:	bx	lr
   138f8:	cmp	r3, #0
   138fc:	cmpeq	r2, #0
   13900:	bne	13918 <close@plt+0xafec>
   13904:	cmp	r1, #0
   13908:	cmpeq	r0, #0
   1390c:	mvnne	r1, #0
   13910:	mvnne	r0, #0
   13914:	b	13934 <close@plt+0xb008>
   13918:	sub	sp, sp, #8
   1391c:	push	{sp, lr}
   13920:	bl	13980 <close@plt+0xb054>
   13924:	ldr	lr, [sp, #4]
   13928:	add	sp, sp, #8
   1392c:	pop	{r2, r3}
   13930:	bx	lr
   13934:	push	{r1, lr}
   13938:	mov	r0, #8
   1393c:	bl	8818 <raise@plt>
   13940:	pop	{r1, pc}
   13944:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13948:	mov	r8, r2
   1394c:	mov	r6, r0
   13950:	mov	r7, r1
   13954:	mov	sl, r3
   13958:	ldr	r9, [sp, #32]
   1395c:	bl	139bc <close@plt+0xb090>
   13960:	umull	r4, r5, r8, r0
   13964:	mul	r8, r8, r1
   13968:	mla	r2, r0, sl, r8
   1396c:	add	r5, r2, r5
   13970:	subs	r4, r6, r4
   13974:	sbc	r5, r7, r5
   13978:	strd	r4, [r9]
   1397c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13980:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13984:	mov	r8, r2
   13988:	mov	r6, r0
   1398c:	mov	r7, r1
   13990:	mov	r5, r3
   13994:	ldr	r9, [sp, #32]
   13998:	bl	13e48 <close@plt+0xb51c>
   1399c:	mul	r3, r0, r5
   139a0:	umull	r4, r5, r0, r8
   139a4:	mla	r8, r8, r1, r3
   139a8:	add	r5, r8, r5
   139ac:	subs	r4, r6, r4
   139b0:	sbc	r5, r7, r5
   139b4:	strd	r4, [r9]
   139b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   139bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139c0:	rsbs	r4, r0, #0
   139c4:	rsc	r5, r1, #0
   139c8:	cmp	r1, #0
   139cc:	mvn	r6, #0
   139d0:	sub	sp, sp, #12
   139d4:	movge	r4, r0
   139d8:	movge	r5, r1
   139dc:	movge	r6, #0
   139e0:	cmp	r3, #0
   139e4:	blt	13c1c <close@plt+0xb2f0>
   139e8:	cmp	r3, #0
   139ec:	mov	sl, r4
   139f0:	mov	ip, r5
   139f4:	mov	r0, r2
   139f8:	mov	r1, r3
   139fc:	mov	r8, r2
   13a00:	mov	r7, r4
   13a04:	mov	r9, r5
   13a08:	bne	13b00 <close@plt+0xb1d4>
   13a0c:	cmp	r2, r5
   13a10:	bls	13b3c <close@plt+0xb210>
   13a14:	clz	r3, r2
   13a18:	cmp	r3, #0
   13a1c:	rsbne	r2, r3, #32
   13a20:	lslne	r8, r0, r3
   13a24:	lsrne	r2, r4, r2
   13a28:	lslne	r7, r4, r3
   13a2c:	orrne	r9, r2, r5, lsl r3
   13a30:	lsr	r4, r8, #16
   13a34:	uxth	sl, r8
   13a38:	mov	r1, r4
   13a3c:	mov	r0, r9
   13a40:	bl	134ac <close@plt+0xab80>
   13a44:	mov	r1, r4
   13a48:	mov	fp, r0
   13a4c:	mov	r0, r9
   13a50:	bl	13698 <close@plt+0xad6c>
   13a54:	mul	r0, sl, fp
   13a58:	lsr	r2, r7, #16
   13a5c:	orr	r1, r2, r1, lsl #16
   13a60:	cmp	r0, r1
   13a64:	bls	13a88 <close@plt+0xb15c>
   13a68:	adds	r1, r1, r8
   13a6c:	sub	r3, fp, #1
   13a70:	bcs	13a84 <close@plt+0xb158>
   13a74:	cmp	r0, r1
   13a78:	subhi	fp, fp, #2
   13a7c:	addhi	r1, r1, r8
   13a80:	bhi	13a88 <close@plt+0xb15c>
   13a84:	mov	fp, r3
   13a88:	rsb	r9, r0, r1
   13a8c:	mov	r1, r4
   13a90:	uxth	r7, r7
   13a94:	mov	r0, r9
   13a98:	bl	134ac <close@plt+0xab80>
   13a9c:	mov	r1, r4
   13aa0:	mov	r5, r0
   13aa4:	mov	r0, r9
   13aa8:	bl	13698 <close@plt+0xad6c>
   13aac:	mul	sl, sl, r5
   13ab0:	orr	r1, r7, r1, lsl #16
   13ab4:	cmp	sl, r1
   13ab8:	bls	13ad8 <close@plt+0xb1ac>
   13abc:	adds	r8, r1, r8
   13ac0:	sub	r3, r5, #1
   13ac4:	bcs	13ad4 <close@plt+0xb1a8>
   13ac8:	cmp	sl, r8
   13acc:	subhi	r5, r5, #2
   13ad0:	bhi	13ad8 <close@plt+0xb1ac>
   13ad4:	mov	r5, r3
   13ad8:	orr	r3, r5, fp, lsl #16
   13adc:	mov	r4, #0
   13ae0:	cmp	r6, #0
   13ae4:	mov	r0, r3
   13ae8:	mov	r1, r4
   13aec:	beq	13af8 <close@plt+0xb1cc>
   13af0:	rsbs	r0, r0, #0
   13af4:	rsc	r1, r1, #0
   13af8:	add	sp, sp, #12
   13afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b00:	cmp	r3, r5
   13b04:	movhi	r4, #0
   13b08:	movhi	r3, r4
   13b0c:	bhi	13ae0 <close@plt+0xb1b4>
   13b10:	clz	r5, r1
   13b14:	cmp	r5, #0
   13b18:	bne	13d08 <close@plt+0xb3dc>
   13b1c:	cmp	r1, ip
   13b20:	cmpcs	r2, sl
   13b24:	movhi	r4, #0
   13b28:	movls	r4, #1
   13b2c:	movls	r3, #1
   13b30:	movls	r4, r5
   13b34:	movhi	r3, r4
   13b38:	b	13ae0 <close@plt+0xb1b4>
   13b3c:	cmp	r2, #0
   13b40:	bne	13b54 <close@plt+0xb228>
   13b44:	mov	r1, r2
   13b48:	mov	r0, #1
   13b4c:	bl	134ac <close@plt+0xab80>
   13b50:	mov	r8, r0
   13b54:	clz	r3, r8
   13b58:	cmp	r3, #0
   13b5c:	bne	13c2c <close@plt+0xb300>
   13b60:	rsb	r9, r8, r9
   13b64:	lsr	r5, r8, #16
   13b68:	uxth	sl, r8
   13b6c:	mov	r4, #1
   13b70:	mov	r1, r5
   13b74:	mov	r0, r9
   13b78:	bl	134ac <close@plt+0xab80>
   13b7c:	mov	r1, r5
   13b80:	mov	fp, r0
   13b84:	mov	r0, r9
   13b88:	bl	13698 <close@plt+0xad6c>
   13b8c:	mul	r0, sl, fp
   13b90:	lsr	r2, r7, #16
   13b94:	orr	r1, r2, r1, lsl #16
   13b98:	cmp	r0, r1
   13b9c:	bls	13bbc <close@plt+0xb290>
   13ba0:	adds	r1, r1, r8
   13ba4:	sub	r3, fp, #1
   13ba8:	bcs	13e28 <close@plt+0xb4fc>
   13bac:	cmp	r0, r1
   13bb0:	subhi	fp, fp, #2
   13bb4:	addhi	r1, r1, r8
   13bb8:	bls	13e28 <close@plt+0xb4fc>
   13bbc:	rsb	r2, r0, r1
   13bc0:	mov	r1, r5
   13bc4:	str	r2, [sp]
   13bc8:	uxth	r7, r7
   13bcc:	mov	r0, r2
   13bd0:	bl	134ac <close@plt+0xab80>
   13bd4:	ldr	r2, [sp]
   13bd8:	mov	r1, r5
   13bdc:	mov	r9, r0
   13be0:	mov	r0, r2
   13be4:	bl	13698 <close@plt+0xad6c>
   13be8:	mul	sl, sl, r9
   13bec:	orr	r1, r7, r1, lsl #16
   13bf0:	cmp	sl, r1
   13bf4:	bls	13c14 <close@plt+0xb2e8>
   13bf8:	adds	r8, r1, r8
   13bfc:	sub	r3, r9, #1
   13c00:	bcs	13c10 <close@plt+0xb2e4>
   13c04:	cmp	sl, r8
   13c08:	subhi	r9, r9, #2
   13c0c:	bhi	13c14 <close@plt+0xb2e8>
   13c10:	mov	r9, r3
   13c14:	orr	r3, r9, fp, lsl #16
   13c18:	b	13ae0 <close@plt+0xb1b4>
   13c1c:	mvn	r6, r6
   13c20:	rsbs	r2, r2, #0
   13c24:	rsc	r3, r3, #0
   13c28:	b	139e8 <close@plt+0xb0bc>
   13c2c:	lsl	r8, r8, r3
   13c30:	rsb	fp, r3, #32
   13c34:	lsr	r4, r9, fp
   13c38:	lsr	fp, r7, fp
   13c3c:	lsr	r5, r8, #16
   13c40:	orr	fp, fp, r9, lsl r3
   13c44:	mov	r0, r4
   13c48:	lsl	r7, r7, r3
   13c4c:	mov	r1, r5
   13c50:	uxth	sl, r8
   13c54:	bl	134ac <close@plt+0xab80>
   13c58:	mov	r1, r5
   13c5c:	mov	r3, r0
   13c60:	mov	r0, r4
   13c64:	str	r3, [sp]
   13c68:	bl	13698 <close@plt+0xad6c>
   13c6c:	ldr	r3, [sp]
   13c70:	lsr	r2, fp, #16
   13c74:	mul	r0, sl, r3
   13c78:	orr	r1, r2, r1, lsl #16
   13c7c:	cmp	r0, r1
   13c80:	bls	13ca0 <close@plt+0xb374>
   13c84:	adds	r1, r1, r8
   13c88:	sub	r2, r3, #1
   13c8c:	bcs	13e40 <close@plt+0xb514>
   13c90:	cmp	r0, r1
   13c94:	subhi	r3, r3, #2
   13c98:	addhi	r1, r1, r8
   13c9c:	bls	13e40 <close@plt+0xb514>
   13ca0:	rsb	r9, r0, r1
   13ca4:	mov	r1, r5
   13ca8:	str	r3, [sp]
   13cac:	uxth	fp, fp
   13cb0:	mov	r0, r9
   13cb4:	bl	134ac <close@plt+0xab80>
   13cb8:	mov	r1, r5
   13cbc:	mov	r4, r0
   13cc0:	mov	r0, r9
   13cc4:	bl	13698 <close@plt+0xad6c>
   13cc8:	mul	r9, sl, r4
   13ccc:	ldr	r3, [sp]
   13cd0:	orr	r1, fp, r1, lsl #16
   13cd4:	cmp	r9, r1
   13cd8:	bls	13cfc <close@plt+0xb3d0>
   13cdc:	adds	r1, r1, r8
   13ce0:	sub	r2, r4, #1
   13ce4:	bcs	13cf8 <close@plt+0xb3cc>
   13ce8:	cmp	r9, r1
   13cec:	subhi	r4, r4, #2
   13cf0:	addhi	r1, r1, r8
   13cf4:	bhi	13cfc <close@plt+0xb3d0>
   13cf8:	mov	r4, r2
   13cfc:	rsb	r9, r9, r1
   13d00:	orr	r4, r4, r3, lsl #16
   13d04:	b	13b70 <close@plt+0xb244>
   13d08:	rsb	sl, r5, #32
   13d0c:	lsl	r3, r2, r5
   13d10:	lsr	r0, r2, sl
   13d14:	lsr	r2, ip, sl
   13d18:	orr	r4, r0, r1, lsl r5
   13d1c:	lsr	sl, r7, sl
   13d20:	mov	r0, r2
   13d24:	orr	sl, sl, ip, lsl r5
   13d28:	lsr	r9, r4, #16
   13d2c:	str	r3, [sp, #4]
   13d30:	str	r2, [sp]
   13d34:	uxth	fp, r4
   13d38:	mov	r1, r9
   13d3c:	bl	134ac <close@plt+0xab80>
   13d40:	ldr	r2, [sp]
   13d44:	mov	r1, r9
   13d48:	mov	r8, r0
   13d4c:	mov	r0, r2
   13d50:	bl	13698 <close@plt+0xad6c>
   13d54:	mul	r0, fp, r8
   13d58:	lsr	r2, sl, #16
   13d5c:	orr	r1, r2, r1, lsl #16
   13d60:	cmp	r0, r1
   13d64:	bls	13d84 <close@plt+0xb458>
   13d68:	adds	r1, r1, r4
   13d6c:	sub	r2, r8, #1
   13d70:	bcs	13e38 <close@plt+0xb50c>
   13d74:	cmp	r0, r1
   13d78:	subhi	r8, r8, #2
   13d7c:	addhi	r1, r1, r4
   13d80:	bls	13e38 <close@plt+0xb50c>
   13d84:	rsb	ip, r0, r1
   13d88:	mov	r1, r9
   13d8c:	str	ip, [sp]
   13d90:	mov	r0, ip
   13d94:	bl	134ac <close@plt+0xab80>
   13d98:	ldr	ip, [sp]
   13d9c:	mov	r1, r9
   13da0:	mov	r2, r0
   13da4:	mov	r0, ip
   13da8:	str	r2, [sp]
   13dac:	bl	13698 <close@plt+0xad6c>
   13db0:	ldr	r2, [sp]
   13db4:	uxth	ip, sl
   13db8:	mul	fp, fp, r2
   13dbc:	orr	ip, ip, r1, lsl #16
   13dc0:	cmp	fp, ip
   13dc4:	bls	13de4 <close@plt+0xb4b8>
   13dc8:	adds	ip, ip, r4
   13dcc:	sub	r1, r2, #1
   13dd0:	bcs	13e30 <close@plt+0xb504>
   13dd4:	cmp	fp, ip
   13dd8:	subhi	r2, r2, #2
   13ddc:	addhi	ip, ip, r4
   13de0:	bls	13e30 <close@plt+0xb504>
   13de4:	ldr	r0, [sp, #4]
   13de8:	orr	r1, r2, r8, lsl #16
   13dec:	rsb	fp, fp, ip
   13df0:	umull	r2, r3, r1, r0
   13df4:	cmp	fp, r3
   13df8:	bcc	13e1c <close@plt+0xb4f0>
   13dfc:	movne	r4, #0
   13e00:	moveq	r4, #1
   13e04:	cmp	r2, r7, lsl r5
   13e08:	movls	r4, #0
   13e0c:	andhi	r4, r4, #1
   13e10:	cmp	r4, #0
   13e14:	moveq	r3, r1
   13e18:	beq	13ae0 <close@plt+0xb1b4>
   13e1c:	sub	r3, r1, #1
   13e20:	mov	r4, #0
   13e24:	b	13ae0 <close@plt+0xb1b4>
   13e28:	mov	fp, r3
   13e2c:	b	13bbc <close@plt+0xb290>
   13e30:	mov	r2, r1
   13e34:	b	13de4 <close@plt+0xb4b8>
   13e38:	mov	r8, r2
   13e3c:	b	13d84 <close@plt+0xb458>
   13e40:	mov	r3, r2
   13e44:	b	13ca0 <close@plt+0xb374>
   13e48:	cmp	r3, #0
   13e4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e50:	mov	r6, r0
   13e54:	sub	sp, sp, #12
   13e58:	mov	r5, r1
   13e5c:	mov	r7, r0
   13e60:	mov	r4, r2
   13e64:	mov	r8, r1
   13e68:	bne	13f48 <close@plt+0xb61c>
   13e6c:	cmp	r2, r1
   13e70:	bls	13f84 <close@plt+0xb658>
   13e74:	clz	r3, r2
   13e78:	cmp	r3, #0
   13e7c:	rsbne	r8, r3, #32
   13e80:	lslne	r4, r2, r3
   13e84:	lsrne	r8, r0, r8
   13e88:	lslne	r7, r0, r3
   13e8c:	orrne	r8, r8, r1, lsl r3
   13e90:	lsr	r5, r4, #16
   13e94:	uxth	sl, r4
   13e98:	mov	r1, r5
   13e9c:	mov	r0, r8
   13ea0:	bl	134ac <close@plt+0xab80>
   13ea4:	mov	r1, r5
   13ea8:	mov	r9, r0
   13eac:	mov	r0, r8
   13eb0:	bl	13698 <close@plt+0xad6c>
   13eb4:	mul	r0, sl, r9
   13eb8:	lsr	r3, r7, #16
   13ebc:	orr	r1, r3, r1, lsl #16
   13ec0:	cmp	r0, r1
   13ec4:	bls	13ee8 <close@plt+0xb5bc>
   13ec8:	adds	r1, r1, r4
   13ecc:	sub	r2, r9, #1
   13ed0:	bcs	13ee4 <close@plt+0xb5b8>
   13ed4:	cmp	r0, r1
   13ed8:	subhi	r9, r9, #2
   13edc:	addhi	r1, r1, r4
   13ee0:	bhi	13ee8 <close@plt+0xb5bc>
   13ee4:	mov	r9, r2
   13ee8:	rsb	r8, r0, r1
   13eec:	mov	r1, r5
   13ef0:	uxth	r7, r7
   13ef4:	mov	r0, r8
   13ef8:	bl	134ac <close@plt+0xab80>
   13efc:	mov	r1, r5
   13f00:	mov	r6, r0
   13f04:	mov	r0, r8
   13f08:	bl	13698 <close@plt+0xad6c>
   13f0c:	mul	sl, sl, r6
   13f10:	orr	r1, r7, r1, lsl #16
   13f14:	cmp	sl, r1
   13f18:	bls	13f34 <close@plt+0xb608>
   13f1c:	adds	r4, r1, r4
   13f20:	sub	r3, r6, #1
   13f24:	bcs	14230 <close@plt+0xb904>
   13f28:	cmp	sl, r4
   13f2c:	subhi	r6, r6, #2
   13f30:	bls	14230 <close@plt+0xb904>
   13f34:	orr	r0, r6, r9, lsl #16
   13f38:	mov	r6, #0
   13f3c:	mov	r1, r6
   13f40:	add	sp, sp, #12
   13f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f48:	cmp	r3, r1
   13f4c:	movhi	r6, #0
   13f50:	movhi	r0, r6
   13f54:	bhi	13f3c <close@plt+0xb610>
   13f58:	clz	r7, r3
   13f5c:	cmp	r7, #0
   13f60:	bne	14060 <close@plt+0xb734>
   13f64:	cmp	r3, r1
   13f68:	cmpcs	r2, r6
   13f6c:	movhi	r6, #0
   13f70:	movls	r6, #1
   13f74:	movls	r0, #1
   13f78:	movls	r6, r7
   13f7c:	movhi	r0, r6
   13f80:	b	13f3c <close@plt+0xb610>
   13f84:	cmp	r2, #0
   13f88:	bne	13f9c <close@plt+0xb670>
   13f8c:	mov	r1, r2
   13f90:	mov	r0, #1
   13f94:	bl	134ac <close@plt+0xab80>
   13f98:	mov	r4, r0
   13f9c:	clz	r3, r4
   13fa0:	cmp	r3, #0
   13fa4:	bne	1415c <close@plt+0xb830>
   13fa8:	rsb	r5, r4, r5
   13fac:	lsr	r8, r4, #16
   13fb0:	uxth	sl, r4
   13fb4:	mov	r6, #1
   13fb8:	mov	r1, r8
   13fbc:	mov	r0, r5
   13fc0:	bl	134ac <close@plt+0xab80>
   13fc4:	mov	r1, r8
   13fc8:	mov	r9, r0
   13fcc:	mov	r0, r5
   13fd0:	bl	13698 <close@plt+0xad6c>
   13fd4:	mul	r0, sl, r9
   13fd8:	lsr	r3, r7, #16
   13fdc:	orr	r1, r3, r1, lsl #16
   13fe0:	cmp	r0, r1
   13fe4:	bls	14004 <close@plt+0xb6d8>
   13fe8:	adds	r1, r1, r4
   13fec:	sub	r2, r9, #1
   13ff0:	bcs	14238 <close@plt+0xb90c>
   13ff4:	cmp	r0, r1
   13ff8:	subhi	r9, r9, #2
   13ffc:	addhi	r1, r1, r4
   14000:	bls	14238 <close@plt+0xb90c>
   14004:	rsb	fp, r0, r1
   14008:	mov	r1, r8
   1400c:	uxth	r7, r7
   14010:	mov	r0, fp
   14014:	bl	134ac <close@plt+0xab80>
   14018:	mov	r1, r8
   1401c:	mov	r5, r0
   14020:	mov	r0, fp
   14024:	bl	13698 <close@plt+0xad6c>
   14028:	mul	sl, sl, r5
   1402c:	orr	r1, r7, r1, lsl #16
   14030:	cmp	sl, r1
   14034:	bls	14050 <close@plt+0xb724>
   14038:	adds	r4, r1, r4
   1403c:	sub	r3, r5, #1
   14040:	bcs	14240 <close@plt+0xb914>
   14044:	cmp	sl, r4
   14048:	subhi	r5, r5, #2
   1404c:	bls	14240 <close@plt+0xb914>
   14050:	orr	r0, r5, r9, lsl #16
   14054:	mov	r1, r6
   14058:	add	sp, sp, #12
   1405c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14060:	rsb	r1, r7, #32
   14064:	lsl	r0, r2, r7
   14068:	lsr	r2, r2, r1
   1406c:	lsr	fp, r5, r1
   14070:	orr	r8, r2, r3, lsl r7
   14074:	lsr	r1, r6, r1
   14078:	str	r0, [sp, #4]
   1407c:	orr	r5, r1, r5, lsl r7
   14080:	lsr	r9, r8, #16
   14084:	mov	r0, fp
   14088:	uxth	sl, r8
   1408c:	mov	r1, r9
   14090:	bl	134ac <close@plt+0xab80>
   14094:	mov	r1, r9
   14098:	mov	r4, r0
   1409c:	mov	r0, fp
   140a0:	bl	13698 <close@plt+0xad6c>
   140a4:	mul	r0, sl, r4
   140a8:	lsr	ip, r5, #16
   140ac:	orr	r1, ip, r1, lsl #16
   140b0:	cmp	r0, r1
   140b4:	bls	140c8 <close@plt+0xb79c>
   140b8:	adds	r1, r1, r8
   140bc:	sub	r2, r4, #1
   140c0:	bcc	1425c <close@plt+0xb930>
   140c4:	mov	r4, r2
   140c8:	rsb	ip, r0, r1
   140cc:	mov	r1, r9
   140d0:	str	ip, [sp]
   140d4:	uxth	r5, r5
   140d8:	mov	r0, ip
   140dc:	bl	134ac <close@plt+0xab80>
   140e0:	ldr	ip, [sp]
   140e4:	mov	r1, r9
   140e8:	mov	fp, r0
   140ec:	mov	r0, ip
   140f0:	bl	13698 <close@plt+0xad6c>
   140f4:	mul	sl, sl, fp
   140f8:	orr	r1, r5, r1, lsl #16
   140fc:	cmp	sl, r1
   14100:	bls	14114 <close@plt+0xb7e8>
   14104:	adds	r1, r1, r8
   14108:	sub	r2, fp, #1
   1410c:	bcc	14248 <close@plt+0xb91c>
   14110:	mov	fp, r2
   14114:	ldr	r3, [sp, #4]
   14118:	orr	r0, fp, r4, lsl #16
   1411c:	rsb	sl, sl, r1
   14120:	umull	r4, r5, r0, r3
   14124:	cmp	sl, r5
   14128:	bcc	14148 <close@plt+0xb81c>
   1412c:	movne	r3, #0
   14130:	moveq	r3, #1
   14134:	cmp	r4, r6, lsl r7
   14138:	movls	r6, #0
   1413c:	andhi	r6, r3, #1
   14140:	cmp	r6, #0
   14144:	beq	13f3c <close@plt+0xb610>
   14148:	mov	r6, #0
   1414c:	sub	r0, r0, #1
   14150:	mov	r1, r6
   14154:	add	sp, sp, #12
   14158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1415c:	lsl	r4, r4, r3
   14160:	rsb	r9, r3, #32
   14164:	lsr	r2, r5, r9
   14168:	lsr	r9, r6, r9
   1416c:	lsr	r8, r4, #16
   14170:	orr	r9, r9, r5, lsl r3
   14174:	mov	r0, r2
   14178:	lsl	r7, r6, r3
   1417c:	mov	r1, r8
   14180:	str	r2, [sp]
   14184:	bl	134ac <close@plt+0xab80>
   14188:	ldr	r2, [sp]
   1418c:	mov	r1, r8
   14190:	uxth	sl, r4
   14194:	mov	fp, r0
   14198:	mov	r0, r2
   1419c:	bl	13698 <close@plt+0xad6c>
   141a0:	mul	r0, sl, fp
   141a4:	lsr	r3, r9, #16
   141a8:	orr	r1, r3, r1, lsl #16
   141ac:	cmp	r0, r1
   141b0:	bls	141d0 <close@plt+0xb8a4>
   141b4:	adds	r1, r1, r4
   141b8:	sub	r3, fp, #1
   141bc:	bcs	14270 <close@plt+0xb944>
   141c0:	cmp	r0, r1
   141c4:	subhi	fp, fp, #2
   141c8:	addhi	r1, r1, r4
   141cc:	bls	14270 <close@plt+0xb944>
   141d0:	rsb	r5, r0, r1
   141d4:	mov	r1, r8
   141d8:	uxth	r9, r9
   141dc:	mov	r0, r5
   141e0:	bl	134ac <close@plt+0xab80>
   141e4:	mov	r1, r8
   141e8:	mov	r6, r0
   141ec:	mov	r0, r5
   141f0:	bl	13698 <close@plt+0xad6c>
   141f4:	mul	r5, sl, r6
   141f8:	orr	r1, r9, r1, lsl #16
   141fc:	cmp	r5, r1
   14200:	bls	14224 <close@plt+0xb8f8>
   14204:	adds	r1, r1, r4
   14208:	sub	r3, r6, #1
   1420c:	bcs	14220 <close@plt+0xb8f4>
   14210:	cmp	r5, r1
   14214:	subhi	r6, r6, #2
   14218:	addhi	r1, r1, r4
   1421c:	bhi	14224 <close@plt+0xb8f8>
   14220:	mov	r6, r3
   14224:	rsb	r5, r5, r1
   14228:	orr	r6, r6, fp, lsl #16
   1422c:	b	13fb8 <close@plt+0xb68c>
   14230:	mov	r6, r3
   14234:	b	13f34 <close@plt+0xb608>
   14238:	mov	r9, r2
   1423c:	b	14004 <close@plt+0xb6d8>
   14240:	mov	r5, r3
   14244:	b	14050 <close@plt+0xb724>
   14248:	cmp	sl, r1
   1424c:	subhi	fp, fp, #2
   14250:	addhi	r1, r1, r8
   14254:	bhi	14114 <close@plt+0xb7e8>
   14258:	b	14110 <close@plt+0xb7e4>
   1425c:	cmp	r0, r1
   14260:	subhi	r4, r4, #2
   14264:	addhi	r1, r1, r8
   14268:	bhi	140c8 <close@plt+0xb79c>
   1426c:	b	140c4 <close@plt+0xb798>
   14270:	mov	fp, r3
   14274:	b	141d0 <close@plt+0xb8a4>
   14278:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1427c:	mov	r7, r0
   14280:	ldr	r6, [pc, #76]	; 142d4 <close@plt+0xb9a8>
   14284:	mov	r8, r1
   14288:	ldr	r5, [pc, #72]	; 142d8 <close@plt+0xb9ac>
   1428c:	mov	r9, r2
   14290:	add	r6, pc, r6
   14294:	bl	87f8 <raise@plt-0x20>
   14298:	add	r5, pc, r5
   1429c:	rsb	r6, r5, r6
   142a0:	asrs	r6, r6, #2
   142a4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   142a8:	sub	r5, r5, #4
   142ac:	mov	r4, #0
   142b0:	add	r4, r4, #1
   142b4:	ldr	r3, [r5, #4]!
   142b8:	mov	r0, r7
   142bc:	mov	r1, r8
   142c0:	mov	r2, r9
   142c4:	blx	r3
   142c8:	cmp	r4, r6
   142cc:	bne	142b0 <close@plt+0xb984>
   142d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   142d4:	andeq	r9, r0, r8, ror #24
   142d8:	andeq	r9, r0, ip, asr ip
   142dc:	bx	lr

Disassembly of section .fini:

000142e0 <.fini>:
   142e0:	push	{r3, lr}
   142e4:	pop	{r3, pc}
