Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug 18 23:29:15 2017
| Host         : Tomek-Komputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Compressor_timing_summary_routed.rpt -rpx Compressor_timing_summary_routed.rpx
| Design       : Compressor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Start_Driver_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: enc/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: enc/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: enc/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: enc/buffor_fill_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: middle/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: middle/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: middle/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: middle/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: middle/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[19]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[20]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[21]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[22]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[23]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[24]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[25]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[26]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[27]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[28]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[29]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[30]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[31]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/amount_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[19]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[20]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[21]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[22]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[23]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[24]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[25]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[26]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[27]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[28]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[29]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[30]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[31]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: middle/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: middle/r_value_int_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.259      -63.158                     86                25075        0.052        0.000                      0                25075        3.500        0.000                       0                  8521  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
IO_L11P_T1_SRCC_35  {0.000 4.000}        8.000           125.000         
clk_fpga_0          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
IO_L11P_T1_SRCC_35        0.583        0.000                      0                  256        0.120        0.000                      0                  256        3.500        0.000                       0                   180  
clk_fpga_0                9.357        0.000                      0                24720        0.052        0.000                      0                24720        8.750        0.000                       0                  8341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          IO_L11P_T1_SRCC_35       -1.259      -16.031                     20                   41        0.065        0.000                      0                   41  
IO_L11P_T1_SRCC_35  clk_fpga_0               -1.026      -47.127                     66                   66        0.062        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  IO_L11P_T1_SRCC_35
  To Clock:  IO_L11P_T1_SRCC_35

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.162ns (46.567%)  route 3.628ns (53.433%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.324    11.135    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I4_O)        0.326    11.461 r  enc/stream[15]_i_1/O
                         net (fo=8, routed)           0.676    12.137    enc/stream[15]_i_1_n_1
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    12.888    enc/clk_IBUF_BUFG
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[11]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y9          FDRE (Setup_fdre_C_R)       -0.524    12.720    enc/stream_reg[11]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.162ns (46.567%)  route 3.628ns (53.433%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.324    11.135    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I4_O)        0.326    11.461 r  enc/stream[15]_i_1/O
                         net (fo=8, routed)           0.676    12.137    enc/stream[15]_i_1_n_1
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    12.888    enc/clk_IBUF_BUFG
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[13]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y9          FDRE (Setup_fdre_C_R)       -0.524    12.720    enc/stream_reg[13]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.162ns (46.567%)  route 3.628ns (53.433%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.324    11.135    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I4_O)        0.326    11.461 r  enc/stream[15]_i_1/O
                         net (fo=8, routed)           0.676    12.137    enc/stream[15]_i_1_n_1
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    12.888    enc/clk_IBUF_BUFG
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[15]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y9          FDRE (Setup_fdre_C_R)       -0.524    12.720    enc/stream_reg[15]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.162ns (46.567%)  route 3.628ns (53.433%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.324    11.135    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I4_O)        0.326    11.461 r  enc/stream[15]_i_1/O
                         net (fo=8, routed)           0.676    12.137    enc/stream[15]_i_1_n_1
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    12.888    enc/clk_IBUF_BUFG
    SLICE_X24Y9          FDRE                                         r  enc/stream_reg[9]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X24Y9          FDRE (Setup_fdre_C_R)       -0.524    12.720    enc/stream_reg[9]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.162ns (45.592%)  route 3.773ns (54.408%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.822    12.282    enc/stream[7]_i_1_n_1
    SLICE_X21Y4          FDRE                                         r  enc/stream_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X21Y4          FDRE                                         r  enc/stream_reg[2]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X21Y4          FDRE (Setup_fdre_C_CE)      -0.205    12.944    enc/stream_reg[2]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.162ns (45.592%)  route 3.773ns (54.408%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.822    12.282    enc/stream[7]_i_1_n_1
    SLICE_X21Y4          FDRE                                         r  enc/stream_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X21Y4          FDRE                                         r  enc/stream_reg[4]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X21Y4          FDRE (Setup_fdre_C_CE)      -0.205    12.944    enc/stream_reg[4]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.162ns (45.592%)  route 3.773ns (54.408%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.822    12.282    enc/stream[7]_i_1_n_1
    SLICE_X20Y4          FDRE                                         r  enc/stream_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X20Y4          FDRE                                         r  enc/stream_reg[5]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X20Y4          FDRE (Setup_fdre_C_CE)      -0.169    12.980    enc/stream_reg[5]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.162ns (45.592%)  route 3.773ns (54.408%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.822    12.282    enc/stream[7]_i_1_n_1
    SLICE_X20Y4          FDRE                                         r  enc/stream_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X20Y4          FDRE                                         r  enc/stream_reg[6]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X20Y4          FDRE (Setup_fdre_C_CE)      -0.169    12.980    enc/stream_reg[6]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.162ns (46.600%)  route 3.623ns (53.400%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.672    12.132    enc/stream[7]_i_1_n_1
    SLICE_X20Y5          FDRE                                         r  enc/stream_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X20Y5          FDRE                                         r  enc/stream_reg[1]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X20Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.980    enc/stream_reg[1]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 enc/buffor_fill_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IO_L11P_T1_SRCC_35 rise@8.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 3.162ns (46.600%)  route 3.623ns (53.400%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.678     5.346    enc/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  enc/buffor_fill_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  enc/buffor_fill_reg[4]/Q
                         net (fo=14, routed)          0.781     6.645    enc/buffor_fill_reg_n_1_[4]
    SLICE_X22Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  enc/buffor_fill[7]_i_14/O
                         net (fo=1, routed)           0.000     6.769    enc/buffor_fill[7]_i_14_n_1
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  enc/buffor_fill_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.301    enc/buffor_fill_reg[7]_i_3_n_1
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  enc/buffor_fill_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.415    enc/buffor_fill_reg[11]_i_3_n_1
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  enc/buffor_fill_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.529    enc/buffor_fill_reg[15]_i_3_n_1
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  enc/buffor_fill_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.643    enc/buffor_fill_reg[19]_i_3_n_1
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  enc/buffor_fill_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.757    enc/buffor_fill_reg[23]_i_3_n_1
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  enc/buffor_fill_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.871    enc/buffor_fill_reg[27]_i_3_n_1
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.110 f  enc/buffor_fill_reg[31]_i_7/O[2]
                         net (fo=3, routed)           0.782     8.892    enc/p_2_in[30]
    SLICE_X23Y5          LUT2 (Prop_lut2_I0_O)        0.302     9.194 r  enc/buffor_fill[31]_i_36/O
                         net (fo=1, routed)           0.000     9.194    enc/buffor_fill[31]_i_36_n_1
    SLICE_X23Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.595 r  enc/buffor_fill_reg[31]_i_6/CO[3]
                         net (fo=45, routed)          1.065    10.660    enc/buffor_fill_reg[31]_i_6_n_1
    SLICE_X23Y6          LUT5 (Prop_lut5_I1_O)        0.150    10.810 f  enc/stream[7]_i_3/O
                         net (fo=2, routed)           0.323    11.134    enc/stream[7]_i_3_n_1
    SLICE_X24Y7          LUT6 (Prop_lut6_I1_O)        0.326    11.460 r  enc/stream[7]_i_1/O
                         net (fo=16, routed)          0.672    12.132    enc/stream[7]_i_1_n_1
    SLICE_X20Y5          FDRE                                         r  enc/stream_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    12.894    enc/clk_IBUF_BUFG
    SLICE_X20Y5          FDRE                                         r  enc/stream_reg[7]/C
                         clock pessimism              0.291    13.185    
                         clock uncertainty           -0.035    13.149    
    SLICE_X20Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.980    enc/stream_reg[7]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 enc/buffor_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/buffor_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.474    enc/clk_IBUF_BUFG
    SLICE_X21Y3          FDRE                                         r  enc/buffor_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  enc/buffor_reg[19]/Q
                         net (fo=2, routed)           0.067     1.682    enc/buffor_reg_n_1_[19]
    SLICE_X20Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  enc/buffor[24]_i_1/O
                         net (fo=1, routed)           0.000     1.727    enc/p_1_in[7]
    SLICE_X20Y3          FDRE                                         r  enc/buffor_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.991    enc/clk_IBUF_BUFG
    SLICE_X20Y3          FDRE                                         r  enc/buffor_reg[24]/C
                         clock pessimism             -0.504     1.487    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.120     1.607    enc/buffor_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 enc/disjointed_bytes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.280%)  route 0.313ns (62.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.566     1.478    enc/clk_IBUF_BUFG
    SLICE_X17Y2          FDRE                                         r  enc/disjointed_bytes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  enc/disjointed_bytes_reg[0]/Q
                         net (fo=3, routed)           0.313     1.932    enc/disjointed_bytes_reg[0]
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.977 r  enc/stream[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    enc/stream[0]_i_1_n_1
    SLICE_X23Y6          FDRE                                         r  enc/stream_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.830     1.989    enc/clk_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  enc/stream_reg[0]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X23Y6          FDRE (Hold_fdre_C_D)         0.092     1.829    enc/stream_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 middle/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.366%)  route 0.139ns (49.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.592     1.504    middle/CLK
    SLICE_X37Y3          FDSE                                         r  middle/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  middle/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.139     1.784    middle/FSM_onehot_current_state_reg_n_1_[0]
    SLICE_X37Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.861     2.020    middle/CLK
    SLICE_X37Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.075     1.579    middle/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 middle/mem_point_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/data_out_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.568     1.480    middle/CLK
    SLICE_X6Y5           FDRE                                         r  middle/mem_point_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  middle/mem_point_reg[11]__0/Q
                         net (fo=2, routed)           0.124     1.768    middle/p_1_in[11]
    SLICE_X6Y4           FDRE                                         r  middle/data_out_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.836     1.995    middle/CLK
    SLICE_X6Y4           FDRE                                         r  middle/data_out_address_reg[11]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.064     1.560    middle/data_out_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 middle/mem_point_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/data_out_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.568     1.480    middle/CLK
    SLICE_X6Y4           FDRE                                         r  middle/mem_point_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  middle/mem_point_reg[6]__0/Q
                         net (fo=2, routed)           0.121     1.765    middle/p_1_in[6]
    SLICE_X6Y3           FDRE                                         r  middle/data_out_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.836     1.995    middle/CLK
    SLICE_X6Y3           FDRE                                         r  middle/data_out_address_reg[6]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.060     1.556    middle/data_out_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 enc/buffor_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/stream_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.062%)  route 0.355ns (62.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.474    enc/clk_IBUF_BUFG
    SLICE_X20Y3          FDRE                                         r  enc/buffor_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  enc/buffor_reg[28]/Q
                         net (fo=3, routed)           0.355     1.993    enc/buffor_reg_n_1_[28]
    SLICE_X25Y8          LUT5 (Prop_lut5_I2_O)        0.045     2.038 r  enc/stream[3]_i_1/O
                         net (fo=1, routed)           0.000     2.038    enc/stream[3]_i_1_n_1
    SLICE_X25Y8          FDRE                                         r  enc/stream_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.988    enc/clk_IBUF_BUFG
    SLICE_X25Y8          FDRE                                         r  enc/stream_reg[3]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.091     1.827    enc/stream_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 enc/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enc/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.761%)  route 0.167ns (47.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.566     1.478    enc/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  enc/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  enc/FSM_sequential_current_state_reg[0]/Q
                         net (fo=10, routed)          0.167     1.785    enc/current_state[0]
    SLICE_X30Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  enc/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    enc/FSM_sequential_current_state[2]_i_1_n_1
    SLICE_X30Y0          FDRE                                         r  enc/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.834     1.993    enc/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  enc/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120     1.614    enc/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 middle/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.525%)  route 0.143ns (43.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.592     1.504    middle/CLK
    SLICE_X36Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  middle/FSM_onehot_current_state_reg[2]/Q
                         net (fo=18, routed)          0.143     1.788    middle/FSM_onehot_current_state_reg_n_1_[2]
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  middle//FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    middle//FSM_onehot_current_state[0]_i_1_n_1
    SLICE_X37Y3          FDSE                                         r  middle/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.861     2.020    middle/CLK
    SLICE_X37Y3          FDSE                                         r  middle/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X37Y3          FDSE (Hold_fdse_C_D)         0.091     1.608    middle/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 middle/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.354%)  route 0.144ns (43.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.592     1.504    middle/CLK
    SLICE_X36Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  middle/FSM_onehot_current_state_reg[2]/Q
                         net (fo=18, routed)          0.144     1.789    middle/FSM_onehot_current_state_reg_n_1_[2]
    SLICE_X37Y3          LUT4 (Prop_lut4_I1_O)        0.045     1.834 r  middle//FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    middle//FSM_onehot_current_state[4]_i_1_n_1
    SLICE_X37Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.861     2.020    middle/CLK
    SLICE_X37Y3          FDRE                                         r  middle/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092     1.609    middle/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 middle/mem_point_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            middle/data_out_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.568     1.480    middle/CLK
    SLICE_X6Y4           FDRE                                         r  middle/mem_point_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  middle/mem_point_reg[9]__0/Q
                         net (fo=2, routed)           0.123     1.767    middle/p_1_in[9]
    SLICE_X6Y4           FDRE                                         r  middle/data_out_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.836     1.995    middle/CLK
    SLICE_X6Y4           FDRE                                         r  middle/data_out_address_reg[9]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.053     1.533    middle/data_out_address_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IO_L11P_T1_SRCC_35
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y0     current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y0     current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y0     enc/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X37Y3     middle/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y3     middle/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y3     middle/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y3     middle/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y0     enc/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6      middle/data_out_address_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y6      middle/data_out_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y4      middle/data_out_address_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y4      middle/data_out_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5      middle/data_out_address_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y5      middle/data_out_address_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y3      middle/data_out_address_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y0     current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y0     current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y0     enc/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y0     enc/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X37Y3     middle/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y3     middle/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y3     middle/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y3     middle/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y3     middle/FSM_onehot_current_state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[16]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.236     9.714    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X36Y11         LUT1 (Prop_lut1_I0_O)        0.124     9.838 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.899    12.737    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.497    22.690    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.524    22.094    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_set_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 0.580ns (6.040%)  route 9.022ns (93.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.614    10.092    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124    10.216 r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.408    12.624    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_set_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.499    22.691    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_set_reg/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X21Y6          FDRE (Setup_fdre_C_R)       -0.429    22.191    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_set_reg
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_max_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 0.580ns (6.040%)  route 9.022ns (93.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.614    10.092    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124    10.216 r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.408    12.624    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_max_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.499    22.691    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_max_d1_reg/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X21Y6          FDRE (Setup_fdre_C_R)       -0.429    22.191    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_max_d1_reg
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 0.580ns (6.040%)  route 9.022ns (93.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.714     3.022    memory/Memory_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X1Y32          FDRE                                         r  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  memory/Memory_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=91, routed)          6.614    10.092    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124    10.216 r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=87, routed)          2.408    12.624    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rst_a
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.499    22.691    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X21Y6          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op_reg/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X21Y6          FDRE (Setup_fdre_C_R)       -0.429    22.191    memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op_reg
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  9.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1061]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.942%)  route 0.231ns (62.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.564     0.905    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/aclk
    SLICE_X19Y47         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1061]/Q
                         net (fo=2, routed)           0.231     1.276    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_acmd_reg[1144][21]
    SLICE_X24Y47         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1061]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.829     1.199    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X24Y47         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1061]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.059     1.224    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1061]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.566     0.907    memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X8Y3           FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/Q
                         net (fo=1, routed)           0.261     1.332    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.875     1.245    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.262     0.983    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.279    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.555%)  route 0.225ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.556     0.897    memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y13         FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/Q
                         net (fo=2, routed)           0.225     1.262    memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/D[20]
    SLICE_X17Y14         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.826     1.196    memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X17Y14         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.047     1.209    memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1024]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.063%)  route 0.239ns (62.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.564     0.905    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/aclk
    SLICE_X19Y47         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1024]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/gen_pipe.sr_acmd_reg[1024]/Q
                         net (fo=2, routed)           0.239     1.285    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_acmd_reg[1144][7]
    SLICE_X22Y48         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.829     1.199    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X22Y48         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1024]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.066     1.231    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1024]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1038]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_id_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.565     0.906    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X11Y51         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1038]/Q
                         net (fo=4, routed)           0.259     1.305    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/m_acmd[1038]
    SLICE_X7Y48          FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_id_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.835     1.205    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLICE_X7Y48          FDRE                                         r  memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_id_reg[33]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.075     1.251    memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_thread_loop[2].active_id_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.661%)  route 0.187ns (59.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.559     0.900    memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y9          FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8]/Q
                         net (fo=2, routed)           0.187     1.214    memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[11]
    SLICE_X19Y10         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.829     1.199    memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X19Y10         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1067]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y10         FDRE (Hold_fdre_C_D)        -0.006     1.159    memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.392%)  route 0.263ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.567     0.908    memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X8Y2           FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.072 r  memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.263     1.335    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.875     1.245    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.262     0.983    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.279    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1055]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.556     0.897    memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
    SLICE_X23Y14         FDRE                                         r  memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1055]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1055]/Q
                         net (fo=1, routed)           0.251     1.289    memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[30]
    SLICE_X18Y19         FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.821     1.191    memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X18Y19         FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y19         FDRE (Hold_fdre_C_D)         0.076     1.233    memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.740%)  route 0.224ns (60.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.558     0.899    memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X28Y16         FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/Q
                         net (fo=1, routed)           0.224     1.271    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.864     1.234    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.215    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.348%)  route 0.224ns (63.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.554     0.895    memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X26Y20         FDRE                                         r  memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.224     1.247    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.858     1.228    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.190    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0   memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0   memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3   memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3   memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2   memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2   memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3   memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2   memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2   memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y11  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y11  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y11  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y10  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y10  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y10  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X28Y10  memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y8   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y8   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y13   memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y5   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y4   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y4   memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  IO_L11P_T1_SRCC_35

Setup :           20  Failing Endpoints,  Worst Slack       -1.259ns,  Total Violation      -16.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.861ns  (logic 3.985ns (58.081%)  route 2.876ns (41.919%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 28.888 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  memory/state_address_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.225    memory/state_address_reg[9]_i_2_n_1
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.559 r  memory/state_address_reg[13]_i_2/O[1]
                         net (fo=1, routed)           1.015    29.574    middle/not_shifted_nb_reg[15]_2[1]
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.303    29.877 r  middle/state_address[11]_i_1/O
                         net (fo=1, routed)           0.000    29.877    middle/plusOp6_out[11]
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    28.888    middle/CLK
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[11]/C
                         clock pessimism              0.000    28.888    
                         clock uncertainty           -0.302    28.586    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.032    28.618    middle/state_address_reg[11]
  -------------------------------------------------------------------
                         required time                         28.618    
                         arrival time                         -29.877    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.650ns  (logic 3.889ns (58.480%)  route 2.761ns (41.520%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 28.884 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  memory/state_address_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.225    memory/state_address_reg[9]_i_2_n_1
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.464 r  memory/state_address_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.900    29.364    middle/not_shifted_nb_reg[15]_2[2]
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.302    29.666 r  middle/state_address[12]_i_1/O
                         net (fo=1, routed)           0.000    29.666    middle/plusOp6_out[12]
    SLICE_X25Y15         FDRE                                         r  middle/state_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.492    28.884    middle/CLK
    SLICE_X25Y15         FDRE                                         r  middle/state_address_reg[12]/C
                         clock pessimism              0.000    28.884    
                         clock uncertainty           -0.302    28.582    
    SLICE_X25Y15         FDRE (Setup_fdre_C_D)        0.032    28.614    middle/state_address_reg[12]
  -------------------------------------------------------------------
                         required time                         28.614    
                         arrival time                         -29.666    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.581ns  (logic 3.871ns (58.824%)  route 2.710ns (41.176%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 28.888 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.445 r  memory/state_address_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.848    29.293    middle/not_shifted_nb_reg[15]_1[1]
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.303    29.596 r  middle/state_address[7]_i_1/O
                         net (fo=1, routed)           0.000    29.596    middle/plusOp6_out[7]
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    28.888    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[7]/C
                         clock pessimism              0.000    28.888    
                         clock uncertainty           -0.302    28.586    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)        0.031    28.617    middle/state_address_reg[7]
  -------------------------------------------------------------------
                         required time                         28.617    
                         arrival time                         -29.596    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.554ns  (logic 3.853ns (58.787%)  route 2.701ns (41.213%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 28.885 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.424 r  memory/state_address_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.840    29.264    middle/not_shifted_nb_reg[15]_1[3]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.306    29.570 r  middle/state_address[9]_i_1/O
                         net (fo=1, routed)           0.000    29.570    middle/plusOp6_out[9]
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.493    28.885    middle/CLK
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[9]/C
                         clock pessimism              0.000    28.885    
                         clock uncertainty           -0.302    28.583    
    SLICE_X25Y14         FDRE (Setup_fdre_C_D)        0.032    28.615    middle/state_address_reg[9]
  -------------------------------------------------------------------
                         required time                         28.615    
                         arrival time                         -29.570    
  -------------------------------------------------------------------
                         slack                                 -0.955    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.552ns  (logic 3.869ns (59.048%)  route 2.683ns (40.952%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 28.888 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  memory/state_address_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.225    memory/state_address_reg[9]_i_2_n_1
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.447 r  memory/state_address_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.822    29.269    middle/not_shifted_nb_reg[15]_2[0]
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.299    29.568 r  middle/state_address[10]_i_1/O
                         net (fo=1, routed)           0.000    29.568    middle/plusOp6_out[10]
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    28.888    middle/CLK
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[10]/C
                         clock pessimism              0.000    28.888    
                         clock uncertainty           -0.302    28.586    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.031    28.617    middle/state_address_reg[10]
  -------------------------------------------------------------------
                         required time                         28.617    
                         arrival time                         -29.568    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.427ns (52.145%)  route 3.145ns (47.855%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.890 - 4.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.701     3.009    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.463 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=1, routed)           3.145     8.609    memory/NB_BRAM_dout[7]
    SLICE_X26Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  memory/not_shifted_nb0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    middle/bbstub_doutb[7][3]
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.134 r  middle/not_shifted_nb0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    middle/not_shifted_nb0_carry__0_n_1
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  middle/not_shifted_nb0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    middle/not_shifted_nb0_carry__1_n_1
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.582 r  middle/not_shifted_nb0_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.582    middle/not_shifted_nb0_carry__2_n_7
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.498     8.890    middle/CLK
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     8.890    
                         clock uncertainty           -0.302     8.588    
    SLICE_X26Y12         FDRE (Setup_fdre_C_D)        0.065     8.653    middle/not_shifted_nb_reg[13]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.406ns (51.992%)  route 3.145ns (48.008%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.890 - 4.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.701     3.009    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.463 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=1, routed)           3.145     8.609    memory/NB_BRAM_dout[7]
    SLICE_X26Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  memory/not_shifted_nb0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    middle/bbstub_doutb[7][3]
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.134 r  middle/not_shifted_nb0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    middle/not_shifted_nb0_carry__0_n_1
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  middle/not_shifted_nb0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    middle/not_shifted_nb0_carry__1_n_1
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.561 r  middle/not_shifted_nb0_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.561    middle/not_shifted_nb0_carry__2_n_5
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.498     8.890    middle/CLK
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     8.890    
                         clock uncertainty           -0.302     8.588    
    SLICE_X26Y12         FDRE (Setup_fdre_C_D)        0.065     8.653    middle/not_shifted_nb_reg[15]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.477ns  (logic 3.755ns (57.975%)  route 2.722ns (42.025%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 28.888 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.333 r  memory/state_address_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.860    29.193    middle/not_shifted_nb_reg[15]_1[0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.299    29.492 r  middle/state_address[6]_i_1/O
                         net (fo=1, routed)           0.000    29.492    middle/plusOp6_out[6]
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.496    28.888    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[6]/C
                         clock pessimism              0.000    28.888    
                         clock uncertainty           -0.302    28.586    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)        0.031    28.617    middle/state_address_reg[6]
  -------------------------------------------------------------------
                         required time                         28.617    
                         arrival time                         -29.492    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.442ns  (logic 3.775ns (58.602%)  route 2.667ns (41.398%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 28.885 - 24.000 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 23.015 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.707    23.015    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    25.469 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=7, routed)           1.136    26.606    middle/bbstub_doutb[15][3]
    SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    26.730 r  middle/state_address[5]_i_13/O
                         net (fo=1, routed)           0.725    27.455    middle/state_address[5]_i_13_n_1
    SLICE_X26Y14         LUT6 (Prop_lut6_I0_O)        0.124    27.579 r  middle/state_address[5]_i_6/O
                         net (fo=1, routed)           0.000    27.579    memory/not_shifted_nb_reg[15]_0[0]
    SLICE_X26Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.111 r  memory/state_address_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.111    memory/state_address_reg[5]_i_2_n_1
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.350 r  memory/state_address_reg[9]_i_2/O[2]
                         net (fo=1, routed)           0.805    29.155    middle/not_shifted_nb_reg[15]_1[2]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.302    29.457 r  middle/state_address[8]_i_1/O
                         net (fo=1, routed)           0.000    29.457    middle/plusOp6_out[8]
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     24.000    24.000 r  
    L16                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    25.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.493    28.885    middle/CLK
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[8]/C
                         clock pessimism              0.000    28.885    
                         clock uncertainty           -0.302    28.583    
    SLICE_X25Y14         FDRE (Setup_fdre_C_D)        0.031    28.614    middle/state_address_reg[8]
  -------------------------------------------------------------------
                         required time                         28.614    
                         arrival time                         -29.457    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (IO_L11P_T1_SRCC_35 fall@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 3.332ns (51.443%)  route 3.145ns (48.557%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.890 - 4.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.701     3.009    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.463 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=1, routed)           3.145     8.609    memory/NB_BRAM_dout[7]
    SLICE_X26Y10         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  memory/not_shifted_nb0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    middle/bbstub_doutb[7][3]
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.134 r  middle/not_shifted_nb0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    middle/not_shifted_nb0_carry__0_n_1
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  middle/not_shifted_nb0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    middle/not_shifted_nb0_carry__1_n_1
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.487 r  middle/not_shifted_nb0_carry__2/O[2]
                         net (fo=1, routed)           0.000     9.487    middle/not_shifted_nb0_carry__2_n_6
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.498     8.890    middle/CLK
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     8.890    
                         clock uncertainty           -0.302     8.588    
    SLICE_X26Y12         FDRE (Setup_fdre_C_D)        0.065     8.653    middle/not_shifted_nb_reg[14]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                 -0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.453ns (44.836%)  route 1.788ns (55.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=3, routed)           1.788     5.875    middle/bbstub_doutb[29][3]
    SLICE_X29Y15         LUT6 (Prop_lut6_I5_O)        0.100     5.975 r  middle/state_address[5]_i_1/O
                         net (fo=1, routed)           0.000     5.975    middle/plusOp6_out[5]
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.670     5.338    middle/CLK
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[5]/C
                         clock pessimism              0.000     5.338    
                         clock uncertainty            0.302     5.640    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.269     5.909    middle/state_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.909    
                         arrival time                           5.975    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.453ns (44.383%)  route 1.821ns (55.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=3, routed)           1.821     5.908    middle/bbstub_doutb[29][1]
    SLICE_X29Y15         LUT6 (Prop_lut6_I5_O)        0.100     6.008 r  middle/state_address[3]_i_1/O
                         net (fo=1, routed)           0.000     6.008    middle/plusOp6_out[3]
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.670     5.338    middle/CLK
    SLICE_X29Y15         FDRE                                         r  middle/state_address_reg[3]/C
                         clock pessimism              0.000     5.338    
                         clock uncertainty            0.302     5.640    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.270     5.910    middle/state_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.910    
                         arrival time                           6.008    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.453ns (44.223%)  route 1.833ns (55.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=3, routed)           1.833     5.920    middle/bbstub_doutb[29][7]
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.100     6.020 r  middle/state_address[9]_i_1/O
                         net (fo=1, routed)           0.000     6.020    middle/plusOp6_out[9]
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.667     5.335    middle/CLK
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[9]/C
                         clock pessimism              0.000     5.335    
                         clock uncertainty            0.302     5.637    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.271     5.908    middle/state_address_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.908    
                         arrival time                           6.020    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            enc/stream_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.453ns (43.882%)  route 1.858ns (56.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.535     2.727    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     4.080 r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=4, routed)           1.858     5.938    enc/ENCODING_TABLE_BRAM_dout[0]
    SLICE_X23Y6          LUT6 (Prop_lut6_I3_O)        0.100     6.038 r  enc/stream[0]_i_1/O
                         net (fo=1, routed)           0.000     6.038    enc/stream[0]_i_1_n_1
    SLICE_X23Y6          FDRE                                         r  enc/stream_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.672     5.340    enc/clk_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  enc/stream_reg[0]/C
                         clock pessimism              0.000     5.340    
                         clock uncertainty            0.302     5.642    
    SLICE_X23Y6          FDRE (Hold_fdre_C_D)         0.270     5.912    enc/stream_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.912    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.453ns (43.955%)  route 1.853ns (56.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=3, routed)           1.853     5.940    middle/bbstub_doutb[29][2]
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.100     6.040 r  middle/state_address[4]_i_1/O
                         net (fo=1, routed)           0.000     6.040    middle/plusOp6_out[4]
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.669     5.337    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[4]/C
                         clock pessimism              0.000     5.337    
                         clock uncertainty            0.302     5.639    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.269     5.908    middle/state_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.908    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.453ns (43.892%)  route 1.857ns (56.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.335ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=3, routed)           1.857     5.944    middle/bbstub_doutb[29][6]
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.100     6.044 r  middle/state_address[8]_i_1/O
                         net (fo=1, routed)           0.000     6.044    middle/plusOp6_out[8]
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.667     5.335    middle/CLK
    SLICE_X25Y14         FDRE                                         r  middle/state_address_reg[8]/C
                         clock pessimism              0.000     5.335    
                         clock uncertainty            0.302     5.637    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.270     5.907    middle/state_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.907    
                         arrival time                           6.044    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 fall@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.363ns  (logic 1.642ns (48.828%)  route 1.721ns (51.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 25.342 - 20.000 ) 
    Source Clock Delay      (SCD):    2.722ns = ( 22.722 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.530    22.722    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353    24.075 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=1, routed)           1.721    25.796    memory/NB_BRAM_dout[6]
    SLICE_X26Y10         LUT2 (Prop_lut2_I1_O)        0.100    25.896 r  memory/not_shifted_nb0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    25.896    middle/bbstub_doutb[7][2]
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    26.085 r  middle/not_shifted_nb0_carry__0/O[2]
                         net (fo=1, routed)           0.000    26.085    middle/not_shifted_nb0_carry__0_n_6
    SLICE_X26Y10         FDRE                                         r  middle/not_shifted_nb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                     20.000    20.000 f  
    L16                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    21.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.674    25.342    middle/CLK
    SLICE_X26Y10         FDRE                                         r  middle/not_shifted_nb_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    25.342    
                         clock uncertainty            0.302    25.644    
    SLICE_X26Y10         FDRE (Hold_fdre_C_D)         0.298    25.942    middle/not_shifted_nb_reg[6]
  -------------------------------------------------------------------
                         required time                        -25.942    
                         arrival time                          26.085    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/state_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.453ns (43.661%)  route 1.875ns (56.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.542     2.734    memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     4.087 r  memory/Memory_design_i/start_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=3, routed)           1.875     5.962    middle/bbstub_doutb[29][0]
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.100     6.062 r  middle/state_address[2]_i_1/O
                         net (fo=1, routed)           0.000     6.062    middle/plusOp6_out[2]
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.669     5.337    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[2]/C
                         clock pessimism              0.000     5.337    
                         clock uncertainty            0.302     5.639    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.271     5.910    middle/state_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.910    
                         arrival time                           6.062    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 fall@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.620ns  (logic 0.695ns (42.909%)  route 0.925ns (57.091%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 21.988 - 20.000 ) 
    Source Clock Delay      (SCD):    0.936ns = ( 20.936 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    20.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.595    20.936    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    21.521 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=1, routed)           0.925    22.446    memory/NB_BRAM_dout[13]
    SLICE_X26Y12         LUT2 (Prop_lut2_I1_O)        0.045    22.491 r  memory/not_shifted_nb0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.491    middle/S[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    22.556 r  middle/not_shifted_nb0_carry__2/O[1]
                         net (fo=1, routed)           0.000    22.556    middle/not_shifted_nb0_carry__2_n_7
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                     20.000    20.000 f  
    L16                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683    21.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829    21.988    middle/CLK
    SLICE_X26Y12         FDRE                                         r  middle/not_shifted_nb_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.988    
                         clock uncertainty            0.302    22.290    
    SLICE_X26Y12         FDRE (Hold_fdre_C_D)         0.112    22.402    middle/not_shifted_nb_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.402    
                         arrival time                          22.556    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            middle/not_shifted_nb_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IO_L11P_T1_SRCC_35
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IO_L11P_T1_SRCC_35 fall@20.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.623ns  (logic 0.693ns (42.705%)  route 0.930ns (57.295%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 21.991 - 20.000 ) 
    Source Clock Delay      (SCD):    0.936ns = ( 20.936 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    20.315    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.341 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.595    20.936    memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    21.521 r  memory/Memory_design_i/nb_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=1, routed)           0.930    22.451    memory/NB_BRAM_dout[3]
    SLICE_X26Y9          LUT2 (Prop_lut2_I1_O)        0.045    22.496 r  memory/not_shifted_nb0_carry_i_1/O
                         net (fo=1, routed)           0.000    22.496    middle/bbstub_doutb[3][3]
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.559 r  middle/not_shifted_nb0_carry/O[3]
                         net (fo=1, routed)           0.000    22.559    middle/not_shifted_nb0_carry_n_5
    SLICE_X26Y9          FDRE                                         r  middle/not_shifted_nb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IO_L11P_T1_SRCC_35 fall edge)
                                                     20.000    20.000 f  
    L16                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683    21.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832    21.991    middle/CLK
    SLICE_X26Y9          FDRE                                         r  middle/not_shifted_nb_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.991    
                         clock uncertainty            0.302    22.293    
    SLICE_X26Y9          FDRE (Hold_fdre_C_D)         0.112    22.405    middle/not_shifted_nb_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.405    
                         arrival time                          22.559    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  IO_L11P_T1_SRCC_35
  To Clock:  clk_fpga_0

Setup :           66  Failing Endpoints,  Worst Slack       -1.026ns,  Total Violation      -47.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.026ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.201ns  (logic 0.478ns (39.809%)  route 0.723ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.350ns = ( 21.350 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.682    21.350    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.478    21.828 r  middle/data_out_to_save_reg[15]/Q
                         net (fo=1, routed)           0.723    22.551    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.914    21.525    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.525    
                         arrival time                         -22.551    
  -------------------------------------------------------------------
                         slack                                 -1.026    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.201ns  (logic 0.478ns (39.796%)  route 0.723ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 21.352 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.684    21.352    middle/CLK
    SLICE_X6Y4           FDRE                                         r  middle/data_out_to_save_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.478    21.830 r  middle/data_out_to_save_reg[10]/Q
                         net (fo=1, routed)           0.723    22.553    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.908    21.531    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.531    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.901%)  route 0.636ns (57.099%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 21.352 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.684    21.352    middle/CLK
    SLICE_X6Y5           FDRE                                         r  middle/data_out_to_save_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478    21.830 r  middle/data_out_to_save_reg[8]/Q
                         net (fo=1, routed)           0.636    22.466    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.911    21.528    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.528    
                         arrival time                         -22.466    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.936ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.925%)  route 0.636ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 21.352 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.684    21.352    middle/CLK
    SLICE_X6Y5           FDRE                                         r  middle/data_out_to_save_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478    21.830 r  middle/data_out_to_save_reg[0]/Q
                         net (fo=1, routed)           0.636    22.466    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.909    21.530    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -22.466    
  -------------------------------------------------------------------
                         slack                                 -0.936    

Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.742%)  route 0.820ns (64.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 21.352 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.684    21.352    middle/CLK
    SLICE_X9Y5           FDRE                                         r  middle/data_out_to_save_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456    21.808 r  middle/data_out_to_save_reg[1]/Q
                         net (fo=1, routed)           0.820    22.628    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737    21.702    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -22.628    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.105ns  (logic 0.478ns (43.256%)  route 0.627ns (56.744%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.350ns = ( 21.350 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.682    21.350    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.478    21.828 r  middle/data_out_to_save_reg[13]/Q
                         net (fo=1, routed)           0.627    22.455    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                     -0.908    21.531    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.531    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.389%)  route 0.624ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 21.352 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.684    21.352    middle/CLK
    SLICE_X6Y6           FDRE                                         r  middle/data_out_to_save_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478    21.830 r  middle/data_out_to_save_reg[12]/Q
                         net (fo=1, routed)           0.624    22.454    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.908    21.531    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.531    
                         arrival time                         -22.454    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.178%)  route 0.740ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        -2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns = ( 21.351 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    21.351    middle/CLK
    SLICE_X8Y8           FDRE                                         r  middle/data_out_to_save_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    21.869 r  middle/data_out_to_save_reg[9]/Q
                         net (fo=1, routed)           0.740    22.609    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    21.702    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -22.609    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.256ns  (logic 0.518ns (41.244%)  route 0.738ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.350ns = ( 21.350 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.682    21.350    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    21.868 r  middle/data_out_to_save_reg[3]/Q
                         net (fo=1, routed)           0.738    22.606    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    21.702    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -22.606    
  -------------------------------------------------------------------
                         slack                                 -0.904    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 middle/data_out_to_save_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - IO_L11P_T1_SRCC_35 rise@16.000ns)
  Data Path Delay:        1.251ns  (logic 0.518ns (41.409%)  route 0.733ns (58.591%))
  Logic Levels:           0  
  Clock Path Skew:        -2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.350ns = ( 21.350 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                     16.000    16.000 r  
    L16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    17.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    19.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    19.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.682    21.350    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.518    21.868 r  middle/data_out_to_save_reg[7]/Q
                         net (fo=1, routed)           0.733    22.601    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        1.549    22.741    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    22.741    
                         clock uncertainty           -0.302    22.439    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737    21.702    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 -0.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 middle/state_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.299%)  route 0.170ns (54.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.473    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  middle/state_address_reg[6]/Q
                         net (fo=2, routed)           0.170     1.784    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.866     1.236    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.302     1.539    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.722    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 middle/state_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.473    middle/CLK
    SLICE_X27Y15         FDRE                                         r  middle/state_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  middle/state_address_reg[2]/Q
                         net (fo=2, routed)           0.170     1.784    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.866     1.236    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.236    
                         clock uncertainty            0.302     1.539    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.722    memory/Memory_design_i/encoding_table_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.447%)  route 0.227ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.568     1.480    middle/CLK
    SLICE_X6Y5           FDRE                                         r  middle/data_out_to_save_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.148     1.628 r  middle/data_out_to_save_reg[8]/Q
                         net (fo=1, routed)           0.227     1.855    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     1.792    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.253%)  route 0.229ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.148     1.627 r  middle/data_out_to_save_reg[13]/Q
                         net (fo=1, routed)           0.229     1.856    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.243     1.792    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.362%)  route 0.275ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  middle/data_out_to_save_reg[7]/Q
                         net (fo=1, routed)           0.275     1.918    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.845    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.277%)  route 0.276ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  middle/data_out_to_save_reg[5]/Q
                         net (fo=1, routed)           0.276     1.919    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.845    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.109%)  route 0.278ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  middle/data_out_to_save_reg[3]/Q
                         net (fo=1, routed)           0.278     1.921    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.845    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.981%)  route 0.242ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.568     1.480    middle/CLK
    SLICE_X6Y6           FDRE                                         r  middle/data_out_to_save_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     1.628 r  middle/data_out_to_save_reg[12]/Q
                         net (fo=1, routed)           0.242     1.869    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.792    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.734%)  route 0.282ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X8Y8           FDRE                                         r  middle/data_out_to_save_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  middle/data_out_to_save_reg[14]/Q
                         net (fo=1, routed)           0.282     1.925    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.845    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 middle/data_out_to_save_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by IO_L11P_T1_SRCC_35  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - IO_L11P_T1_SRCC_35 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.613%)  route 0.284ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IO_L11P_T1_SRCC_35 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.567     1.479    middle/CLK
    SLICE_X6Y9           FDRE                                         r  middle/data_out_to_save_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  middle/data_out_to_save_reg[11]/Q
                         net (fo=1, routed)           0.284     1.927    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  memory/Memory_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  memory/Memory_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8341, routed)        0.876     1.246    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.302     1.549    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.845    memory/Memory_design_i/data_out_memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.082    





