<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="graph/nv50_pgraph.xml" />

<group name="nvc0_tpc">
	<array offset="0x000" name="POLY" stride="0x200" length="1">
		<reg32 offset="0x048" name="POLY2ESETUP">
			<bitfield low="0" high="27" name="ADDRESS" shr="12"/>
			<bitfield pos="28" name="VALID"/>
		</reg32>
		<reg32 offset="0x054" name="PM_UNK054"/>
		<reg32 offset="0x05c" name="TFB_UNFUCKUP_OFFSET_QUERIES">
			<doc>If set to 0, the 9097/1b0c/0d005002 query will return bytes written
			since the last time TFB_BUFFER_OFFSET (9097/0390) was written.
			Set it to 1 to make it return the full/absolute offset, which is required
			for a sane implementation of transform feedback.
			(Setting only on GPC[0].TPC[0] seems enough.)</doc>
		</reg32>
		<reg32 offset="0x060" name="VSTATUS" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="9" high="11" name="UNK3" type="NV50_VSTATUS"/>
			<bitfield low="12" high="14" name="UNK4" type="NV50_VSTATUS"/>
			<bitfield low="15" high="17" name="UNK5" type="NV50_VSTATUS"/>
			<bitfield low="18" high="20" name="UNK6" type="NV50_VSTATUS"/>
			<bitfield low="21" high="23" name="UNK7" type="NV50_VSTATUS"/>
			<bitfield low="24" high="26" name="UNK8" type="NV50_VSTATUS"/>
			<bitfield low="27" high="29" name="UNK9" type="NV50_VSTATUS"/>
		</reg32>
		<reg32 offset="0x064" name="CTX_UNK064"/>
		<stripe offset="0x68" name="HW_CGBLK">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x70" name="HW_PGBLK">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<reg32 offset="0x084" name="TRAP">
			<bitfield name="CLEAR" pos="30" />
			<bitfield name="ENABLE" pos="31" />
		</reg32>
		<reg32 offset="0x088" name="TPCID"/> <!-- ctx-switched -->
	</array>
	<array offset="0x200" name="TEX" stride="0x100" length="1">
		<reg32 offset="0x00" name="CTX_UNK00"/>
		<reg32 offset="0x04" name="CTX_UNK04"/>
		<reg32 offset="0x08" name="CTX_UNK08"/>
		<reg32 offset="0x0c" name="CTX_UNK0C"/>
		<reg32 offset="0x10" name="CTX_UNK10"/>
		<reg32 offset="0x14" name="CTX_UNK14"/>
		<reg32 offset="0x1c" name="CTX_UNK1C"/>
		<reg32 offset="0x20" name="CTX_UNK20"/>
		<reg32 offset="0x24" name="TRAP">
			<bitfield name="CLEAR" pos="30" />
			<bitfield name="ENABLE" pos="31" />
		</reg32>
		<reg32 offset="0x30" name="CTX_UNK30" variants="NVE4-"/>
		<reg32 offset="0x38" name="VSTATUS_0" length="2" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="4" high="6" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="8" high="10" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="11" high="13" name="UNK3" type="NV50_VSTATUS"/>
			<bitfield low="14" high="16" name="UNK4" type="NV50_VSTATUS"/>
			<bitfield low="17" high="19" name="UNK5" type="NV50_VSTATUS"/>
			<bitfield low="20" high="22" name="UNK6" type="NV50_VSTATUS"/>
			<bitfield low="23" high="25" name="UNK7" type="NV50_VSTATUS"/>
			<bitfield low="26" high="28" name="UNK8" type="NV50_VSTATUS"/>
			<bitfield low="29" high="31" name="UNK9" type="NV50_VSTATUS"/>
		</reg32>
		<stripe offset="0x40" name="HW_CGBLK0">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x48" name="HW_CGBLK1">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x50" name="HW_CGBLK2">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x58" name="HW_CGBLK3">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x60" name="HW_CGBLK4">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x68" name="HW_CGBLK5">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x70" name="HW_CGBLK6">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x78" name="HW_CGBLK7">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x80" name="HW_CGBLK8">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x88" name="HW_PGBLK0">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x90" name="HW_PGBLK1">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x98" name="HW_PGBLK2">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0xa0" name="HW_PGBLK3">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<reg32 offset="0xc4" name="CTX_UNKC4" variants="NVE4-"/>
		<stripe offset="0xcc" name="HW_CGBLK9">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0xd4" name="HW_PGBLK4">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<reg32 offset="0xdc" name="VSTATUS_1" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="4" high="6" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="8" high="10" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="11" high="13" name="UNK3" type="NV50_VSTATUS"/>
		</reg32>
	</array>
	<!-- moved to GPC+0x3000 on NVE4 -->
	<array offset="0x300" name="TPBUS" variants="NVC0:NVE4" stride="0x100" length="1">
		<reg32 offset="0x00" name="TPC_GPCID" length="44"> <!-- ctx-switched -->
			<bitfield low="0" high="4" name="0"/>
			<bitfield low="5" high="9" name="1"/>
			<bitfield low="10" high="14" name="2"/>
			<bitfield low="15" high="19" name="3"/>
			<bitfield low="20" high="24" name="4"/>
			<bitfield low="25" high="29" name="5"/>
		</reg32>
		<reg32 offset="0xd0" name="UNKD0"> <!-- ctx-switched -->
			<bitfield low="0" high="7" name="ROP_COUNT"/>
			<bitfield low="8" high="15" name="GPC_COUNT"/>
			<bitfield low="16" high="28" name="UNK16"/>
		</reg32>
		<reg32 offset="0xe0" name="CTX_UNKE0"/>
		<reg32 offset="0xe4" name="CTX_UNKE4"/>
	</array>
	<array offset="0x400" name="UNK400" stride="0x80" length="1">
		<reg32 offset="0x00" name="CTX_UNK00"/>
		<reg32 offset="0x04" name="CTX_UNK04"/>
		<reg32 offset="0x08" name="CTX_UNK08"/>
		<reg32 offset="0x0c" name="PM_UNK0C"/>
		<reg32 offset="0x10" name="VSTATUS" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="9" high="11" name="UNK3" type="NV50_VSTATUS"/>
		</reg32>
		<reg32 offset="0x20" name="CTX_UNK20"/>
		<reg32 offset="0x24" name="CTX_UNK24" variants="NVE4-"/>
		<reg32 offset="0x28" name="CTX_UNK28" variants="NVE4-"/>
		<stripe offset="0x70" name="HW_BLK">
			<use-group name="nvc0_hw_blk"/>
		</stripe>
	</array>
	<array offset="0x480" name="L1" stride="0x80" length="1">
		<reg32 offset="0x0c" name="TRAP">
			<bitfield pos="1" name="GLOBAL_MAP_READ"/> <!-- not passed up to TPC.TRAP, causes VM fault -->
			<bitfield pos="2" name="GLOBAL_MAP_WRITE"/> <!-- not passed up to TPC.TRAP, causes VM fault -->
			<bitfield pos="30" name="CLEAR"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x28" name="PM_UNK28"/>
		<reg32 offset="0x4c" name="BLCG0"/>
		<stripe offset="0x54" name="HW_CGBLK1">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x5c" name="HW_CGBLK2">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<reg32 offset="0x64" name="ELPG0"/>
		<reg32 offset="0x68" name="TPCID"/> <!-- ctx-switched -->
		<reg32 offset="0x70" name="ELPG1"/>
		<reg32 offset="0x74" name="CTX_UNK74"/>
	</array>
	<array offset="0x500" name="MASTER" stride="0x100" length="1">
		<reg32 offset="0x00" name="VSTATUS" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="9" high="11" name="UNK3" type="NV50_VSTATUS"/>
			<bitfield low="12" high="14" name="UNK4" type="NV50_VSTATUS"/>
			<bitfield low="15" high="17" name="UNK5" type="NV50_VSTATUS"/>
			<bitfield low="18" high="20" name="UNK6" type="NV50_VSTATUS"/>
		</reg32>
		<reg32 offset="0x08" name="TRAP">
			<bitfield pos="0" name="TEX"/>
			<bitfield pos="1" name="MP"/>
			<bitfield pos="2" name="POLY"/>
			<bitfield pos="3" name="L1C"/>
		</reg32>
		<reg32 offset="0x0c" name="TRAP_EN">
			<bitfield pos="0" name="TEX"/>
			<bitfield pos="1" name="MP"/>
			<bitfield pos="2" name="POLY"/>
			<bitfield pos="3" name="L1C"/>
		</reg32>
		<reg32 offset="0x20" name="CTX_UNK20" variants="NVC0:NVE4"/>
		<reg32 offset="0x24" name="CTX_UNK24" variants="NVC0:NVE4"/>
	</array>
	<array offset="0x600" name="MP" stride="0x200" length="1">
		<reg32 offset="0x000" name="PM_UNK000" variants="NVC0:NVE4"/>
		<reg32 offset="0x000" name="PM_UNK000" variants="NVE4-"/>
		<reg32 offset="0x004" name="PM_SIGSEL" length="2" variants="NVC0:NVE4"> <!-- ctx-switched -->
			<bitfield low="0" high="7" name="0"/>
			<bitfield low="8" high="15" name="1"/>
			<bitfield low="16" high="23" name="2"/>
			<bitfield low="24" high="31" name="3"/>
		</reg32>
		<reg32 offset="0x004" name="PM_A_SIGSEL" variants="NVE4-">
			<bitfield high="7"   low="0" name="0" type="nve4_mp_pm_siggroup_a"/>
			<bitfield high="15"  low="8" name="1" type="nve4_mp_pm_siggroup_a"/>
			<bitfield high="23" low="16" name="2" type="nve4_mp_pm_siggroup_a"/>
			<bitfield high="31" low="24" name="3" type="nve4_mp_pm_siggroup_a"/>
		</reg32>
		<reg32 offset="0x008" name="PM_B_SIGSEL" variants="NVE4-">
			<bitfield high="7"   low="0" name="0" type="nve4_mp_pm_siggroup_b"/>
			<bitfield high="15"  low="8" name="1" type="nve4_mp_pm_siggroup_b"/>
			<bitfield high="23" low="16" name="2" type="nve4_mp_pm_siggroup_b"/>
			<bitfield high="31" low="24" name="3" type="nve4_mp_pm_siggroup_b"/>
		</reg32>
		<reg32 offset="0x00c" name="BPT_STATUS"/> <!-- ctx-switched -->
		<reg32 offset="0x010" name="BPT_CONTROL"/> <!-- ctx-switched -->
		<reg32 offset="0x014" name="ACTIVE_WARP_MASK" length="2" stride="4"/>
		<reg32 offset="0x024" name="PAUSED_WARP_MASK" length="2" stride="4"/>
		<reg32 offset="0x034" name="BPT_TRAP_WARP_MASK" length="2" stride="4"/>
		<reg32 offset="0x044" name="TRAP_WARP_ERROR_EN"> <!-- ctx-switched -->
			<bitfield pos="1" name="STACK_MISMATCH"/>
			<bitfield pos="5" name="MISALIGNED_PC"/>
			<bitfield pos="8" name="MISALIGNED_GPR"/>
			<bitfield pos="9" name="INVALID_OPCODE"/>
			<bitfield pos="13" name="GPR_OUT_OF_BOUNDS"/>
			<bitfield pos="14" name="MEM_OUT_OF_BOUNDS"/>
			<bitfield pos="17" name="INVALID_PARAM"/><!-- e.g. non-allocated barrier -->
		</reg32>
		<reg32 offset="0x048" name="TRAP_WARP_ERROR"> <!-- ctx-switched -->
			<bitfield high="15" low="0" name="ID">
				<value value="1" name="STACK_MISMATCH"/>
				<value value="5" name="MISALIGNED_PC"/>
				<value value="8" name="MISALIGNED_GPR"/>
				<value value="9" name="INVALID_OPCODE"/>
				<value value="13" name="GPR_OUT_OF_BOUNDS"/>
				<value value="14" name="MEM_OUT_OF_BOUNDS"/>
				<value value="17" name="INVALID_PARAM"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x04c" name="TRAP_GLOBAL_ERROR_EN"> <!-- ctx-switched -->
			<bitfield pos="2" name="MULTIPLE_WARP_ERRORS"/>
			<bitfield pos="3" name="OUT_OF_STACK_SPACE"/>
		</reg32>
		<reg32 offset="0x050" name="TRAP_GLOBAL_ERROR"> <!-- ctx-switched??? -->
			<bitfield pos="2" name="MULTIPLE_WARP_ERRORS"/>
			<bitfield pos="3" name="OUT_OF_STACK_SPACE"/>
		</reg32>
		<reg32 offset="0x054" name="CTX_UNK054"/>
		<reg32 offset="0x058" name="TRAP_HANDLER_PC" variants="NVC0:NVE4"/> <!-- ctx-switched -->
		<reg32 offset="0x05c" name="PM_MODE" variants="NVC0:NVE4"> <!-- ctx-switched -->
			<bitfield pos="3" name="0" type="nv50_mp_pm_mode"/>
			<bitfield pos="7" name="1" type="nv50_mp_pm_mode"/>
			<bitfield pos="11" name="2" type="nv50_mp_pm_mode"/>
			<bitfield pos="15" name="3" type="nv50_mp_pm_mode"/>
			<bitfield pos="19" name="4" type="nv50_mp_pm_mode"/>
			<bitfield pos="23" name="5" type="nv50_mp_pm_mode"/>
			<bitfield pos="27" name="6" type="nv50_mp_pm_mode"/>
			<bitfield pos="31" name="7" type="nv50_mp_pm_mode"/>
		</reg32>
		<reg32 offset="0x058" name="PM_B_MODE" variants="NVE4-">
			<bitfield high="3" low="0" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="7" low="4" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="11" low="8" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="15" low="12" name="0" type="nve4_mp_pm_mode"/>
		</reg32>
		<reg32 offset="0x05c" name="PM_A_MODE" variants="NVE4-">
			<bitfield high="3" low="0" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="7" low="4" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="11" low="8" name="0" type="nve4_mp_pm_mode"/>
			<bitfield high="15" low="12" name="0" type="nve4_mp_pm_mode"/>
		</reg32>
		<reg32 offset="0x060" name="PM_FUNC" length="4">
			<bitfield low="0" high="15" name="0"/>
			<bitfield low="16" high="31" name="1"/>
		</reg32>
		<reg32 offset="0x070" name="PM_COUNTER_OVERFLOW" variants="NVC0:NVE4"> <!-- ctx-switched -->
			<bitfield pos="0" name="0"/>
			<bitfield pos="1" name="1"/>
			<bitfield pos="2" name="2"/>
			<bitfield pos="3" name="3"/>
			<bitfield pos="4" name="4"/>
			<bitfield pos="5" name="5"/>
			<bitfield pos="6" name="6"/>
			<bitfield pos="7" name="7"/>
		</reg32>
		<reg32 offset="0x070" name="PM_COUNTER_OVERFLOW_A" variants="NVE4-"> <!-- ctx-switched -->
			<bitfield pos="0" name="0"/>
			<bitfield pos="1" name="1"/>
			<bitfield pos="2" name="2"/>
			<bitfield pos="3" name="3"/>
		</reg32>
		<reg32 offset="0x074" name="PM_COUNTER" length="8"/> <!-- ctx-switched -->
		<reg32 offset="0x094" name="PM_COUNTER_OVERFLOW_B" variants="NVE4-">
			<bitfield pos="0" name="4"/>
			<bitfield pos="1" name="5"/>
			<bitfield pos="2" name="6"/>
			<bitfield pos="3" name="7"/>
		</reg32>
		<reg32 offset="0x098" name="TPCID"/> <!-- ctx-switched -->
		<reg32 offset="0x0a4" name="CCACHE_CTRL">
			<bitfield pos="0" name="CODE_FLUSH_TRIGGER"/>
			<bitfield pos="1" name="CBUF_FLUSH_TRIGGER"/>
		</reg32>
		<reg32 offset="0x0ac" name="CTX_UNK0AC" variants="NVE4-"/>
		<reg32 offset="0x0b0" name="CTX_UNK0B0" variants="NVE4-"/>
		<reg32 offset="0x0c8" name="CTX_UNK0C8" variants="NVE4-"/>
		<reg32 offset="0x128" name="VSTATUS" access="r">
			<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
			<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
			<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
			<bitfield low="9" high="11" name="UNK3" type="NV50_VSTATUS"/>
			<bitfield low="12" high="14" name="UNK4" type="NV50_VSTATUS"/>
			<bitfield low="15" high="17" name="UNK5" type="NV50_VSTATUS"/>
			<bitfield low="18" high="20" name="UNK6" type="NV50_VSTATUS"/>
			<bitfield low="21" high="23" name="UNK7" type="NV50_VSTATUS"/>
			<bitfield low="24" high="26" name="UNK8" type="NV50_VSTATUS"/>
			<bitfield low="27" high="29" name="UNK9" type="NV50_VSTATUS"/>
			<bitfield low="30" high="31" name="UNK30"/> <!-- what the fuck? -->
		</reg32>
		<reg32 offset="0x130" name="PM_SRCSEL" length="8" variants="NVC4:NVE4"> <!-- XXX check variants -->
			<bitfield low="0" high="2" name="GRP0"/>
			<bitfield low="4" high="6" name="SIG0"/>
			<bitfield low="8" high="10" name="GRP1"/>
			<bitfield low="12" high="14" name="SIG1"/>
			<bitfield low="16" high="18" name="GRP2"/>
			<bitfield low="20" high="22" name="SIG2"/>
			<bitfield low="24" high="26" name="GRP3"/>
			<bitfield low="28" high="30" name="SIG3"/>
		</reg32>
		<reg32 offset="0x130" name="PM_A_SRCSEL" length="4" variants="NVE4-">
			<bitfield high="1"  low="0"  name="GRP0"/>
			<bitfield high="4"  low="2"  name="SIG0"/>
			<bitfield high="6"  low="5"  name="GRP1"/>
			<bitfield high="9"  low="7"  name="SIG1"/>
			<bitfield high="11" low="10" name="GRP2"/>
			<bitfield high="14" low="12" name="SIG2"/>
			<bitfield high="16" low="15" name="GRP3"/>
			<bitfield high="19" low="17" name="SIG3"/>
			<bitfield high="21" low="20" name="GRP4"/>
			<bitfield high="24" low="22" name="SIG4"/>
			<bitfield high="26" low="25" name="GRP5"/>
			<bitfield high="29" low="27" name="SIG5"/>
		</reg32>
		<reg32 offset="0x140" name="PM_B_SRCSEL" length="4" variants="NVE4-">
			<bitfield high="1"  low="0"  name="GRP0"/>
			<bitfield high="4"  low="2"  name="SIG0"/>
			<bitfield high="6"  low="5"  name="GRP1"/>
			<bitfield high="9"  low="7"  name="SIG1"/>
			<bitfield high="11" low="10" name="GRP2"/>
			<bitfield high="14" low="12" name="SIG2"/>
			<bitfield high="16" low="15" name="GRP3"/>
			<bitfield high="19" low="17" name="SIG3"/>
			<bitfield high="21" low="20" name="GRP4"/>
			<bitfield high="24" low="22" name="SIG4"/>
			<bitfield high="26" low="25" name="GRP5"/>
			<bitfield high="29" low="27" name="SIG5"/>
		</reg32>
		<reg32 offset="0x150" name="CTX_UNK150" length="2" variants="NVC0:NVE4"/> <!-- ctx-switched -->
		<reg32 offset="0x158" name="CTX_UNK158" variants="NVE4-"/> <!-- ctx-switched -->
		<reg32 offset="0x170" name="CTX_UNK170" variants="NVE4-"/> <!-- ctx-switched -->
		<reg32 offset="0x178" name="CTX_UNK178" variants="NVE4-"/> <!-- ctx-switched -->
		<reg32 offset="0x17c" name="CTX_UNK17C" variants="NVE4-"/> <!-- ctx-switched -->
		<reg32 offset="0x190" name="BLCG0"/>
		<stripe offset="0x1a0" name="HW_PGBLK0">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1a8" name="HW_PGBLK1">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1b0" name="HW_PGBLK2">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1b8" name="HW_PGBLK3">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1c0" name="HW_PGBLK4">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1c8" name="HW_PGBLK5">
			<use-group name="nvc0_hw_pgblk"/>
		</stripe>
		<stripe offset="0x1d0" name="HW_CGBLK1">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x1d8" name="HW_CGBLK2">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x1e0" name="HW_CGBLK3">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x1e8" name="HW_CGBLK4">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x1f0" name="HW_CGBLK5">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
		<stripe offset="0x1f8" name="HW_CGBLK6">
			<use-group name="nvc0_hw_cgblk"/>
		</stripe>
	</array>
</group>

</database>
