#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 23 16:48:10 2022
# Process ID: 8608
# Current directory: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4164 D:\lmq\yanshou\cpu_for_tw\Single_Cycle_CPU\Single_Cycle_CPU_1_int\mips_cpu\mips_cpu.xpr
# Log file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/vivado.log
# Journal file: D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_cpu.tcl
run 10 us
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
close_sim
launch_simulation
source tb_cpu.tcl
run 10 us
run 10 us
run 10 us
run 1000 us
restart
run 1000 us
current_wave_config {Untitled 4}
log_wave {/tb_cpu/LedData[31]} {/tb_cpu/LedData[30]} {/tb_cpu/LedData[29]} {/tb_cpu/LedData[28]} {/tb_cpu/LedData[27]} {/tb_cpu/LedData[26]} {/tb_cpu/LedData[25]} {/tb_cpu/LedData[24]} 
current_wave_config {Untitled 4}
add_wave {{/tb_cpu/LedData[31]}} {{/tb_cpu/LedData[30]}} {{/tb_cpu/LedData[29]}} {{/tb_cpu/LedData[28]}} {{/tb_cpu/LedData[27]}} {{/tb_cpu/LedData[26]}} {{/tb_cpu/LedData[25]}} {{/tb_cpu/LedData[24]}} 
restart
run 1000 us
current_wave_config {Untitled 4}
add_wave {{/tb_cpu/LedData[31]}} {{/tb_cpu/LedData[30]}} {{/tb_cpu/LedData[29]}} {{/tb_cpu/LedData[28]}} {{/tb_cpu/LedData[27]}} {{/tb_cpu/LedData[26]}} {{/tb_cpu/LedData[25]}} {{/tb_cpu/LedData[24]}} 
close_sim
launch_simulation
source tb_cpu.tcl
run 1000 us
run 1000 us
run all
close_sim
launch_simulation
launch_simulation
source tb_cpu.tcl
run 1000 us
run 1000 us
run all
run 1000 us
run 1000 us
run 5000 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LogisimToplevelShell [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files -ipstatic_source_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/modelsim} {questa=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/questa} {riviera=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/riviera} {activehdl=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source tb_cpu.tcl
run 5000 us
close_sim
launch_simulation
source tb_cpu.tcl
run 1000 us
close_sim
launch_simulation
source tb_cpu.tcl
update_compile_order -fileset sources_1
run 1000 us
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Depth_A {50000} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/lmq/yanshou/tw/rom_for_initial.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files -ipstatic_source_dir D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/modelsim} {questa=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/questa} {riviera=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/riviera} {activehdl=D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_cpu.tcl
run 1000 us
run 1000 us
run 1000 us
close_sim
launch_simulation
source tb_cpu.tcl
update_compile_order -fileset sources_1
run 1000 us
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v w ]
add_files -fileset sim_1 D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_block_ip [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_block_ip.tcl
run 100 us
current_wave_config {Untitled 12}
add_wave {{/tb_block_ip/i}} 
close_sim
launch_simulation
launch_simulation
source tb_block_ip.tcl
run 100 us
run 100 us
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_11
close_sim
launch_simulation
source tb_cpu.tcl
run 100 us
run 100 us
close_sim
launch_simulation
source tb_cpu.tcl
run 100 us
run 1000 us
run 10000 us
run 1000 us
run 1000 us
run 1000 us
run all
close_sim
close_sim
