{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574980273584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574980273585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:31:13 2019 " "Processing started: Thu Nov 28 19:31:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574980273585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980273585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980273585 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980274609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574980274656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574980274656 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_sopc.qsys " "Elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980286003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:30 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys " "2019.11.28.20:31:30 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980290906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:31 Progress: Reading input file " "2019.11.28.20:31:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980291401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:31 Progress: Adding CLK50_0 \[clock_source 18.1\] " "2019.11.28.20:31:31 Progress: Adding CLK50_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980291530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module CLK50_0 " "2019.11.28.20:31:32 Progress: Parameterizing module CLK50_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\] " "2019.11.28.20:31:32 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module JTAG_0 " "2019.11.28.20:31:32 Progress: Parameterizing module JTAG_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.11.28.20:31:32 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module MMU_0 " "2019.11.28.20:31:32 Progress: Parameterizing module MMU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\] " "2019.11.28.20:31:32 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module NIOS2_0 " "2019.11.28.20:31:32 Progress: Parameterizing module NIOS2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PIO_0 " "2019.11.28.20:31:32 Progress: Parameterizing module PIO_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PIO_KNN_RESET \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PIO_KNN_RESET \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PIO_KNN_RESET " "2019.11.28.20:31:32 Progress: Parameterizing module PIO_KNN_RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA " "2019.11.28.20:31:32 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO " "2019.11.28.20:31:32 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS " "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO " "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS_PRONTO " "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_DADOS_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\] " "2019.11.28.20:31:32 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_TREINAMENTO " "2019.11.28.20:31:32 Progress: Parameterizing module PO_KNN_TREINAMENTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:32 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\] " "2019.11.28.20:31:32 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980292972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Parameterizing module RS232_0 " "2019.11.28.20:31:33 Progress: Parameterizing module RS232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\] " "2019.11.28.20:31:33 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Parameterizing module SDRAM_0 " "2019.11.28.20:31:33 Progress: Parameterizing module SDRAM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\] " "2019.11.28.20:31:33 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Parameterizing module TIMER_0 " "2019.11.28.20:31:33 Progress: Parameterizing module TIMER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\] " "2019.11.28.20:31:33 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Parameterizing module TIMER_1 " "2019.11.28.20:31:33 Progress: Parameterizing module TIMER_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\] " "2019.11.28.20:31:33 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Parameterizing module USB_0 " "2019.11.28.20:31:33 Progress: Parameterizing module USB_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:33 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2019.11.28.20:31:33 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980293656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Parameterizing module VGA_0 " "2019.11.28.20:31:34 Progress: Parameterizing module VGA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2019.11.28.20:31:34 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Parameterizing module VGA_BUFFER_0 " "2019.11.28.20:31:34 Progress: Parameterizing module VGA_BUFFER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Adding VGA_PLL_0 \[altpll 18.1\] " "2019.11.28.20:31:34 Progress: Adding VGA_PLL_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Parameterizing module VGA_PLL_0 " "2019.11.28.20:31:34 Progress: Parameterizing module VGA_PLL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2019.11.28.20:31:34 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Parameterizing module video_dual_clock_buffer_0 " "2019.11.28.20:31:34 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Building connections " "2019.11.28.20:31:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Parameterizing connections " "2019.11.28.20:31:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:34 Progress: Validating " "2019.11.28.20:31:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980294370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.28.20:31:35 Progress: Done reading input file " "2019.11.28.20:31:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980295318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PIO_KNN_RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PIO_KNN_RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60 " "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980296013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH " "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980297102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980299642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_018.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_018.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980299673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980299681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980299690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8228_1950035630920447228.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \] " "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8228_1950035630920447228.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\" " "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8228_1950035630920447228.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \] " "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8228_1950035630920447228.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\" " "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\" " "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8228_1950035630920447228.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \] " "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8228_1950035630920447228.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\" " "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: Starting RTL generation for module 'nios2_sopc_PIO_KNN_RESET' " "PIO_KNN_RESET: Starting RTL generation for module 'nios2_sopc_PIO_KNN_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_KNN_RESET --dir=/tmp/alt8228_1950035630920447228.dir/0005_PIO_KNN_RESET_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0005_PIO_KNN_RESET_gen//nios2_sopc_PIO_KNN_RESET_component_configuration.pl  --do_build_sim=0  \] " "PIO_KNN_RESET:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_KNN_RESET --dir=/tmp/alt8228_1950035630920447228.dir/0005_PIO_KNN_RESET_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0005_PIO_KNN_RESET_gen//nios2_sopc_PIO_KNN_RESET_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980305987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: Done RTL generation for module 'nios2_sopc_PIO_KNN_RESET' " "PIO_KNN_RESET: Done RTL generation for module 'nios2_sopc_PIO_KNN_RESET'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_KNN_RESET: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_KNN_RESET\" " "PIO_KNN_RESET: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_KNN_RESET\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8228_1950035630920447228.dir/0006_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0006_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8228_1950035630920447228.dir/0006_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0006_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\" " "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8228_1950035630920447228.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8228_1950035630920447228.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0007_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\" " "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8228_1950035630920447228.dir/0008_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0008_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8228_1950035630920447228.dir/0008_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0008_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\" " "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8228_1950035630920447228.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8228_1950035630920447228.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0009_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\" " "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8228_1950035630920447228.dir/0010_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0010_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8228_1950035630920447228.dir/0010_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0010_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\" " "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: Starting Generation of RS232 UART " "RS232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\" " "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8228_1950035630920447228.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8228_1950035630920447228.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980306750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\" " "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8228_1950035630920447228.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \] " "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8228_1950035630920447228.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8228_1950035630920447228.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\" " "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: Starting Generation of USB Controller " "USB_0: Starting Generation of USB Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980307269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\" " "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980308325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: Starting Generation of VGA Controller " "VGA_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980308326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\" " "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980308361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: Starting Generation of Character Buffer " "VGA_BUFFER_0: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980308362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\" " "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980308392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\" " "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980309509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980309510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980309531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980311989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980312031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980313345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980313349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980313352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980313366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8228_1950035630920447228.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8228_1950035630920447228.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8228_1950035630920447228.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8228_1950035630920447228.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980313366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:53 (*) Starting Nios II generation " "Cpu: # 2019.11.28 19:31:53 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:53 (*)   Checking for plaintext license. " "Cpu: # 2019.11.28 19:31:53 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2019.11.28 19:31:54 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.28 19:31:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.28 19:31:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Plaintext license not found. " "Cpu: # 2019.11.28 19:31:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.28 19:31:54 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2019.11.28 19:31:54 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.28 19:31:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.28 19:31:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.11.28 19:31:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.28 19:31:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)   Creating all objects for CPU " "Cpu: # 2019.11.28 19:31:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:54 (*)     Testbench " "Cpu: # 2019.11.28 19:31:54 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)     Instruction decoding " "Cpu: # 2019.11.28 19:31:55 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)       Instruction fields " "Cpu: # 2019.11.28 19:31:55 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)       Instruction decodes " "Cpu: # 2019.11.28 19:31:55 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.28 19:31:55 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)       Instruction controls " "Cpu: # 2019.11.28 19:31:55 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)     Pipeline frontend " "Cpu: # 2019.11.28 19:31:55 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:55 (*)       Micro-ITLB " "Cpu: # 2019.11.28 19:31:55 (*)       Micro-ITLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:56 (*)     Pipeline backend " "Cpu: # 2019.11.28 19:31:56 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:56 (*)       Micro-DTLB " "Cpu: # 2019.11.28 19:31:56 (*)       Micro-DTLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:57 (*)     TLB " "Cpu: # 2019.11.28 19:31:57 (*)     TLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:31:59 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.28 19:31:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:32:01 (*)   Creating encrypted RTL " "Cpu: # 2019.11.28 19:32:01 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.28 19:32:02 (*) Done Nios II generation " "Cpu: # 2019.11.28 19:32:02 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\" " "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\" " "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\" " "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\" " "Router_020: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_020\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\" " "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files " "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980322333 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_sopc.qsys " "Finished elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980330983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KNN_NIOS2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file KNN_NIOS2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KNN_NIOS2 " "Found entity 1: KNN_NIOS2" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc " "Found entity 1: nios2_sopc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_irq_mapper " "Found entity 1: nios2_sopc_irq_mapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0 " "Found entity 1: nios2_sopc_mm_interconnect_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331367 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331383 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331383 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331383 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331383 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331402 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_020_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_020_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331408 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_020 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_020" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331410 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_005 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_005" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331412 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_003 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331413 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_002 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_002" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331414 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_001 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574980331415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331416 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router " "Found entity 2: nios2_sopc_mm_interconnect_0_router" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_video_dual_clock_buffer_0 " "Found entity 1: nios2_sopc_video_dual_clock_buffer_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v 4 4 " "Found 4 design units, including 4 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_PLL_0_dffpipe_l2c " "Found entity 1: nios2_sopc_VGA_PLL_0_dffpipe_l2c" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331427 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_VGA_PLL_0_stdsync_sv6 " "Found entity 2: nios2_sopc_VGA_PLL_0_stdsync_sv6" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331427 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_VGA_PLL_0_altpll_m342 " "Found entity 3: nios2_sopc_VGA_PLL_0_altpll_m342" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331427 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_VGA_PLL_0 " "Found entity 4: nios2_sopc_VGA_PLL_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_BUFFER_0 " "Found entity 1: nios2_sopc_VGA_BUFFER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_0 " "Found entity 1: nios2_sopc_VGA_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_USB_0 " "Found entity 1: nios2_sopc_USB_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_TIMER_0 " "Found entity 1: nios2_sopc_TIMER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_SDRAM_0_input_efifo_module " "Found entity 1: nios2_sopc_SDRAM_0_input_efifo_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331439 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_SDRAM_0 " "Found entity 2: nios2_sopc_SDRAM_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_RS232_0 " "Found entity 1: nios2_sopc_RS232_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_PRONTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_ATRIBUTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_ATRIBUTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS " "Found entity 1: nios2_sopc_PO_KNN_DADOS" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_KNN_RESET " "Found entity 1: nios2_sopc_PIO_KNN_RESET" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_0 " "Found entity 1: nios2_sopc_PIO_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0 " "Found entity 1: nios2_sopc_NIOS2_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980331453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980331453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_ic_data_module " "Found entity 1: nios2_sopc_NIOS2_0_cpu_ic_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_NIOS2_0_cpu_ic_tag_module " "Found entity 2: nios2_sopc_NIOS2_0_cpu_ic_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_NIOS2_0_cpu_bht_module " "Found entity 3: nios2_sopc_NIOS2_0_cpu_bht_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_NIOS2_0_cpu_register_bank_a_module " "Found entity 4: nios2_sopc_NIOS2_0_cpu_register_bank_a_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_NIOS2_0_cpu_register_bank_b_module " "Found entity 5: nios2_sopc_NIOS2_0_cpu_register_bank_b_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_sopc_NIOS2_0_cpu_dc_tag_module " "Found entity 6: nios2_sopc_NIOS2_0_cpu_dc_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_sopc_NIOS2_0_cpu_dc_data_module " "Found entity 7: nios2_sopc_NIOS2_0_cpu_dc_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_sopc_NIOS2_0_cpu_dc_victim_module " "Found entity 8: nios2_sopc_NIOS2_0_cpu_dc_victim_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_sopc_NIOS2_0_cpu_tlb_module " "Found entity 9: nios2_sopc_NIOS2_0_cpu_tlb_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Found entity 10: nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Found entity 11: nios2_sopc_NIOS2_0_cpu_nios2_oci_break" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Found entity 12: nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Found entity 13: nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Found entity 14: nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode " "Found entity 15: nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Found entity 16: nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Found entity 20: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Found entity 21: nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Found entity 22: nios2_sopc_NIOS2_0_cpu_nios2_oci_im" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors " "Found entity 23: nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Found entity 24: nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module " "Found entity 25: nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Found entity 26: nios2_sopc_NIOS2_0_cpu_nios2_ocimem" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_sopc_NIOS2_0_cpu_nios2_oci " "Found entity 27: nios2_sopc_NIOS2_0_cpu_nios2_oci" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""} { "Info" "ISGN_ENTITY_NAME" "28 nios2_sopc_NIOS2_0_cpu " "Found entity 28: nios2_sopc_NIOS2_0_cpu" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_tck" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_mult_cell " "Found entity 1: nios2_sopc_NIOS2_0_cpu_mult_cell" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_test_bench " "Found entity 1: nios2_sopc_NIOS2_0_cpu_test_bench" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_MMU_0 " "Found entity 1: nios2_sopc_MMU_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_JTAG_0_sim_scfifo_w " "Found entity 1: nios2_sopc_JTAG_0_sim_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332527 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_JTAG_0_scfifo_w " "Found entity 2: nios2_sopc_JTAG_0_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332527 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_JTAG_0_sim_scfifo_r " "Found entity 3: nios2_sopc_JTAG_0_sim_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332527 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_JTAG_0_scfifo_r " "Found entity 4: nios2_sopc_JTAG_0_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332527 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_JTAG_0 " "Found entity 5: nios2_sopc_JTAG_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knn/berbert_knn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file knn/berbert_knn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 knn-knn_a " "Found design unit 1: knn-knn_a" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332929 ""} { "Info" "ISGN_ENTITY_NAME" "1 knn " "Found entity 1: knn" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PLL/nios2_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PLL/nios2_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0 " "Found entity 1: nios2_pll0" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_PLL/nios2_pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980332931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/nios2_sopc.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/nios2_sopc.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/nios2_sopc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/nios2_sopc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332932 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332932 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_controller.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980332944 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980332998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PIO_KNN_RESET.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333016 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333016 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1574980333016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(318) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980333064 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(328) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980333064 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(338) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980333064 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(682) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980333066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KNN_NIOS2 " "Elaborating entity \"KNN_NIOS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574980333186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0 nios2_pll0:pll0 " "Elaborating entity \"nios2_pll0\" for hierarchy \"nios2_pll0:pll0\"" {  } { { "KNN_NIOS2.bdf" "pll0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 496 -128 120 696 "pll0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_pll0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "altpll_component" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_pll0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_pll0:pll0\|altpll:altpll_component " "Instantiated megafunction \"nios2_pll0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=nios2_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=nios2_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333282 ""}  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980333282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/nios2_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/nios2_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0_altpll " "Found entity 1: nios2_pll0_altpll" {  } { { "db/nios2_pll0_altpll.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/nios2_pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0_altpll nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated " "Elaborating entity \"nios2_pll0_altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc nios2_sopc:nios2 " "Elaborating entity \"nios2_sopc\" for hierarchy \"nios2_sopc:nios2\"" {  } { { "KNN_NIOS2.bdf" "nios2" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0 " "Elaborating entity \"nios2_sopc_JTAG_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "jtag_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_w nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_w\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_w" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "wfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980333658 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980333658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980333906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980333906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_r nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_r\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_r" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980333922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "nios2_sopc_JTAG_0_alt_jtag_atlantic" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334281 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980334281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_MMU_0 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0 " "Elaborating entity \"nios2_sopc_MMU_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mmu_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_sopc_MMU_0.hex " "Parameter \"init_file\" = \"nios2_sopc_MMU_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980334767 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980334767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv32 " "Found entity 1: altsyncram_gv32" {  } { { "db/altsyncram_gv32.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_gv32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980334816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980334816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv32 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated " "Elaborating entity \"altsyncram_gv32\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0 " "Elaborating entity \"nios2_sopc_NIOS2_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "nios2_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "cpu" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980334957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_test_bench nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_test_bench\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_test_bench" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980335780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980335863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980335877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980335933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980335933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980335935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980336083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980336083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_bht_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_bht_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_bht" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980336215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980336215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_a_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_a_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_a" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980336344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980336344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_b_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_b_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_b" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_mult_cell nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_mult_cell\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_mult_cell" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980336521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980336521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980336990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980337122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980338072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980338072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980338212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980338212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_victim_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_victim_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_victim" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980338359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980338359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_tlb_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_tlb_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_tlb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_4qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980338507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980338507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_debug nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_break nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_break\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980338984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_pib nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_im nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_im\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_ocimem nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_ocimem\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980339864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980339864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_tck nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_tck\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "nios2_sopc_NIOS2_0_cpu_debug_slave_phy" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980339997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PIO_0 nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0 " "Elaborating entity \"nios2_sopc_PIO_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pio_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PIO_KNN_RESET nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset " "Elaborating entity \"nios2_sopc_PIO_KNN_RESET\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pio_knn_reset" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_ATRIBUTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_ATRIBUTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_atributo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_PRONTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_RS232_0 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0 " "Elaborating entity \"nios2_sopc_RS232_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rs232_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity nios2_sopc_RS232_0.v(104) " "Verilog HDL or VHDL warning at nios2_sopc_RS232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980340078 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_In_Deserializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574980340094 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980340258 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980340258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/scfifo_a341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/scfifo_a341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980340597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980340597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_Out_Serializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0 nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0 " "Elaborating entity \"nios2_sopc_SDRAM_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "sdram_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0_input_efifo_module nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module " "Elaborating entity \"nios2_sopc_SDRAM_0_input_efifo_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "the_nios2_sopc_SDRAM_0_input_efifo_module" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_TIMER_0 nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0 " "Elaborating entity \"nios2_sopc_TIMER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "timer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_USB_0 nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0 " "Elaborating entity \"nios2_sopc_USB_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "usb_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_0 nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0 " "Elaborating entity \"nios2_sopc_VGA_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "VGA_Timing" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574980340982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574980340982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_BUFFER_0 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0 " "Elaborating entity \"nios2_sopc_VGA_BUFFER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980340995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341038 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980341038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_m672.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Character_Rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341134 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980341134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_0ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0 " "Elaborating entity \"nios2_sopc_VGA_PLL_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_pll_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_stdsync_sv6 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_stdsync_sv6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "stdsync2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_dffpipe_l2c nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_dffpipe_l2c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "dffpipe3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_altpll_m342 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_altpll_m342\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "sd1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_video_dual_clock_buffer_0 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"nios2_sopc_video_dual_clock_buffer_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "video_dual_clock_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980341581 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980341581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980341953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980341953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980341955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980342011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980342011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mm_interconnect_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "usb_0_avalon_usb_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_debug_mem_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_pll_0_pll_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "mmu_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "timer_1_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "po_knn_dados_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980342969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 4051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_005" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_020 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_020:router_020 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_020\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_020:router_020\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_020" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_020_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_020:router_020\|nios2_sopc_mm_interconnect_0_router_020_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_020_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_020:router_020\|nios2_sopc_mm_interconnect_0_router_020_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_020.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_limiter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980343865 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980343866 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980343866 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "crosser" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980343951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_irq_mapper nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper " "Elaborating entity \"nios2_sopc_irq_mapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "irq_mapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "knn knn:knn0 " "Elaborating entity \"knn\" for hierarchy \"knn:knn0\"" {  } { { "KNN_NIOS2.bdf" "knn0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 80 120 544 256 "knn0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980344128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_a berbert_knn.vhd(441) " "Verilog HDL or VHDL warning at berbert_knn.vhd(441): object \"int_a\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980405729 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_b berbert_knn.vhd(444) " "Verilog HDL or VHDL warning at berbert_knn.vhd(444): object \"int_b\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574980405730 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "berbert_knn.vhd(525) " "Verilog HDL or VHDL warning at berbert_knn.vhd(525): conditional expression evaluates to a constant" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 525 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1574980405747 "|KNN_NIOS2|knn:knn0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "krs_registros_treinamento " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"krs_registros_treinamento\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574980419905 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1574980424911 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574980424934 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574980426468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.28.20:33:51 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl " "2019.11.28.20:33:51 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980431498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980433889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980434109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980435939 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574980436635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld433c9774/alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980436999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980436999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980437166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980437169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980437272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437411 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980437411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980437535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980437535 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 506 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/altsyncram_m672.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 466 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 136 1120 1600 1128 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980440210 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574980440210 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574980440210 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "235 " "Inferred 235 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult155 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult155\"" {  } { { "knn/berbert_knn.vhd" "Mult155" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult154 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult154\"" {  } { { "knn/berbert_knn.vhd" "Mult154" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult169 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult169\"" {  } { { "knn/berbert_knn.vhd" "Mult169" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult168 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult168\"" {  } { { "knn/berbert_knn.vhd" "Mult168" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult141 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult141\"" {  } { { "knn/berbert_knn.vhd" "Mult141" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult140 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult140\"" {  } { { "knn/berbert_knn.vhd" "Mult140" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult127 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult127\"" {  } { { "knn/berbert_knn.vhd" "Mult127" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult126 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult126\"" {  } { { "knn/berbert_knn.vhd" "Mult126" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult183 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult183\"" {  } { { "knn/berbert_knn.vhd" "Mult183" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult182 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult182\"" {  } { { "knn/berbert_knn.vhd" "Mult182" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult197 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult197\"" {  } { { "knn/berbert_knn.vhd" "Mult197" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult196 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult196\"" {  } { { "knn/berbert_knn.vhd" "Mult196" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult113 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult113\"" {  } { { "knn/berbert_knn.vhd" "Mult113" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult112 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult112\"" {  } { { "knn/berbert_knn.vhd" "Mult112" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult99 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult99\"" {  } { { "knn/berbert_knn.vhd" "Mult99" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult98 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult98\"" {  } { { "knn/berbert_knn.vhd" "Mult98" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult211 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult211\"" {  } { { "knn/berbert_knn.vhd" "Mult211" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult210 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult210\"" {  } { { "knn/berbert_knn.vhd" "Mult210" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult85\"" {  } { { "knn/berbert_knn.vhd" "Mult85" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult84\"" {  } { { "knn/berbert_knn.vhd" "Mult84" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult71\"" {  } { { "knn/berbert_knn.vhd" "Mult71" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult70\"" {  } { { "knn/berbert_knn.vhd" "Mult70" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult57\"" {  } { { "knn/berbert_knn.vhd" "Mult57" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult56\"" {  } { { "knn/berbert_knn.vhd" "Mult56" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult43\"" {  } { { "knn/berbert_knn.vhd" "Mult43" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult42\"" {  } { { "knn/berbert_knn.vhd" "Mult42" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult29\"" {  } { { "knn/berbert_knn.vhd" "Mult29" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult28\"" {  } { { "knn/berbert_knn.vhd" "Mult28" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult15\"" {  } { { "knn/berbert_knn.vhd" "Mult15" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult14\"" {  } { { "knn/berbert_knn.vhd" "Mult14" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult1\"" {  } { { "knn/berbert_knn.vhd" "Mult1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult0\"" {  } { { "knn/berbert_knn.vhd" "Mult0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult166 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult166\"" {  } { { "knn/berbert_knn.vhd" "Mult166" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult167 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult167\"" {  } { { "knn/berbert_knn.vhd" "Mult167" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult164 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult164\"" {  } { { "knn/berbert_knn.vhd" "Mult164" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult165 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult165\"" {  } { { "knn/berbert_knn.vhd" "Mult165" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult162 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult162\"" {  } { { "knn/berbert_knn.vhd" "Mult162" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult163 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult163\"" {  } { { "knn/berbert_knn.vhd" "Mult163" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult160 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult160\"" {  } { { "knn/berbert_knn.vhd" "Mult160" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult161 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult161\"" {  } { { "knn/berbert_knn.vhd" "Mult161" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult158 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult158\"" {  } { { "knn/berbert_knn.vhd" "Mult158" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult159 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult159\"" {  } { { "knn/berbert_knn.vhd" "Mult159" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult156 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult156\"" {  } { { "knn/berbert_knn.vhd" "Mult156" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult157 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult157\"" {  } { { "knn/berbert_knn.vhd" "Mult157" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult180 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult180\"" {  } { { "knn/berbert_knn.vhd" "Mult180" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult181 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult181\"" {  } { { "knn/berbert_knn.vhd" "Mult181" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult178 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult178\"" {  } { { "knn/berbert_knn.vhd" "Mult178" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult179 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult179\"" {  } { { "knn/berbert_knn.vhd" "Mult179" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult176 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult176\"" {  } { { "knn/berbert_knn.vhd" "Mult176" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult177 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult177\"" {  } { { "knn/berbert_knn.vhd" "Mult177" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult174 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult174\"" {  } { { "knn/berbert_knn.vhd" "Mult174" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult175 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult175\"" {  } { { "knn/berbert_knn.vhd" "Mult175" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult172 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult172\"" {  } { { "knn/berbert_knn.vhd" "Mult172" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult173 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult173\"" {  } { { "knn/berbert_knn.vhd" "Mult173" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult170 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult170\"" {  } { { "knn/berbert_knn.vhd" "Mult170" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult171 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult171\"" {  } { { "knn/berbert_knn.vhd" "Mult171" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult152 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult152\"" {  } { { "knn/berbert_knn.vhd" "Mult152" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult153 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult153\"" {  } { { "knn/berbert_knn.vhd" "Mult153" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult150 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult150\"" {  } { { "knn/berbert_knn.vhd" "Mult150" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult151 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult151\"" {  } { { "knn/berbert_knn.vhd" "Mult151" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult148 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult148\"" {  } { { "knn/berbert_knn.vhd" "Mult148" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult149 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult149\"" {  } { { "knn/berbert_knn.vhd" "Mult149" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult146 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult146\"" {  } { { "knn/berbert_knn.vhd" "Mult146" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult147 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult147\"" {  } { { "knn/berbert_knn.vhd" "Mult147" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult144 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult144\"" {  } { { "knn/berbert_knn.vhd" "Mult144" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult145 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult145\"" {  } { { "knn/berbert_knn.vhd" "Mult145" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult142 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult142\"" {  } { { "knn/berbert_knn.vhd" "Mult142" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult143 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult143\"" {  } { { "knn/berbert_knn.vhd" "Mult143" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult138 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult138\"" {  } { { "knn/berbert_knn.vhd" "Mult138" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult139 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult139\"" {  } { { "knn/berbert_knn.vhd" "Mult139" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult136 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult136\"" {  } { { "knn/berbert_knn.vhd" "Mult136" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult137 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult137\"" {  } { { "knn/berbert_knn.vhd" "Mult137" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult134 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult134\"" {  } { { "knn/berbert_knn.vhd" "Mult134" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult135 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult135\"" {  } { { "knn/berbert_knn.vhd" "Mult135" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult132 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult132\"" {  } { { "knn/berbert_knn.vhd" "Mult132" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult133 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult133\"" {  } { { "knn/berbert_knn.vhd" "Mult133" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult130 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult130\"" {  } { { "knn/berbert_knn.vhd" "Mult130" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult131 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult131\"" {  } { { "knn/berbert_knn.vhd" "Mult131" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult128 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult128\"" {  } { { "knn/berbert_knn.vhd" "Mult128" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult129 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult129\"" {  } { { "knn/berbert_knn.vhd" "Mult129" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add656 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add656\"" {  } { { "knn/berbert_knn.vhd" "Add656" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add713 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add713\"" {  } { { "knn/berbert_knn.vhd" "Add713" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 56 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult194 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult194\"" {  } { { "knn/berbert_knn.vhd" "Mult194" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult195 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult195\"" {  } { { "knn/berbert_knn.vhd" "Mult195" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult192 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult192\"" {  } { { "knn/berbert_knn.vhd" "Mult192" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult193 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult193\"" {  } { { "knn/berbert_knn.vhd" "Mult193" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult190 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult190\"" {  } { { "knn/berbert_knn.vhd" "Mult190" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult191 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult191\"" {  } { { "knn/berbert_knn.vhd" "Mult191" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult188 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult188\"" {  } { { "knn/berbert_knn.vhd" "Mult188" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult189 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult189\"" {  } { { "knn/berbert_knn.vhd" "Mult189" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult186 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult186\"" {  } { { "knn/berbert_knn.vhd" "Mult186" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult187 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult187\"" {  } { { "knn/berbert_knn.vhd" "Mult187" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult184 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult184\"" {  } { { "knn/berbert_knn.vhd" "Mult184" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult185 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult185\"" {  } { { "knn/berbert_knn.vhd" "Mult185" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult208 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult208\"" {  } { { "knn/berbert_knn.vhd" "Mult208" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult209 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult209\"" {  } { { "knn/berbert_knn.vhd" "Mult209" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult206 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult206\"" {  } { { "knn/berbert_knn.vhd" "Mult206" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult207 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult207\"" {  } { { "knn/berbert_knn.vhd" "Mult207" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult204 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult204\"" {  } { { "knn/berbert_knn.vhd" "Mult204" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult205 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult205\"" {  } { { "knn/berbert_knn.vhd" "Mult205" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult202 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult202\"" {  } { { "knn/berbert_knn.vhd" "Mult202" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult203 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult203\"" {  } { { "knn/berbert_knn.vhd" "Mult203" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult200 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult200\"" {  } { { "knn/berbert_knn.vhd" "Mult200" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult201 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult201\"" {  } { { "knn/berbert_knn.vhd" "Mult201" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult198 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult198\"" {  } { { "knn/berbert_knn.vhd" "Mult198" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult199 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult199\"" {  } { { "knn/berbert_knn.vhd" "Mult199" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult124 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult124\"" {  } { { "knn/berbert_knn.vhd" "Mult124" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult125 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult125\"" {  } { { "knn/berbert_knn.vhd" "Mult125" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult122 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult122\"" {  } { { "knn/berbert_knn.vhd" "Mult122" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult123 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult123\"" {  } { { "knn/berbert_knn.vhd" "Mult123" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult120 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult120\"" {  } { { "knn/berbert_knn.vhd" "Mult120" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult121 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult121\"" {  } { { "knn/berbert_knn.vhd" "Mult121" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult118 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult118\"" {  } { { "knn/berbert_knn.vhd" "Mult118" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult119 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult119\"" {  } { { "knn/berbert_knn.vhd" "Mult119" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult116 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult116\"" {  } { { "knn/berbert_knn.vhd" "Mult116" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult117 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult117\"" {  } { { "knn/berbert_knn.vhd" "Mult117" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult114 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult114\"" {  } { { "knn/berbert_knn.vhd" "Mult114" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult115 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult115\"" {  } { { "knn/berbert_knn.vhd" "Mult115" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult110 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult110\"" {  } { { "knn/berbert_knn.vhd" "Mult110" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult111 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult111\"" {  } { { "knn/berbert_knn.vhd" "Mult111" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult108 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult108\"" {  } { { "knn/berbert_knn.vhd" "Mult108" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult109 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult109\"" {  } { { "knn/berbert_knn.vhd" "Mult109" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult106 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult106\"" {  } { { "knn/berbert_knn.vhd" "Mult106" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult107 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult107\"" {  } { { "knn/berbert_knn.vhd" "Mult107" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult104 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult104\"" {  } { { "knn/berbert_knn.vhd" "Mult104" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult105 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult105\"" {  } { { "knn/berbert_knn.vhd" "Mult105" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult102 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult102\"" {  } { { "knn/berbert_knn.vhd" "Mult102" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult103 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult103\"" {  } { { "knn/berbert_knn.vhd" "Mult103" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult100 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult100\"" {  } { { "knn/berbert_knn.vhd" "Mult100" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult101 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult101\"" {  } { { "knn/berbert_knn.vhd" "Mult101" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult222 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult222\"" {  } { { "knn/berbert_knn.vhd" "Mult222" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult223 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult223\"" {  } { { "knn/berbert_knn.vhd" "Mult223" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult220 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult220\"" {  } { { "knn/berbert_knn.vhd" "Mult220" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult221 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult221\"" {  } { { "knn/berbert_knn.vhd" "Mult221" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult218 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult218\"" {  } { { "knn/berbert_knn.vhd" "Mult218" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult219 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult219\"" {  } { { "knn/berbert_knn.vhd" "Mult219" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult216 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult216\"" {  } { { "knn/berbert_knn.vhd" "Mult216" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult217 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult217\"" {  } { { "knn/berbert_knn.vhd" "Mult217" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult214 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult214\"" {  } { { "knn/berbert_knn.vhd" "Mult214" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult215 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult215\"" {  } { { "knn/berbert_knn.vhd" "Mult215" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult212 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult212\"" {  } { { "knn/berbert_knn.vhd" "Mult212" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult213 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult213\"" {  } { { "knn/berbert_knn.vhd" "Mult213" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult96 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult96\"" {  } { { "knn/berbert_knn.vhd" "Mult96" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult97 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult97\"" {  } { { "knn/berbert_knn.vhd" "Mult97" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult94 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult94\"" {  } { { "knn/berbert_knn.vhd" "Mult94" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult95 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult95\"" {  } { { "knn/berbert_knn.vhd" "Mult95" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult92 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult92\"" {  } { { "knn/berbert_knn.vhd" "Mult92" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult93 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult93\"" {  } { { "knn/berbert_knn.vhd" "Mult93" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult90 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult90\"" {  } { { "knn/berbert_knn.vhd" "Mult90" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult91 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult91\"" {  } { { "knn/berbert_knn.vhd" "Mult91" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult88\"" {  } { { "knn/berbert_knn.vhd" "Mult88" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult89\"" {  } { { "knn/berbert_knn.vhd" "Mult89" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult86\"" {  } { { "knn/berbert_knn.vhd" "Mult86" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult87\"" {  } { { "knn/berbert_knn.vhd" "Mult87" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult82\"" {  } { { "knn/berbert_knn.vhd" "Mult82" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult83\"" {  } { { "knn/berbert_knn.vhd" "Mult83" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult80\"" {  } { { "knn/berbert_knn.vhd" "Mult80" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult81\"" {  } { { "knn/berbert_knn.vhd" "Mult81" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult78\"" {  } { { "knn/berbert_knn.vhd" "Mult78" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult79\"" {  } { { "knn/berbert_knn.vhd" "Mult79" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult76\"" {  } { { "knn/berbert_knn.vhd" "Mult76" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult77\"" {  } { { "knn/berbert_knn.vhd" "Mult77" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult74\"" {  } { { "knn/berbert_knn.vhd" "Mult74" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult75\"" {  } { { "knn/berbert_knn.vhd" "Mult75" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult72\"" {  } { { "knn/berbert_knn.vhd" "Mult72" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult73\"" {  } { { "knn/berbert_knn.vhd" "Mult73" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult68\"" {  } { { "knn/berbert_knn.vhd" "Mult68" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult69\"" {  } { { "knn/berbert_knn.vhd" "Mult69" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult66\"" {  } { { "knn/berbert_knn.vhd" "Mult66" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult67\"" {  } { { "knn/berbert_knn.vhd" "Mult67" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult64\"" {  } { { "knn/berbert_knn.vhd" "Mult64" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult65\"" {  } { { "knn/berbert_knn.vhd" "Mult65" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult62\"" {  } { { "knn/berbert_knn.vhd" "Mult62" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult63\"" {  } { { "knn/berbert_knn.vhd" "Mult63" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult60\"" {  } { { "knn/berbert_knn.vhd" "Mult60" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult61\"" {  } { { "knn/berbert_knn.vhd" "Mult61" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult58\"" {  } { { "knn/berbert_knn.vhd" "Mult58" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult59\"" {  } { { "knn/berbert_knn.vhd" "Mult59" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult54\"" {  } { { "knn/berbert_knn.vhd" "Mult54" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult55\"" {  } { { "knn/berbert_knn.vhd" "Mult55" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult52\"" {  } { { "knn/berbert_knn.vhd" "Mult52" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult53\"" {  } { { "knn/berbert_knn.vhd" "Mult53" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult50\"" {  } { { "knn/berbert_knn.vhd" "Mult50" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult51\"" {  } { { "knn/berbert_knn.vhd" "Mult51" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult48\"" {  } { { "knn/berbert_knn.vhd" "Mult48" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult49\"" {  } { { "knn/berbert_knn.vhd" "Mult49" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult46\"" {  } { { "knn/berbert_knn.vhd" "Mult46" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult47\"" {  } { { "knn/berbert_knn.vhd" "Mult47" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult44\"" {  } { { "knn/berbert_knn.vhd" "Mult44" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult45\"" {  } { { "knn/berbert_knn.vhd" "Mult45" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult40\"" {  } { { "knn/berbert_knn.vhd" "Mult40" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult41\"" {  } { { "knn/berbert_knn.vhd" "Mult41" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult38\"" {  } { { "knn/berbert_knn.vhd" "Mult38" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult39\"" {  } { { "knn/berbert_knn.vhd" "Mult39" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult36\"" {  } { { "knn/berbert_knn.vhd" "Mult36" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult37\"" {  } { { "knn/berbert_knn.vhd" "Mult37" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult34\"" {  } { { "knn/berbert_knn.vhd" "Mult34" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult35\"" {  } { { "knn/berbert_knn.vhd" "Mult35" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult32\"" {  } { { "knn/berbert_knn.vhd" "Mult32" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult33\"" {  } { { "knn/berbert_knn.vhd" "Mult33" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult30\"" {  } { { "knn/berbert_knn.vhd" "Mult30" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult31\"" {  } { { "knn/berbert_knn.vhd" "Mult31" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult26\"" {  } { { "knn/berbert_knn.vhd" "Mult26" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult27\"" {  } { { "knn/berbert_knn.vhd" "Mult27" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult24\"" {  } { { "knn/berbert_knn.vhd" "Mult24" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult25\"" {  } { { "knn/berbert_knn.vhd" "Mult25" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult22\"" {  } { { "knn/berbert_knn.vhd" "Mult22" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult23\"" {  } { { "knn/berbert_knn.vhd" "Mult23" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult20\"" {  } { { "knn/berbert_knn.vhd" "Mult20" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult21\"" {  } { { "knn/berbert_knn.vhd" "Mult21" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult18\"" {  } { { "knn/berbert_knn.vhd" "Mult18" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult19\"" {  } { { "knn/berbert_knn.vhd" "Mult19" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult16\"" {  } { { "knn/berbert_knn.vhd" "Mult16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult17\"" {  } { { "knn/berbert_knn.vhd" "Mult17" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult12\"" {  } { { "knn/berbert_knn.vhd" "Mult12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult13\"" {  } { { "knn/berbert_knn.vhd" "Mult13" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult10\"" {  } { { "knn/berbert_knn.vhd" "Mult10" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult11\"" {  } { { "knn/berbert_knn.vhd" "Mult11" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult8\"" {  } { { "knn/berbert_knn.vhd" "Mult8" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult9\"" {  } { { "knn/berbert_knn.vhd" "Mult9" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult6\"" {  } { { "knn/berbert_knn.vhd" "Mult6" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult7\"" {  } { { "knn/berbert_knn.vhd" "Mult7" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult4\"" {  } { { "knn/berbert_knn.vhd" "Mult4" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult5\"" {  } { { "knn/berbert_knn.vhd" "Mult5" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult2\"" {  } { { "knn/berbert_knn.vhd" "Mult2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 277 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult3\"" {  } { { "knn/berbert_knn.vhd" "Mult3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add657 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add657\"" {  } { { "knn/berbert_knn.vhd" "Add657" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add714 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add714\"" {  } { { "knn/berbert_knn.vhd" "Add714" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add659 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add659\"" {  } { { "knn/berbert_knn.vhd" "Add659" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add716 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add716\"" {  } { { "knn/berbert_knn.vhd" "Add716" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add661 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add661\"" {  } { { "knn/berbert_knn.vhd" "Add661" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add718 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add718\"" {  } { { "knn/berbert_knn.vhd" "Add718" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980485864 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574980485864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980485944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980485944 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980485944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980485996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980485996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980486018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486018 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980486018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980486069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980486069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_mult:Mult155 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_mult:Mult155\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980486102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_mult:Mult155 " "Instantiated megafunction \"knn:knn0\|lpm_mult:Mult155\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486102 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980486102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/mult_76t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980486154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980486154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add656 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add656\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980486854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add656 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add656\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980486854 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980486854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aui " "Found entity 1: add_sub_aui" {  } { { "db/add_sub_aui.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/add_sub_aui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980486896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980486896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add657 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add657\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980488062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add657 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add657\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488062 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980488062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dui " "Found entity 1: add_sub_dui" {  } { { "db/add_sub_dui.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/add_sub_dui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980488103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980488103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add659 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add659\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980488124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add659 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add659\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488124 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980488124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nvi " "Found entity 1: add_sub_nvi" {  } { { "db/add_sub_nvi.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/add_sub_nvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980488166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980488166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add661 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add661\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980488187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add661 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add661\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574980488187 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574980488187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574980488229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980488229 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1574980492608 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1574980492608 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1574980492974 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1574980492974 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1574980492974 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1574980492974 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1574980492974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574980493011 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset\|bidir_port knn:knn0\|sng_reset " "Converted the fan-out from the tri-state buffer \"nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset\|bidir_port\" to the node \"knn:knn0\|sng_reset\" into an OR gate" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_KNN_RESET.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574980493928 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574980493928 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 442 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 306 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 352 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8715 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11181 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11254 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11327 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11400 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11473 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11546 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11662 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7929 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7984 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8039 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8094 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 398 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11650 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8168 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8724 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6307 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 4179 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11638 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8156 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6213 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11626 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 167 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8144 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 260 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11614 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574980494298 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574980494299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 704 656 832 720 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574980556809 "|KNN_NIOS2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 1040 656 832 1056 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574980556809 "|KNN_NIOS2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574980556809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980559898 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|sng_int_total_registros\[31\] Low " "Register knn:knn0\|sng_int_total_registros\[31\] will power up to Low" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/knn/berbert_knn.vhd" 182 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574980562916 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1574980562916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "357 " "357 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574980603541 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980605504 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1574980612151 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.nios2_jtag_0_nios2_sopc_JTAG_0_alt_jtag_atlantic_raw_tck " "   1.000 jtag.bp.nios2_jtag_0_nios2_sopc_JTAG_0_alt_jtag_atlantic_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.nios2_nios2_0_cpu_the_nios2_sopc_NIOS2_0_cpu_nios2_oci_the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper_nios2_sopc_NIOS2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck " "   1.000 jtag.bp.nios2_nios2_0_cpu_the_nios2_sopc_NIOS2_0_cpu_nios2_oci_the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper_nios2_sopc_NIOS2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 knn:knn0\|sng_knn_calcular_distancia " "   1.000 knn:knn0\|sng_knn_calcular_distancia" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 knn:knn0\|sng_knn_ordenar " "   1.000 knn:knn0\|sng_knn_ordenar" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 knn:knn0\|sng_knn_ranquear " "   1.000 knn:knn0\|sng_knn_ranquear" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset\|data_dir " "   1.000 nios2_sopc:nios2\|nios2_sopc_PIO_KNN_RESET:pio_knn_reset\|data_dir" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto\|data_out " "   1.000 nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto\|data_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 nios2\|vga_pll_0\|sd1\|pll7\|clk\[0\] " "  40.000 nios2\|vga_pll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574980612151 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980612151 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980615053 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1574980624050 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980624090 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1131 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1131 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1574980635761 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:30 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:30" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980635861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980636828 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980637373 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980637770 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1574980637908 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980637910 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1574980638349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980638350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/output_files/KNN_NIOS2.map.smsg " "Generated suppressed messages file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/output_files/KNN_NIOS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980639184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574980644932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574980644932 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/02.NIOS2_SOFT_CORE+VGA+KNN/KNN_NIOS2.bdf" { { 200 -232 -64 216 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574980648665 "|KNN_NIOS2|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574980648665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61668 " "Implemented 61668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60696 " "Implemented 60696 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574980648666 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "454 " "Implemented 454 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574980648666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574980648666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1804 " "Peak virtual memory: 1804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574980648842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:37:28 2019 " "Processing ended: Thu Nov 28 19:37:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574980648842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:15 " "Elapsed time: 00:06:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574980648842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:11 " "Total CPU time (on all processors): 00:07:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574980648842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574980648842 ""}
