-- generated by newgenasym Sat Feb 14 14:28:14 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \10k_3224w_1_103e\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end \10k_3224w_1_103e\;
