

================================================================
== Vitis HLS Report for 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop'
================================================================
* Date:           Thu May 29 09:35:49 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 2 [1/1] (3.63ns)   --->   "%numReps_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %numReps" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 2 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i26 %numReps_read" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 3 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln265, i9 0" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 4 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%totalIters = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %numReps_read, i6 0" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 5 'bitconcatenate' 'totalIters' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.55ns)   --->   "%totalIters_1 = add i32 %tmp, i32 %totalIters" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 6 'add' 'totalIters_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i96 <undef>, i32 %totalIters_1" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 7 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i96 %mrv_i, i32 %totalIters" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 8 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i96 %mrv_1_i, i32 %tmp" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 9 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln265 = ret i96 %mrv_2_i" [../streamtools.h:265->../streamtools.h:720->../convlayer.h:113->../top.cpp:134]   --->   Operation 10 'ret' 'ret_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read (read          ) [ 00]
trunc_ln265  (trunc         ) [ 00]
tmp          (bitconcatenate) [ 00]
totalIters   (bitconcatenate) [ 00]
totalIters_1 (add           ) [ 00]
mrv_i        (insertvalue   ) [ 00]
mrv_1_i      (insertvalue   ) [ 00]
mrv_2_i      (insertvalue   ) [ 00]
ret_ln265    (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numReps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="numReps_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="26" slack="0"/>
<pin id="16" dir="0" index="1" bw="26" slack="0"/>
<pin id="17" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="trunc_ln265_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="26" slack="0"/>
<pin id="22" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="tmp_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="23" slack="0"/>
<pin id="27" dir="0" index="2" bw="1" slack="0"/>
<pin id="28" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="totalIters_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="26" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="totalIters/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="totalIters_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="totalIters_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mrv_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="96" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mrv_1_i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="96" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mrv_2_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="96" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="20" pin="1"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="14" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="44"><net_src comp="24" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="32" pin="3"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="40" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="46" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="32" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="24" pin="3"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop : numReps | {1 }
  - Chain level:
	State 1
		tmp : 1
		totalIters_1 : 2
		mrv_i : 3
		mrv_1_i : 4
		mrv_2_i : 5
		ret_ln265 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |    totalIters_1_fu_40   |    0    |    39   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_14 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln265_fu_20    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_24        |    0    |    0    |
|          |     totalIters_fu_32    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       mrv_i_fu_46       |    0    |    0    |
|insertvalue|      mrv_1_i_fu_52      |    0    |    0    |
|          |      mrv_2_i_fu_58      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    39   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   39   |
+-----------+--------+--------+
