

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   64.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f0130257de8d727bf4e6332a7778bc0f  /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_6N1mWR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wBLLWk"
Running: cat _ptx_wBLLWk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_70fcXN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_70fcXN --output-file  /dev/null 2> _ptx_wBLLWkinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wBLLWk _ptx2_70fcXN _ptx_wBLLWkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 24077
gpu_sim_insn = 1245376
gpu_ipc =      51.7247
gpu_tot_sim_cycle = 246861
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       5.0448
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2885
partiton_reqs_in_parallel = 529694
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.1457
partiton_reqs_in_parallel_util = 529694
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 24077
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       8.7395 GB/Sec
L2_BW_total  =       0.8524 GB/Sec
gpu_total_sim_rate=8895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16032	W0_Idle:43590	W0_Scoreboard:165891	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 6625 
averagemflatency = 2193 
max_icnt2mem_latency = 6390 
max_icnt2sh_latency = 246860 
mrq_lat_table:154 	32 	50 	97 	59 	118 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64 	7 	0 	772 	1288 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	103 	23 	23 	0 	7 	0 	0 	536 	237 	1287 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	459 	1075 	566 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	1 	2 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2007      2011      3725      3728         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      2007      2010      3726      3726         0         0         0     17005      4375     14429         0         0         0         0 
dram[2]:         0         0      2007      2011      3725     15337     17040         0     18014         0         0         0         0         0         0         0 
dram[3]:         0         0      2007      2011      3725      3726         0     15287     17005         0         0         0     22004         0         0         0 
dram[4]:         0         0      2007      2009      3725      3727     15288         0         0         0         0     13082         0         0       228       789 
dram[5]:         0         0      2007      2008      3725      3730     17002         0     16506         0         0         0     22007         0      4637      2266 
dram[6]:         0         0      2007      2008      3725      3727         0         0         0     13938     14794     17260         0         0         0     22007 
dram[7]:         0         0      2007      2008      3725      3730         0         0     10002         0         0         0         0         0         0         0 
dram[8]:         0         0     17055      2010      3725      3727         0         0         0         0     15650         0         0         0         0         0 
dram[9]:         0         0      2007      2011      3725      3730         0         0     12369         0         0         0         0         0         0         0 
dram[10]:         0         0      2007      2010      3725      3727     18446         0         0         0     14458         0         0         0         0     24064 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        6383      6434     10121     10319    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none        7229      7293     10172     10376    none      none      none        1865      3866      1012    none      none      none      none  
dram[2]:     none      none        7264      7322     10190      9482       170    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none        7013      7056     10175     10280    none         347      1009    none      none      none        1905    none      none      none  
dram[4]:     none      none        6957      7033     10195     10311      1434    none      none      none      none         352    none      none           0         0
dram[5]:     none      none        6961      7029     10200     10317       579    none         352    none      none      none        2660    none           0         0
dram[6]:     none      none        6963      7034     10498     10659    none      none      none         352       352       250    none      none      none        3089
dram[7]:     none      none        6962      7022     10043     10201    none      none        2894    none      none      none      none      none      none      none  
dram[8]:     none      none        6076      7009     10045     10197    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none        6953      7015     10082     10199    none      none        3264    none      none      none      none      none      none      none  
dram[10]:     none      none        6950      7002     10061     10190       119    none      none      none         170    none      none      none      none        3312
maximum mf latency per bank:
dram[0]:        252         0      2880      2884      2913      2965         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0      2895      2916      2917      2980         0         0         0      3730      2325      2024         0         0         0         0
dram[2]:          0         0      2909      2915      2939      5809       341         0       250         0         0         0         0         0         0         0
dram[3]:          0         0      2892      2901      2970      2987         0      1155      2019         0         0         0      3811         0         0         0
dram[4]:          0         0      2891      2906      2949      2997      2869         0         0         0         0       352         0         0         0         0
dram[5]:          0         0      2887      2899      2954      3002      1159         0       352         0         0         0      5321         0         0         0
dram[6]:          0         0      2891      2897      2920      2975         0         0         0       352       352       250         0         0         0      6178
dram[7]:          0         0      2886      2896      2919      2959         0         0      2894         0         0         0         0         0         0         0
dram[8]:          0         0      4095      2894      2915      2969         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0      2882      2894      2930      2964         0         0      2354         0         0         0         0         0         0         0
dram[10]:          0         0      2883      2891      2914      2953       239         0         0         0       341         0         0         0         0      6625
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44513 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.008411
n_activity=440 dram_eff=0.8545
bk0: 4a 44688i bk1: 0a 44707i bk2: 32a 44633i bk3: 32a 44583i bk4: 60a 44554i bk5: 60a 44443i bk6: 0a 44704i bk7: 0a 44705i bk8: 0a 44705i bk9: 0a 44705i bk10: 0a 44706i bk11: 0a 44706i bk12: 0a 44706i bk13: 0a 44706i bk14: 0a 44706i bk15: 0a 44706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0459446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44495 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.009037
n_activity=572 dram_eff=0.7063
bk0: 0a 44707i bk1: 0a 44708i bk2: 32a 44632i bk3: 32a 44576i bk4: 60a 44534i bk5: 60a 44424i bk6: 0a 44707i bk7: 0a 44707i bk8: 0a 44707i bk9: 4a 44681i bk10: 8a 44655i bk11: 4a 44678i bk12: 0a 44704i bk13: 0a 44704i bk14: 0a 44705i bk15: 0a 44705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.052342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44500 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.008858
n_activity=532 dram_eff=0.7444
bk0: 0a 44707i bk1: 0a 44708i bk2: 32a 44633i bk3: 32a 44578i bk4: 60a 44536i bk5: 64a 44388i bk6: 4a 44679i bk7: 0a 44704i bk8: 4a 44685i bk9: 0a 44704i bk10: 0a 44705i bk11: 0a 44706i bk12: 0a 44706i bk13: 0a 44706i bk14: 0a 44706i bk15: 0a 44707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0493446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44487 n_act=7 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.009484
n_activity=565 dram_eff=0.7504
bk0: 0a 44707i bk1: 0a 44708i bk2: 36a 44624i bk3: 36a 44568i bk4: 60a 44537i bk5: 60a 44423i bk6: 0a 44705i bk7: 8a 44662i bk8: 4a 44679i bk9: 0a 44703i bk10: 0a 44706i bk11: 0a 44706i bk12: 4a 44681i bk13: 0a 44706i bk14: 0a 44706i bk15: 0a 44706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0442446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44489 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.00935
n_activity=576 dram_eff=0.7257
bk0: 0a 44705i bk1: 0a 44709i bk2: 36a 44626i bk3: 36a 44562i bk4: 60a 44537i bk5: 60a 44426i bk6: 4a 44679i bk7: 0a 44705i bk8: 0a 44705i bk9: 0a 44705i bk10: 0a 44706i bk11: 4a 44686i bk12: 0a 44704i bk13: 0a 44706i bk14: 4a 44686i bk15: 4a 44685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0464367
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44483 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.009574
n_activity=616 dram_eff=0.6948
bk0: 0a 44703i bk1: 0a 44706i bk2: 36a 44624i bk3: 36a 44562i bk4: 60a 44541i bk5: 60a 44432i bk6: 4a 44680i bk7: 0a 44704i bk8: 4a 44687i bk9: 0a 44706i bk10: 0a 44707i bk11: 0a 44707i bk12: 4a 44681i bk13: 0a 44705i bk14: 4a 44685i bk15: 4a 44684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0512683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44497 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.008992
n_activity=560 dram_eff=0.7179
bk0: 0a 44706i bk1: 0a 44707i bk2: 36a 44623i bk3: 36a 44566i bk4: 56a 44541i bk5: 56a 44442i bk6: 0a 44705i bk7: 0a 44706i bk8: 0a 44706i bk9: 4a 44686i bk10: 4a 44686i bk11: 4a 44686i bk12: 0a 44705i bk13: 0a 44706i bk14: 0a 44706i bk15: 4a 44681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0454749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44513 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.008411
n_activity=440 dram_eff=0.8545
bk0: 0a 44707i bk1: 0a 44708i bk2: 36a 44625i bk3: 36a 44561i bk4: 56a 44545i bk5: 56a 44448i bk6: 0a 44705i bk7: 0a 44705i bk8: 4a 44686i bk9: 0a 44704i bk10: 0a 44705i bk11: 0a 44705i bk12: 0a 44705i bk13: 0a 44705i bk14: 0a 44706i bk15: 0a 44706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0411802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44506 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.008634
n_activity=492 dram_eff=0.7846
bk0: 0a 44707i bk1: 0a 44709i bk2: 40a 44587i bk3: 36a 44569i bk4: 56a 44548i bk5: 56a 44442i bk6: 0a 44704i bk7: 0a 44705i bk8: 0a 44705i bk9: 0a 44705i bk10: 4a 44687i bk11: 0a 44705i bk12: 0a 44706i bk13: 0a 44706i bk14: 0a 44706i bk15: 0a 44706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0378696
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44513 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.008411
n_activity=440 dram_eff=0.8545
bk0: 0a 44707i bk1: 0a 44708i bk2: 36a 44625i bk3: 36a 44568i bk4: 56a 44552i bk5: 56a 44447i bk6: 0a 44705i bk7: 0a 44705i bk8: 4a 44686i bk9: 0a 44704i bk10: 0a 44705i bk11: 0a 44705i bk12: 0a 44705i bk13: 0a 44705i bk14: 0a 44706i bk15: 0a 44706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0404867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc02d3280, atomic=0 1 entries : 0x7faab6fbee40 :  mf: uid= 50823, sid01:w00, part=10, addr=0xc02d32a0, load , size=32, unknown  status = IN_PARTITION_DRAM (246860), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44706 n_nop=44501 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.008858
n_activity=503 dram_eff=0.7873
bk0: 0a 44705i bk1: 0a 44708i bk2: 36a 44624i bk3: 36a 44570i bk4: 56a 44545i bk5: 56a 44442i bk6: 4a 44679i bk7: 0a 44705i bk8: 0a 44705i bk9: 0a 44706i bk10: 4a 44681i bk11: 0a 44705i bk12: 0a 44705i bk13: 0a 44706i bk14: 0a 44706i bk15: 3a 44682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0393907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.6809
	minimum = 6
	maximum = 110
Network latency average = 20.1252
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.5912
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00184416
	minimum = 0.00141219 (at node 0)
	maximum = 0.00265825 (at node 1)
Accepted packet rate average = 0.00184416
	minimum = 0.00141219 (at node 0)
	maximum = 0.00265825 (at node 1)
Injected flit rate average = 0.00288378
	minimum = 0.00141219 (at node 0)
	maximum = 0.00693637 (at node 37)
Accepted flit rate average= 0.00288378
	minimum = 0.00191062 (at node 29)
	maximum = 0.00523343 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6809 (1 samples)
	minimum = 6 (1 samples)
	maximum = 110 (1 samples)
Network latency average = 20.1252 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.5912 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00184416 (1 samples)
	minimum = 0.00141219 (1 samples)
	maximum = 0.00265825 (1 samples)
Accepted packet rate average = 0.00184416 (1 samples)
	minimum = 0.00141219 (1 samples)
	maximum = 0.00265825 (1 samples)
Injected flit rate average = 0.00288378 (1 samples)
	minimum = 0.00141219 (1 samples)
	maximum = 0.00693637 (1 samples)
Accepted flit rate average = 0.00288378 (1 samples)
	minimum = 0.00191062 (1 samples)
	maximum = 0.00523343 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 8895 (inst/sec)
gpgpu_simulation_rate = 1763 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1982
gpu_sim_insn = 1114192
gpu_ipc =     562.1554
gpu_tot_sim_cycle = 470993
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       5.0098
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8083
partiton_reqs_in_parallel = 43368
partiton_reqs_in_parallel_total    = 529694
partiton_level_parallism =      21.8809
partiton_level_parallism_total  =       1.2167
partiton_reqs_in_parallel_util = 43368
partiton_reqs_in_parallel_util_total    = 529694
gpu_sim_cycle_parition_util = 1982
gpu_tot_sim_cycle_parition_util    = 24077
partiton_level_parallism_util =      21.8809
partiton_level_parallism_util_total  =      21.9909
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     102.1486 GB/Sec
L2_BW_total  =       0.8766 GB/Sec
gpu_total_sim_rate=13879

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 546
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20492	W0_Idle:67327	W0_Scoreboard:193322	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 6625 
averagemflatency = 1359 
max_icnt2mem_latency = 6390 
max_icnt2sh_latency = 470992 
mrq_lat_table:374 	75 	90 	129 	84 	210 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	281 	1855 	15 	772 	1288 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	483 	118 	96 	0 	1558 	37 	0 	536 	237 	1287 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	796 	1590 	1634 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	3 	1 	2 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2007      2011      3725      3728      1007      1007      1022      1023         0         0         0         0         0         0 
dram[1]:         0         0      2007      2010      3726      3726       970       973      1032     17005      4375     14429         0         0         0         0 
dram[2]:         0         0      2007      2011      3725     15337     17040       981     18014       993         0         0         0         0         0         0 
dram[3]:         0         0      2007      2011      3725      3726       981     15287     17005      1000         0         0     22004         0         0         0 
dram[4]:         0         0      2007      2009      3725      3727     15288       973       976       980         0     13082         0         0       228       789 
dram[5]:         0         0      2007      2008      3725      3730     17002       982     16506      1036         0         0     22007         0      4637      2266 
dram[6]:         0         0      2007      2008      3725      3727       994       998      1035     13938     14794     17260         0         0       292     22007 
dram[7]:         0         0      2007      2008      3725      3730       987       991     10002      1049         0         0         0         0         0         0 
dram[8]:         0         0     17055      2010      3725      3727       973       976      1035      1039     15650         0      1595         0         0         0 
dram[9]:         0         0      2007      2011      3725      3730       981       973     12369      1038         0         0         0         0         0         0 
dram[10]:         0         0      2007      2010      3725      3727     18446       988      1038      1042     14458         0         0         0         0     24064 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        6383      6463      9595      9774      1403      1662      1484      1460    none      none      none      none      none      none  
dram[1]:     none      none        7258      7293      9620      9804      1356      1564      1390      1720      3866      1012    none      none      none      none  
dram[2]:     none      none        7264      7322      9660      9030      1276      1487      1165      1373    none      none      none      none      none      none  
dram[3]:     none      none        7013      7056      9634      9712      1389      1333      1360      1344    none      none        1905    none      none      none  
dram[4]:     none      none        6957      7033      9651      9747      1437      1458      1262      1302    none         584    none      none           0         0
dram[5]:     none      none        6961      7029      9646      9750      1350      1410      1315      1487    none      none        2660    none           0         0
dram[6]:     none      none        6963      7034      9350      9479      1400      1568      1487      1336       584       482    none      none           0      2059
dram[7]:     none      none        6988      7022      8948      9077      1326      1470      1662      1400    none      none      none      none      none      none  
dram[8]:     none      none        6076      7009      8959      9089      1383      1411      1436      1339       584    none         242    none      none      none  
dram[9]:     none      none        6953      7015      9002      9118      1351      1434      1762      1330    none      none      none      none      none      none  
dram[10]:     none      none        6975      7002      8989      9097      1279      1507      1460      1420       170    none      none      none      none        3312
maximum mf latency per bank:
dram[0]:        252         0      2880      2884      2913      2965       440       488       489       522         0         0         0         0         0         0
dram[1]:          0         0      2895      2916      2917      2980       425       497       468      3730      2325      2024         0         0         0         0
dram[2]:          0         0      2909      2915      2939      5809       418       476       467       534         0         0         0         0         0         0
dram[3]:          0         0      2892      2901      2970      2987       448      1155      2019       482         0         0      3811         0         0         0
dram[4]:          0         0      2891      2906      2949      2997      2869       474       432       434         0       352         0         0         0         0
dram[5]:          0         0      2887      2899      2954      3002      1159       453       508       523         0         0      5321         0         0         0
dram[6]:          0         0      2891      2897      2920      2975       424       453       498       511       352       250         0         0         0      6178
dram[7]:          0         0      2886      2896      2919      2959       400       447      2894       503         0         0         0         0         0         0
dram[8]:          0         0      4095      2894      2915      2969       457       459       522       508       352         0       253         0         0         0
dram[9]:          0         0      2882      2894      2930      2964       431       460      2354       484         0         0         0         0         0         0
dram[10]:          0         0      2883      2891      2914      2953       428       466       504       502       341         0         0         0         0      6625
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=48004 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.01538
n_activity=850 dram_eff=0.8753
bk0: 4a 48367i bk1: 0a 48386i bk2: 32a 48312i bk3: 32a 48262i bk4: 64a 48225i bk5: 64a 48116i bk6: 64a 48207i bk7: 64a 48069i bk8: 24a 48066i bk9: 24a 48041i bk10: 0a 48383i bk11: 0a 48385i bk12: 0a 48385i bk13: 0a 48385i bk14: 0a 48385i bk15: 0a 48385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47991 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.01579
n_activity=1009 dram_eff=0.7572
bk0: 0a 48385i bk1: 0a 48388i bk2: 32a 48313i bk3: 32a 48257i bk4: 64a 48207i bk5: 64a 48098i bk6: 64a 48218i bk7: 64a 48104i bk8: 24a 48127i bk9: 24a 48087i bk10: 8a 48332i bk11: 4a 48355i bk12: 0a 48382i bk13: 0a 48382i bk14: 0a 48383i bk15: 0a 48383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0903586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47995 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.01562
n_activity=940 dram_eff=0.8043
bk0: 0a 48386i bk1: 0a 48387i bk2: 32a 48313i bk3: 32a 48258i bk4: 64a 48165i bk5: 68a 48014i bk6: 64a 48206i bk7: 64a 48112i bk8: 28a 48082i bk9: 24a 48063i bk10: 0a 48383i bk11: 0a 48385i bk12: 0a 48385i bk13: 0a 48385i bk14: 0a 48385i bk15: 0a 48386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0779994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47992 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.01587
n_activity=962 dram_eff=0.7983
bk0: 0a 48387i bk1: 0a 48388i bk2: 36a 48304i bk3: 36a 48248i bk4: 64a 48166i bk5: 64a 48096i bk6: 64a 48211i bk7: 64a 48062i bk8: 24a 48100i bk9: 24a 48098i bk10: 0a 48383i bk11: 0a 48383i bk12: 4a 48359i bk13: 0a 48384i bk14: 0a 48384i bk15: 0a 48386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.069195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47985 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.01608
n_activity=979 dram_eff=0.7947
bk0: 0a 48384i bk1: 0a 48388i bk2: 36a 48305i bk3: 36a 48241i bk4: 64a 48206i bk5: 64a 48095i bk6: 64a 48181i bk7: 64a 48096i bk8: 24a 48192i bk9: 24a 48130i bk10: 0a 48385i bk11: 4a 48365i bk12: 0a 48383i bk13: 0a 48385i bk14: 4a 48365i bk15: 4a 48364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0676656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47980 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.01629
n_activity=1012 dram_eff=0.7787
bk0: 0a 48382i bk1: 0a 48386i bk2: 36a 48304i bk3: 36a 48242i bk4: 64a 48213i bk5: 64a 48105i bk6: 64a 48215i bk7: 64a 48103i bk8: 28a 48050i bk9: 24a 48129i bk10: 0a 48384i bk11: 0a 48384i bk12: 4a 48358i bk13: 0a 48382i bk14: 4a 48363i bk15: 4a 48363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0761393
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47970 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.01658
n_activity=1044 dram_eff=0.7682
bk0: 0a 48383i bk1: 0a 48384i bk2: 36a 48304i bk3: 36a 48247i bk4: 64a 48207i bk5: 64a 48107i bk6: 64a 48205i bk7: 64a 48077i bk8: 24a 48098i bk9: 28a 48062i bk10: 4a 48363i bk11: 4a 48363i bk12: 0a 48383i bk13: 0a 48384i bk14: 4a 48367i bk15: 8a 48267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0985429
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47997 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.01571
n_activity=888 dram_eff=0.8559
bk0: 0a 48386i bk1: 0a 48387i bk2: 36a 48304i bk3: 36a 48240i bk4: 64a 48211i bk5: 64a 48112i bk6: 64a 48225i bk7: 64a 48077i bk8: 28a 48118i bk9: 24a 48122i bk10: 0a 48383i bk11: 0a 48383i bk12: 0a 48383i bk13: 0a 48383i bk14: 0a 48385i bk15: 0a 48385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0812028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47978 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.01633
n_activity=997 dram_eff=0.7924
bk0: 0a 48385i bk1: 0a 48387i bk2: 40a 48265i bk3: 36a 48247i bk4: 64a 48211i bk5: 64a 48098i bk6: 64a 48219i bk7: 64a 48083i bk8: 24a 48140i bk9: 24a 48134i bk10: 4a 48365i bk11: 0a 48384i bk12: 4a 48341i bk13: 0a 48384i bk14: 0a 48384i bk15: 0a 48384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0633047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=48003 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.01538
n_activity=870 dram_eff=0.8552
bk0: 0a 48386i bk1: 0a 48387i bk2: 36a 48304i bk3: 36a 48247i bk4: 64a 48218i bk5: 64a 48112i bk6: 64a 48198i bk7: 64a 48069i bk8: 24a 48132i bk9: 20a 48136i bk10: 0a 48381i bk11: 0a 48383i bk12: 0a 48383i bk13: 0a 48383i bk14: 0a 48384i bk15: 0a 48384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0681823
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48385 n_nop=47996 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.01567
n_activity=922 dram_eff=0.8221
bk0: 0a 48384i bk1: 0a 48387i bk2: 36a 48304i bk3: 36a 48250i bk4: 64a 48198i bk5: 64a 48093i bk6: 64a 48205i bk7: 64a 48085i bk8: 20a 48139i bk9: 20a 48133i bk10: 4a 48357i bk11: 0a 48382i bk12: 0a 48382i bk13: 0a 48383i bk14: 0a 48385i bk15: 4a 48359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0631601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.5199
	minimum = 6
	maximum = 89
Network latency average = 15.8436
	minimum = 6
	maximum = 62
Slowest packet = 4441
Flit latency average = 16.4813
	minimum = 6
	maximum = 61
Slowest flit = 13379
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0215649
	minimum = 0.0166583 (at node 0)
	maximum = 0.0318021 (at node 41)
Accepted packet rate average = 0.0215649
	minimum = 0.0166583 (at node 0)
	maximum = 0.0318021 (at node 41)
Injected flit rate average = 0.0331954
	minimum = 0.0166583 (at node 0)
	maximum = 0.0843009 (at node 41)
Accepted flit rate average= 0.0331954
	minimum = 0.0232206 (at node 33)
	maximum = 0.0530035 (at node 10)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6004 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99.5 (2 samples)
Network latency average = 17.9844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61.5 (2 samples)
Flit latency average = 17.0363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0117045 (2 samples)
	minimum = 0.00903522 (2 samples)
	maximum = 0.0172302 (2 samples)
Accepted packet rate average = 0.0117045 (2 samples)
	minimum = 0.00903522 (2 samples)
	maximum = 0.0172302 (2 samples)
Injected flit rate average = 0.0180396 (2 samples)
	minimum = 0.00903522 (2 samples)
	maximum = 0.0456186 (2 samples)
Accepted flit rate average = 0.0180396 (2 samples)
	minimum = 0.0125656 (2 samples)
	maximum = 0.0291185 (2 samples)
Injected packet size average = 1.54125 (2 samples)
Accepted packet size average = 1.54125 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 13879 (inst/sec)
gpgpu_simulation_rate = 2770 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 67982
gpu_sim_insn = 1246472
gpu_ipc =      18.3353
gpu_tot_sim_cycle = 762393
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       4.7299
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8083
partiton_reqs_in_parallel = 1495604
partiton_reqs_in_parallel_total    = 573062
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7134
partiton_reqs_in_parallel_util = 1495604
partiton_reqs_in_parallel_util_total    = 573062
gpu_sim_cycle_parition_util = 67982
gpu_tot_sim_cycle_parition_util    = 26059
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9975
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       3.3908 GB/Sec
L2_BW_total  =       0.8439 GB/Sec
gpu_total_sim_rate=12787

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0825
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60910
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 546
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26477	W0_Idle:404657	W0_Scoreboard:532880	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 914 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 762392 
mrq_lat_table:490 	79 	103 	152 	84 	210 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2602 	1942 	15 	773 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2498 	137 	96 	0 	1940 	37 	0 	536 	238 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3074 	1632 	1634 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	10 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      2007     25538     27199     31936      1007      1007      1022      1023         0     27321         0         0     33069         0 
dram[1]:     66572     31901      2007     34504      3726      3726       970       973      1032     17005      4375     15335         0         0         0         0 
dram[2]:     30290         0     61343      2011      3725     15337     17040     16780     42262       993     18752     22710         0         0         0         0 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1000     20491     20636     22004     23650      1728         0 
dram[4]:         0         0      2007     31617      3725      3727     15288       973     40335       980     39840     13082     48325         0       228       789 
dram[5]:         0         0      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007         0      4637      2266 
dram[6]:         0         0     22499      2008      3725      3727       994       998      1035     49090     14794     17260         0         0       292     31946 
dram[7]:     67308         0     18147      2008      3725      3730       987      7850     10002      1049     31382     37365         0         0         0     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973       976      1035     32912     15650     19634     24539         0     65676     65589 
dram[9]:         0     27841     63382     62190      3725      3730       981       973     12369      1038     64868     30524     61611     41821         0         0 
dram[10]:     15817     24301     24977      2010      3725      3727     18446       988      1038      1042     19830     63877         0         0         0     24064 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        6909      5820     11073      9206      1448      1699      1484      1460    none         352    none      none         900    none  
dram[1]:        170       170      7828      9188     10160     10345      1371      1586      1390      1428      2105      1088    none      none      none      none  
dram[2]:        170    none        6326      7908     10226      9561      1290      2385       932      1259       265       169    none      none      none      none  
dram[3]:        170       170      6264      6280      9053     10242      1411      1333      1175      1094       464      9066      2606       169      2999    none  
dram[4]:     none      none        7517      5320     10192     10019      1465      1480      1909      1079       233       584       170    none           0         0
dram[5]:     none      none        7490      7557     10201     10291      1364      1410      1100      1188       352       349      2906    none           0         0
dram[6]:     none      none        6179      7581      9833      9961      1400      1568      1343      1121       468       276    none      none           0      1481
dram[7]:        170    none        6245      7603      9456      9572      1355      1965      1513      1249       352       235    none      none      none       46011
dram[8]:        170      4525      6662      6241      9481      9604      1383      1411      1280      1076       584       352       226    none         380       170
dram[9]:     none         170      6180      6221      9549      9683      1365      1463      1766      1330       250       313     46264       187    none      none  
dram[10]:      16770     19779      7034      7528      9525      9618      1293      1522      1412      1241       456       170    none      none      none        4394
maximum mf latency per bank:
dram[0]:        252         0      2880      4895     25104      2965       440       488       489       522         0       352         0         0       250         0
dram[1]:        341       341      2895     37443      2917      2980       425       497       468      3730      2325      2024         0         0         0         0
dram[2]:        341         0      2909      2915      2939      5809       418     15729       467       534       358       341         0         0         0         0
dram[3]:        341       341      2892      2901      2970      2987       448      1155      2019       482       352     16995      3811       341      1306         0
dram[4]:          0         0      2891      2906      2949      4992      2869       474      8091       434       359       352       341         0         0         0
dram[5]:          0         0      2887      2899      2954      3002      1159       453       508       523       352       352      5321         0         0         0
dram[6]:          0         0      2891      2897      2920      2975       424       453       498       511       352       347         0         0         0      6178
dram[7]:        341         0      2886      2896      2919      2959       400      8053      2894       503       352       345         0         0         0     45491
dram[8]:        341      2835      4095      2894      2915      2969       457       459       522       508       352       352       347         0       250       341
dram[9]:          0       341      2882      2894      2930      2964       431       460      2354       484       250       346     45484       341         0         0
dram[10]:      14816     18479     14714      2891      2914      2953       428       466       504       502       359       341         0         0         0     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174199 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.004559
n_activity=1138 dram_eff=0.6995
bk0: 4a 174598i bk1: 0a 174617i bk2: 32a 174545i bk3: 40a 174426i bk4: 68a 174423i bk5: 68a 174307i bk6: 64a 174437i bk7: 64a 174299i bk8: 24a 174297i bk9: 24a 174272i bk10: 0a 174614i bk11: 4a 174596i bk12: 0a 174615i bk13: 0a 174617i bk14: 4a 174597i bk15: 0a 174615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0288462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174175 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.004822
n_activity=1317 dram_eff=0.6393
bk0: 4a 174592i bk1: 4a 174593i bk2: 32a 174543i bk3: 40a 174418i bk4: 64a 174435i bk5: 64a 174327i bk6: 64a 174448i bk7: 64a 174335i bk8: 24a 174359i bk9: 32a 174305i bk10: 16a 174550i bk11: 8a 174555i bk12: 0a 174612i bk13: 0a 174614i bk14: 0a 174615i bk15: 0a 174615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0252096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174154 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.005005
n_activity=1432 dram_eff=0.6103
bk0: 4a 174592i bk1: 0a 174617i bk2: 36a 174507i bk3: 32a 174491i bk4: 64a 174398i bk5: 68a 174248i bk6: 64a 174440i bk7: 68a 174314i bk8: 36a 174245i bk9: 28a 174286i bk10: 20a 174524i bk11: 8a 174569i bk12: 0a 174610i bk13: 0a 174613i bk14: 0a 174615i bk15: 0a 174617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0219224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02eac00, atomic=0 1 entries : 0x7faab5ba0890 :  mf: uid=133260, sid03:w08, part=3, addr=0xc02eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (762392), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174140 n_act=19 n_pre=4 n_req=122 n_rd=442 n_write=11 bw_util=0.005189
n_activity=1511 dram_eff=0.5996
bk0: 4a 174593i bk1: 4a 174592i bk2: 38a 174500i bk3: 40a 174439i bk4: 68a 174358i bk5: 64a 174324i bk6: 64a 174443i bk7: 64a 174294i bk8: 32a 174318i bk9: 32a 174316i bk10: 8a 174590i bk11: 8a 174564i bk12: 4a 174589i bk13: 8a 174572i bk14: 4a 174595i bk15: 0a 174616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0195858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174159 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.004971
n_activity=1384 dram_eff=0.6272
bk0: 0a 174615i bk1: 0a 174619i bk2: 36a 174536i bk3: 44a 174418i bk4: 64a 174438i bk5: 68a 174295i bk6: 64a 174412i bk7: 64a 174328i bk8: 32a 174355i bk9: 32a 174346i bk10: 8a 174558i bk11: 4a 174594i bk12: 4a 174587i bk13: 0a 174615i bk14: 4a 174595i bk15: 4a 174595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0190246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174182 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.004799
n_activity=1198 dram_eff=0.6995
bk0: 0a 174613i bk1: 0a 174617i bk2: 36a 174535i bk3: 36a 174473i bk4: 64a 174444i bk5: 64a 174336i bk6: 64a 174447i bk7: 64a 174335i bk8: 36a 174269i bk9: 28a 174325i bk10: 4a 174596i bk11: 8a 174587i bk12: 4a 174587i bk13: 0a 174611i bk14: 4a 174592i bk15: 4a 174593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0212008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174161 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.004959
n_activity=1306 dram_eff=0.6631
bk0: 0a 174612i bk1: 0a 174613i bk2: 40a 174499i bk3: 36a 174478i bk4: 64a 174438i bk5: 64a 174338i bk6: 64a 174437i bk7: 64a 174309i bk8: 28a 174323i bk9: 32a 174257i bk10: 12a 174580i bk11: 8a 174556i bk12: 0a 174612i bk13: 0a 174614i bk14: 4a 174598i bk15: 12a 174460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.027718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174175 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.004845
n_activity=1258 dram_eff=0.6725
bk0: 4a 174591i bk1: 0a 174617i bk2: 40a 174497i bk3: 36a 174470i bk4: 64a 174441i bk5: 64a 174344i bk6: 64a 174457i bk7: 68a 174277i bk8: 32a 174341i bk9: 28a 174346i bk10: 4a 174595i bk11: 12a 174550i bk12: 0a 174613i bk13: 0a 174614i bk14: 0a 174616i bk15: 4a 174597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0226726
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174157 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.004994
n_activity=1371 dram_eff=0.636
bk0: 4a 174588i bk1: 4a 174594i bk2: 40a 174491i bk3: 40a 174437i bk4: 64a 174440i bk5: 64a 174330i bk6: 64a 174452i bk7: 64a 174316i bk8: 28a 174366i bk9: 28a 174329i bk10: 4a 174598i bk11: 4a 174597i bk12: 8a 174536i bk13: 0a 174616i bk14: 4a 174596i bk15: 4a 174588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0179193
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174170 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.004868
n_activity=1309 dram_eff=0.6494
bk0: 0a 174617i bk1: 4a 174592i bk2: 40a 174496i bk3: 40a 174437i bk4: 64a 174445i bk5: 64a 174341i bk6: 64a 174429i bk7: 64a 174302i bk8: 28a 174358i bk9: 20a 174369i bk10: 4a 174596i bk11: 12a 174583i bk12: 4a 174596i bk13: 12a 174539i bk14: 0a 174612i bk15: 0a 174613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0191735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174616 n_nop=174164 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.004937
n_activity=1334 dram_eff=0.6462
bk0: 4a 174594i bk1: 4a 174596i bk2: 44a 174489i bk3: 36a 174478i bk4: 64a 174427i bk5: 64a 174324i bk6: 64a 174436i bk7: 64a 174316i bk8: 24a 174364i bk9: 24a 174358i bk10: 12a 174551i bk11: 4a 174589i bk12: 0a 174613i bk13: 0a 174615i bk14: 0a 174617i bk15: 16a 174506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0177475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 305, Miss = 53, Miss_rate = 0.174, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.26645
	minimum = 6
	maximum = 18
Network latency average = 7.26501
	minimum = 6
	maximum = 18
Slowest packet = 8783
Flit latency average = 6.83921
	minimum = 6
	maximum = 17
Slowest flit = 17799
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000715489
	minimum = 0.000470716 (at node 0)
	maximum = 0.00114737 (at node 12)
Accepted packet rate average = 0.000715489
	minimum = 0.000470716 (at node 0)
	maximum = 0.00114737 (at node 12)
Injected flit rate average = 0.00107676
	minimum = 0.000470716 (at node 0)
	maximum = 0.00197848 (at node 48)
Accepted flit rate average= 0.00107676
	minimum = 0.000735494 (at node 30)
	maximum = 0.00216235 (at node 12)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1557 (3 samples)
	minimum = 6 (3 samples)
	maximum = 72.3333 (3 samples)
Network latency average = 14.4113 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47 (3 samples)
Flit latency average = 13.6372 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00804151 (3 samples)
	minimum = 0.00618039 (3 samples)
	maximum = 0.0118692 (3 samples)
Accepted packet rate average = 0.00804151 (3 samples)
	minimum = 0.00618039 (3 samples)
	maximum = 0.0118692 (3 samples)
Injected flit rate average = 0.0123853 (3 samples)
	minimum = 0.00618039 (3 samples)
	maximum = 0.0310719 (3 samples)
Accepted flit rate average = 0.0123853 (3 samples)
	minimum = 0.00862224 (3 samples)
	maximum = 0.0201331 (3 samples)
Injected packet size average = 1.54017 (3 samples)
Accepted packet size average = 1.54017 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 42 sec (282 sec)
gpgpu_simulation_rate = 12787 (inst/sec)
gpgpu_simulation_rate = 2703 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1316
gpu_sim_insn = 1114592
gpu_ipc =     846.9544
gpu_tot_sim_cycle = 985859
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.7883
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8090
partiton_reqs_in_parallel = 28952
partiton_reqs_in_parallel_total    = 2068666
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.1277
partiton_reqs_in_parallel_util = 28952
partiton_reqs_in_parallel_util_total    = 2068666
gpu_sim_cycle_parition_util = 1316
gpu_tot_sim_cycle_parition_util    = 94041
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9975
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     160.7583 GB/Sec
L2_BW_total  =       0.8672 GB/Sec
gpu_total_sim_rate=15277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5474
	L1I_total_cache_miss_rate = 0.0629
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81620
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 546
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30828	W0_Idle:413151	W0_Scoreboard:547087	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 728 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 985858 
mrq_lat_table:490 	79 	103 	152 	84 	210 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4834 	1942 	15 	773 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4330 	256 	96 	0 	2221 	37 	0 	536 	238 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4789 	1957 	1642 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	10 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      2007     25538     27199     31936      1007      1007      1022      1023         0     27321         0         0     33069         0 
dram[1]:     66572     31901      2007     34504      3726      3726       970       973      1032     17005      4375     15335         0         0         0         0 
dram[2]:     30290         0     61343      2011      3725     15337     17040     16780     42262       993     18752     22710         0         0         0         0 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1000     20491     20636     22004     23650      1728         0 
dram[4]:         0         0      2007     31617      3725      3727     15288       973     40335       980     39840     13082     48325         0       228       789 
dram[5]:         0         0      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007         0      4637      2266 
dram[6]:         0         0     22499      2008      3725      3727       994       998      1035     49090     14794     17260         0         0       292     31946 
dram[7]:     67308         0     18147      2008      3725      3730       987      7850     10002      1049     31382     37365         0         0         0     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973       976      1035     32912     15650     19634     24539         0     65676     65589 
dram[9]:         0     27841     63382     62190      3725      3730       981       973     12369      1038     64868     30524     61611     41821         0         0 
dram[10]:     15817     24301     24977      2010      3725      3727     18446       988      1038      1042     19830     63877         0         0         0     24064 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        6909      5820     11161      9235      2009      2253      2216      2192    none         584    none      none         900    none  
dram[1]:        170       170      7857      9188     10208     10422      1906      2132      2049      1922      2196      1165    none      none      none      none  
dram[2]:        170    none        6339      7908     10268      9597      1797      2886      1364      1861       364       169    none      none      none      none  
dram[3]:        170       170      6264      6280      9091     10313      1963      1809      1671      1636       812      9182      2606       169      2999    none  
dram[4]:     none      none        7517      5338     10263     10051      1981      2028      2349      1638       310       584       170    none           0         0
dram[5]:     none      none        7490      7557     10234     10338      1870      1943      1638      1753       584       581      2906    none           0         0
dram[6]:     none      none        6179      7633      9927     10041      1932      2098      2019      1652       666       276    none      none           0      1481
dram[7]:        170    none        6266      7629      9560      9638      1898      2467      2104      1907       584       326    none      none      none       46011
dram[8]:        170      4525      6705      6274      9593      9686      1912      1940      1864      1588       584       584       896    none         380       170
dram[9]:     none         170      6180      6263      9631      9757      1908      2013      2217      1934       482       545     46264       187    none      none  
dram[10]:      16770     19779      7073      7528      9599      9713      1803      2065      2142      1924       572       170    none      none      none        4394
maximum mf latency per bank:
dram[0]:        252         0      2880      4895     25104      2965       440       488       489       522         0       352         0         0       250         0
dram[1]:        341       341      2895     37443      2917      2980       425       497       468      3730      2325      2024         0         0         0         0
dram[2]:        341         0      2909      2915      2939      5809       418     15729       467       534       358       341         0         0         0         0
dram[3]:        341       341      2892      2901      2970      2987       448      1155      2019       482       352     16995      3811       341      1306         0
dram[4]:          0         0      2891      2906      2949      4992      2869       474      8091       434       359       352       341         0         0         0
dram[5]:          0         0      2887      2899      2954      3002      1159       453       508       523       352       352      5321         0         0         0
dram[6]:          0         0      2891      2897      2920      2975       424       453       498       511       352       347         0         0         0      6178
dram[7]:        341         0      2886      2896      2919      2959       400      8053      2894       503       352       345         0         0         0     45491
dram[8]:        341      2835      4095      2894      2915      2969       457       459       522       508       352       352       347         0       250       341
dram[9]:          0       341      2882      2894      2930      2964       431       460      2354       484       250       346     45484       341         0         0
dram[10]:      14816     18479     14714      2891      2914      2953       428       466       504       502       359       341         0         0         0     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176641 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.004496
n_activity=1138 dram_eff=0.6995
bk0: 4a 177040i bk1: 0a 177059i bk2: 32a 176987i bk3: 40a 176868i bk4: 68a 176865i bk5: 68a 176749i bk6: 64a 176879i bk7: 64a 176741i bk8: 24a 176739i bk9: 24a 176714i bk10: 0a 177056i bk11: 4a 177038i bk12: 0a 177057i bk13: 0a 177059i bk14: 4a 177039i bk15: 0a 177057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0284483
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176617 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.004756
n_activity=1317 dram_eff=0.6393
bk0: 4a 177034i bk1: 4a 177035i bk2: 32a 176985i bk3: 40a 176860i bk4: 64a 176877i bk5: 64a 176769i bk6: 64a 176890i bk7: 64a 176777i bk8: 24a 176801i bk9: 32a 176747i bk10: 16a 176992i bk11: 8a 176997i bk12: 0a 177054i bk13: 0a 177056i bk14: 0a 177057i bk15: 0a 177057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176596 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.004936
n_activity=1432 dram_eff=0.6103
bk0: 4a 177034i bk1: 0a 177059i bk2: 36a 176949i bk3: 32a 176933i bk4: 64a 176840i bk5: 68a 176690i bk6: 64a 176882i bk7: 68a 176756i bk8: 36a 176687i bk9: 28a 176728i bk10: 20a 176966i bk11: 8a 177011i bk12: 0a 177052i bk13: 0a 177055i bk14: 0a 177057i bk15: 0a 177059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176580 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.00514
n_activity=1529 dram_eff=0.5952
bk0: 4a 177035i bk1: 4a 177034i bk2: 40a 176939i bk3: 40a 176881i bk4: 68a 176800i bk5: 64a 176766i bk6: 64a 176885i bk7: 64a 176736i bk8: 32a 176760i bk9: 32a 176758i bk10: 8a 177032i bk11: 8a 177006i bk12: 4a 177031i bk13: 8a 177014i bk14: 4a 177037i bk15: 0a 177058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0193157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176601 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.004902
n_activity=1384 dram_eff=0.6272
bk0: 0a 177057i bk1: 0a 177061i bk2: 36a 176978i bk3: 44a 176860i bk4: 64a 176880i bk5: 68a 176737i bk6: 64a 176854i bk7: 64a 176770i bk8: 32a 176797i bk9: 32a 176788i bk10: 8a 177000i bk11: 4a 177036i bk12: 4a 177029i bk13: 0a 177057i bk14: 4a 177037i bk15: 4a 177037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0187622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176624 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.004733
n_activity=1198 dram_eff=0.6995
bk0: 0a 177055i bk1: 0a 177059i bk2: 36a 176977i bk3: 36a 176915i bk4: 64a 176886i bk5: 64a 176778i bk6: 64a 176889i bk7: 64a 176777i bk8: 36a 176711i bk9: 28a 176767i bk10: 4a 177038i bk11: 8a 177029i bk12: 4a 177029i bk13: 0a 177053i bk14: 4a 177034i bk15: 4a 177035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209084
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176603 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.004891
n_activity=1306 dram_eff=0.6631
bk0: 0a 177054i bk1: 0a 177055i bk2: 40a 176941i bk3: 36a 176920i bk4: 64a 176880i bk5: 64a 176780i bk6: 64a 176879i bk7: 64a 176751i bk8: 28a 176765i bk9: 32a 176699i bk10: 12a 177022i bk11: 8a 176998i bk12: 0a 177054i bk13: 0a 177056i bk14: 4a 177040i bk15: 12a 176902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0273357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176617 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.004778
n_activity=1258 dram_eff=0.6725
bk0: 4a 177033i bk1: 0a 177059i bk2: 40a 176939i bk3: 36a 176912i bk4: 64a 176883i bk5: 64a 176786i bk6: 64a 176899i bk7: 68a 176719i bk8: 32a 176783i bk9: 28a 176788i bk10: 4a 177037i bk11: 12a 176992i bk12: 0a 177055i bk13: 0a 177056i bk14: 0a 177058i bk15: 4a 177039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0223599
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176599 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.004925
n_activity=1371 dram_eff=0.636
bk0: 4a 177030i bk1: 4a 177036i bk2: 40a 176933i bk3: 40a 176879i bk4: 64a 176882i bk5: 64a 176772i bk6: 64a 176894i bk7: 64a 176758i bk8: 28a 176808i bk9: 28a 176771i bk10: 4a 177040i bk11: 4a 177039i bk12: 8a 176978i bk13: 0a 177058i bk14: 4a 177038i bk15: 4a 177030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0176722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176612 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.004801
n_activity=1309 dram_eff=0.6494
bk0: 0a 177059i bk1: 4a 177034i bk2: 40a 176938i bk3: 40a 176879i bk4: 64a 176887i bk5: 64a 176783i bk6: 64a 176871i bk7: 64a 176744i bk8: 28a 176800i bk9: 20a 176811i bk10: 4a 177038i bk11: 12a 177025i bk12: 4a 177038i bk13: 12a 176981i bk14: 0a 177054i bk15: 0a 177055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0189091
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177058 n_nop=176606 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.004868
n_activity=1334 dram_eff=0.6462
bk0: 4a 177036i bk1: 4a 177038i bk2: 44a 176931i bk3: 36a 176920i bk4: 64a 176869i bk5: 64a 176766i bk6: 64a 176878i bk7: 64a 176758i bk8: 24a 176806i bk9: 24a 176800i bk10: 12a 176993i bk11: 4a 177031i bk12: 0a 177055i bk13: 0a 177057i bk14: 0a 177059i bk15: 16a 176948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0175027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 401, Miss = 53, Miss_rate = 0.132, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53898
	minimum = 6
	maximum = 37
Network latency average = 8.37254
	minimum = 6
	maximum = 27
Slowest packet = 14223
Flit latency average = 8.08094
	minimum = 6
	maximum = 26
Slowest flit = 23083
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0339468
	minimum = 0.0243346 (at node 2)
	maximum = 0.0562738 (at node 44)
Accepted packet rate average = 0.0339468
	minimum = 0.0243346 (at node 2)
	maximum = 0.0562738 (at node 44)
Injected flit rate average = 0.0509202
	minimum = 0.0243346 (at node 2)
	maximum = 0.0927757 (at node 44)
Accepted flit rate average= 0.0509202
	minimum = 0.0380228 (at node 29)
	maximum = 0.0760456 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2515 (4 samples)
	minimum = 6 (4 samples)
	maximum = 63.5 (4 samples)
Network latency average = 12.9016 (4 samples)
	minimum = 6 (4 samples)
	maximum = 42 (4 samples)
Flit latency average = 12.2482 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0145178 (4 samples)
	minimum = 0.0107189 (4 samples)
	maximum = 0.0229704 (4 samples)
Accepted packet rate average = 0.0145178 (4 samples)
	minimum = 0.0107189 (4 samples)
	maximum = 0.0229704 (4 samples)
Injected flit rate average = 0.022019 (4 samples)
	minimum = 0.0107189 (4 samples)
	maximum = 0.0464978 (4 samples)
Accepted flit rate average = 0.022019 (4 samples)
	minimum = 0.0159724 (4 samples)
	maximum = 0.0341112 (4 samples)
Injected packet size average = 1.51669 (4 samples)
Accepted packet size average = 1.51669 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 9 sec (309 sec)
gpgpu_simulation_rate = 15277 (inst/sec)
gpgpu_simulation_rate = 3190 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11738
gpu_sim_insn = 1253132
gpu_ipc =     106.7586
gpu_tot_sim_cycle = 1221015
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.8925
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8090
partiton_reqs_in_parallel = 258236
partiton_reqs_in_parallel_total    = 2097618
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.9294
partiton_reqs_in_parallel_util = 258236
partiton_reqs_in_parallel_util_total    = 2097618
gpu_sim_cycle_parition_util = 11738
gpu_tot_sim_cycle_parition_util    = 95357
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 4376
partiton_replys_in_parallel_total    = 9020
L2_BW  =      35.3361 GB/Sec
L2_BW_total  =       1.0399 GB/Sec
gpu_total_sim_rate=15972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5498
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 155, 482, 155, 155, 155, 155, 155, 155, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 256, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 546
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36880	W0_Idle:535840	W0_Scoreboard:758077	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 537 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 1220977 
mrq_lat_table:1194 	86 	113 	252 	88 	210 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8738 	2399 	15 	773 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7933 	272 	96 	0 	2978 	37 	0 	536 	238 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8453 	2012 	1642 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	642 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	11 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         6        12         3         5         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         5         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1462      1281      3705     25538     27199     31936      1007      1007      1753      1023      3022     27321      2154      4552     33069      1609 
dram[1]:     66572     31901      2853     34504      3726      3726       970       973      1744     17005      4375     15335      3261         0      5518      4622 
dram[2]:     30290       772     61343      5538      3725     15337     17040     16780     42262       993     18752     22710      1249      5695      4649      2396 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1730     20491     20636     22004     23650      1728      3833 
dram[4]:      2658      2457      4571     31617      3725      3727     15288       973     40335      1538     39840     13082     48325      5940      4180      3660 
dram[5]:      2906      3529      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007      3450      4637      2266 
dram[6]:      2810      5059     22499      2357      3725      6142       994       998      5404     49090     14794     17260      1811      3518      2659     31946 
dram[7]:     67308      2754     18147      2008      3725      3730       987      7850     10002      2812     31382     37365      2176      4507      7025     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      3159     32912     15650     19634     24539      2377     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730       981       973     12369      1485     64868     30524     61611     41821      1677      4462 
dram[10]:     15817     24301     24977      2010      3735      3727     18446       988      2271      2205     19830     63877      1432         0         0     24064 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  2.600000  8.000000  1.625000  3.500000  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000  9.500000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2054/446 = 4.605381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/20 = 1.85
average mf latency per bank:
dram[0]:       1697       515      4797      4643     11695      9333      2122      2335      1644      2079       341       509       409       609       734       419
dram[1]:        638       332      4278      7081     10194     10434      1956      2216      1176      1238       968       478       198    none         144       227
dram[2]:        586      2574      4683      6214     10216      9215      1830      3051      1071      1507       518       319       998       170       883       207
dram[3]:        383       702      4822      3536      9597     10828      2055      1807      1232      1067       425      3340       724       389       510       711
dram[4]:        491       169      6604      3851     10237     10563      1968      2090      1383       898       617       619       614       770       136       261
dram[5]:        152       169      7291      3919      9137     10862      1977      1994      1361      1080       391       313      1537       580       115       128
dram[6]:        156       169      6655      5230     10424      9371      1928      2154      1216      1312       469       622       200       213       400       907
dram[7]:        545       441      4006      4693     10076      9032      2032      2590      1379       945       371       425       493       202       884     15452
dram[8]:        753      1021      4502      4047     10095     10164      1928      1913      1195      1572       633       390       665       169       380       205
dram[9]:        788      1483      4444      4467      8590     10270      1962      2112      1881      1184       443       385     11970      1034      1045       624
dram[10]:       2444      5283      5706      3899      8585      9121      1897      2204      1249       934       526       457       337    none      none        4716
maximum mf latency per bank:
dram[0]:        360       362      2880      4895     25104      2965       440       488       489       522       352       359       352       353       359       352
dram[1]:        359       341      2895     37443      2917      2980       425       497       468      3730      2325      2024       341         0       337       341
dram[2]:        341       356      2909      2915      2939      5809       418     15729       467       534       359       359       359       341       359       344
dram[3]:        341       358      2892      2901      2970      2987       448      1155      2019       482       359     16995      3811       341      1306       353
dram[4]:        352       342      2891      2906      2949      4992      2869       474      8091       434       360       358       359       250       347       360
dram[5]:        340       342      2887      2899      2954      3002      1159       453       508       523       359       358      5321       359       347       347
dram[6]:        341       341      2891      2897      2920      2975       424       453       498       511       360       359       352       341       358      6178
dram[7]:        341       353      2886      2896      2919      2959       400      8053      2894       503       359       363       352       341       352     45491
dram[8]:        358      2835      4095      2894      2915      2969       457       459       522       508       359       359       347       341       250       341
dram[9]:        352       358      2882      2894      2930      2964       431       460      2354       484       346       347     45484       362       358       362
dram[10]:      14816     18479     14714      2891      2914      2953       428       466       504       502       359       359       353         0         0     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198166 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.006216
n_activity=2880 dram_eff=0.4292
bk0: 20a 198707i bk1: 16a 198730i bk2: 44a 198707i bk3: 48a 198621i bk4: 68a 198658i bk5: 72a 198513i bk6: 64a 198677i bk7: 64a 198540i bk8: 40a 198465i bk9: 28a 198485i bk10: 28a 198738i bk11: 36a 198699i bk12: 20a 198756i bk13: 20a 198710i bk14: 12a 198760i bk15: 16a 198755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0262809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198131 n_act=39 n_pre=24 n_req=190 n_rd=624 n_write=34 bw_util=0.006618
n_activity=3117 dram_eff=0.4222
bk0: 36a 198666i bk1: 8a 198808i bk2: 48a 198684i bk3: 48a 198601i bk4: 68a 198642i bk5: 68a 198534i bk6: 68a 198655i bk7: 64a 198577i bk8: 44a 198455i bk9: 52a 198466i bk10: 44a 198576i bk11: 44a 198653i bk12: 16a 198763i bk13: 0a 198844i bk14: 8a 198808i bk15: 8a 198809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0230775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198101 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.006789
n_activity=3238 dram_eff=0.4169
bk0: 8a 198807i bk1: 4a 198825i bk2: 48a 198655i bk3: 40a 198656i bk4: 68a 198602i bk5: 76a 198445i bk6: 68a 198646i bk7: 68a 198552i bk8: 56a 198410i bk9: 40a 198507i bk10: 52a 198546i bk11: 48a 198620i bk12: 28a 198651i bk13: 4a 198814i bk14: 12a 198757i bk15: 24a 198722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0201658
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198093 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.00691
n_activity=3279 dram_eff=0.419
bk0: 8a 198807i bk1: 8a 198794i bk2: 52a 198645i bk3: 64a 198531i bk4: 68a 198589i bk5: 64a 198562i bk6: 64a 198684i bk7: 72a 198497i bk8: 52a 198455i bk9: 60a 198403i bk10: 44a 198611i bk11: 24a 198714i bk12: 24a 198703i bk13: 16a 198761i bk14: 24a 198708i bk15: 8a 198791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198111 n_act=44 n_pre=28 n_req=189 n_rd=640 n_write=29 bw_util=0.006729
n_activity=3250 dram_eff=0.4117
bk0: 20a 198740i bk1: 12a 198783i bk2: 40a 198723i bk3: 56a 198601i bk4: 68a 198643i bk5: 68a 198532i bk6: 72a 198617i bk7: 64a 198572i bk8: 64a 198400i bk9: 64a 198393i bk10: 40a 198627i bk11: 32a 198717i bk12: 8a 198787i bk13: 4a 198829i bk14: 12a 198776i bk15: 16a 198745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0175507
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198111 n_act=41 n_pre=25 n_req=192 n_rd=644 n_write=31 bw_util=0.006789
n_activity=3118 dram_eff=0.433
bk0: 12a 198778i bk1: 12a 198791i bk2: 40a 198738i bk3: 56a 198590i bk4: 72a 198610i bk5: 64a 198570i bk6: 64a 198688i bk7: 64a 198578i bk8: 52a 198404i bk9: 60a 198400i bk10: 48a 198666i bk11: 48a 198540i bk12: 8a 198799i bk13: 16a 198737i bk14: 8a 198785i bk15: 20a 198736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0200551
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198077 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.00705
n_activity=3288 dram_eff=0.4264
bk0: 16a 198728i bk1: 8a 198804i bk2: 40a 198734i bk3: 52a 198622i bk4: 64a 198673i bk5: 68a 198538i bk6: 68a 198647i bk7: 64a 198553i bk8: 48a 198426i bk9: 52a 198369i bk10: 52a 198588i bk11: 36a 198629i bk12: 32a 198674i bk13: 12a 198762i bk14: 28a 198700i bk15: 24a 198640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0254159
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198152 n_act=36 n_pre=20 n_req=182 n_rd=616 n_write=28 bw_util=0.006477
n_activity=2883 dram_eff=0.4468
bk0: 16a 198737i bk1: 12a 198773i bk2: 56a 198663i bk3: 52a 198603i bk4: 64a 198675i bk5: 68a 198544i bk6: 64a 198696i bk7: 72a 198509i bk8: 64a 198476i bk9: 56a 198458i bk10: 32a 198722i bk11: 24a 198701i bk12: 12a 198772i bk13: 8a 198803i bk14: 8a 198792i bk15: 8a 198793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0208446
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198140 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.006558
n_activity=3014 dram_eff=0.4326
bk0: 16a 198750i bk1: 12a 198776i bk2: 56a 198623i bk3: 56a 198594i bk4: 64a 198676i bk5: 64a 198567i bk6: 68a 198658i bk7: 68a 198522i bk8: 48a 198537i bk9: 36a 198529i bk10: 36a 198675i bk11: 36a 198630i bk12: 20a 198711i bk13: 12a 198790i bk14: 4a 198831i bk15: 20a 198755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0164444
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198212 n_act=36 n_pre=20 n_req=161 n_rd=564 n_write=20 bw_util=0.005874
n_activity=2504 dram_eff=0.4665
bk0: 8a 198789i bk1: 8a 198792i bk2: 52a 198677i bk3: 52a 198624i bk4: 68a 198634i bk5: 64a 198579i bk6: 68a 198637i bk7: 64a 198540i bk8: 36a 198583i bk9: 36a 198526i bk10: 12a 198820i bk11: 36a 198724i bk12: 12a 198762i bk13: 20a 198702i bk14: 12a 198755i bk15: 16a 198733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0175206
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=198852 n_nop=198143 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.006548
n_activity=2864 dram_eff=0.4546
bk0: 20a 198710i bk1: 12a 198764i bk2: 52a 198691i bk3: 56a 198611i bk4: 72a 198595i bk5: 68a 198526i bk6: 68a 198643i bk7: 64a 198555i bk8: 48a 198504i bk9: 52a 198470i bk10: 28a 198717i bk11: 40a 198677i bk12: 24a 198706i bk13: 0a 198841i bk14: 0a 198844i bk15: 16a 198744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0165701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 588, Miss = 76, Miss_rate = 0.129, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13396
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3174
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=26362
icnt_total_pkts_simt_to_mem=14375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.05667
	minimum = 6
	maximum = 18
Network latency average = 7.05324
	minimum = 6
	maximum = 18
Slowest packet = 18093
Flit latency average = 6.58165
	minimum = 6
	maximum = 17
Slowest flit = 32147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00745644
	minimum = 0.0027263 (at node 6)
	maximum = 0.0135463 (at node 17)
Accepted packet rate average = 0.00745644
	minimum = 0.0027263 (at node 6)
	maximum = 0.0135463 (at node 17)
Injected flit rate average = 0.0112477
	minimum = 0.0027263 (at node 6)
	maximum = 0.02377 (at node 32)
Accepted flit rate average= 0.0112477
	minimum = 0.00545261 (at node 6)
	maximum = 0.0244089 (at node 17)
Injected packet length average = 1.50846
Accepted packet length average = 1.50846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2126 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.4 (5 samples)
Network latency average = 11.7319 (5 samples)
	minimum = 6 (5 samples)
	maximum = 37.2 (5 samples)
Flit latency average = 11.1149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 36.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0131055 (5 samples)
	minimum = 0.00912041 (5 samples)
	maximum = 0.0210856 (5 samples)
Accepted packet rate average = 0.0131055 (5 samples)
	minimum = 0.00912041 (5 samples)
	maximum = 0.0210856 (5 samples)
Injected flit rate average = 0.0198648 (5 samples)
	minimum = 0.00912041 (5 samples)
	maximum = 0.0419523 (5 samples)
Accepted flit rate average = 0.0198648 (5 samples)
	minimum = 0.0138684 (5 samples)
	maximum = 0.0321708 (5 samples)
Injected packet size average = 1.51575 (5 samples)
Accepted packet size average = 1.51575 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 14 sec (374 sec)
gpgpu_simulation_rate = 15972 (inst/sec)
gpgpu_simulation_rate = 3264 (cycle/sec)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1464
gpu_sim_insn = 1117092
gpu_ipc =     763.0410
gpu_tot_sim_cycle = 1444629
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.9084
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8096
partiton_reqs_in_parallel = 32208
partiton_reqs_in_parallel_total    = 2355854
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.6531
partiton_reqs_in_parallel_util = 32208
partiton_reqs_in_parallel_util_total    = 2355854
gpu_sim_cycle_parition_util = 1464
gpu_tot_sim_cycle_parition_util    = 107095
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13396
L2_BW  =     201.9987 GB/Sec
L2_BW_total  =       1.0836 GB/Sec
gpu_total_sim_rate=17379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5498
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 175, 176, 175, 176, 175, 176, 176, 503, 176, 176, 191, 176, 176, 176, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 147, 132, 132, 277, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 986
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42682	W0_Idle:547181	W0_Scoreboard:772760	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 475 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 1444628 
mrq_lat_table:1194 	86 	113 	252 	88 	210 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11688 	2562 	22 	773 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9484 	395 	251 	335 	3761 	170 	40 	536 	238 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10070 	2401 	1684 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	1714 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	11 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         6        12         3         5         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         5         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1462      1281      3705     25538     27199     31936      1007      1007      1753      1023      3022     27321      2154      4552     33069      1609 
dram[1]:     66572     31901      2853     34504      3726      3726       970       973      1744     17005      4375     15335      3261         0      5518      4622 
dram[2]:     30290       772     61343      5538      3725     15337     17040     16780     42262       993     18752     22710      1249      5695      4649      2396 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1730     20491     20636     22004     23650      1728      3833 
dram[4]:      2658      2457      4571     31617      3725      3727     15288       973     40335      1538     39840     13082     48325      5940      4180      3660 
dram[5]:      2906      3529      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007      3450      4637      2266 
dram[6]:      2810      5059     22499      2357      3725      6142       994       998      5404     49090     14794     17260      1811      3518      2659     31946 
dram[7]:     67308      2754     18147      2008      3725      3730       987      7850     10002      2812     31382     37365      2176      4507      7025     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      3159     32912     15650     19634     24539      2377     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730       981       973     12369      1485     64868     30524     61611     41821      1677      4462 
dram[10]:     15817     24301     24977      2010      3735      3727     18446       988      2271      2205     19830     63877      1432         0         0     24064 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  2.600000  8.000000  1.625000  3.500000  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000  9.500000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2054/446 = 4.605381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/20 = 1.85
average mf latency per bank:
dram[0]:       1697       515      4835      4725     11851      9478      2805      2979      2186      2666       524       715       409       609       734       419
dram[1]:        638       332      4342      7128     10319     10531      2625      2906      1605      1579      1094       589       198    none         144       227
dram[2]:        586      2574      4730      6231     10371      9292      2520      3825      1362      2109       620       442       998       170       883       207
dram[3]:        383       702      4842      3550      9691     10976      2858      2472      1705      1482       522      3472       724       389       510       711
dram[4]:        491       169      6687      3880     10355     10704      2637      2823      1720      1197       737       798       614       770       136       261
dram[5]:        152       169      7388      3919      9257     11010      2698      2684      1809      1501       508       405      1537       580       115       128
dram[6]:        156       169      6691      5295     10621      9525      2547      2858      1657      1719       566       799       200       213       400       907
dram[7]:        545       441      4021      4753     10271      9213      2812      3238      1755      1287       569       551       493       202       884     15452
dram[8]:        753      1021      4546      4077     10275     10301      2621      2553      1693      2111       863       485      3689       169       380       205
dram[9]:        788      1483      4493      4500      8739     10461      2726      2892      2431      1741       729       496     11970      1034      1045       624
dram[10]:       2444      5283      5741      3963      8730      9264      2556      2996      1720      1278       682       563       337    none      none        4716
maximum mf latency per bank:
dram[0]:        360       362      2880      4895     25104      2965       440       488       489       522       352       359       352       353       359       352
dram[1]:        359       341      2895     37443      2917      2980       425       497       468      3730      2325      2024       341         0       337       341
dram[2]:        341       356      2909      2915      2939      5809       439     15729       467       534       359       359       359       341       359       344
dram[3]:        341       358      2892      2901      2970      2987       448      1155      2019       482       359     16995      3811       341      1306       353
dram[4]:        352       342      2891      2906      2949      4992      2869       474      8091       434       360       441       359       250       347       360
dram[5]:        340       342      2887      2899      2954      3002      1159       453       508       523       359       358      5321       359       347       347
dram[6]:        341       341      2891      2897      2920      2975       424       453       498       511       360       359       352       341       358      6178
dram[7]:        341       353      2886      2896      2919      2959       400      8053      2894       503       387       363       352       341       352     45491
dram[8]:        358      2835      4095      2894      2915      2969       457       459       522       508       359       359       347       341       250       341
dram[9]:        352       358      2882      2894      2930      2964       545       546      2354       484       346       347     45484       362       358       362
dram[10]:      14816     18479     14714      2891      2914      2953       543       543       504       502       359       359       353         0         0     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200883 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.006132
n_activity=2880 dram_eff=0.4292
bk0: 20a 201424i bk1: 16a 201447i bk2: 44a 201424i bk3: 48a 201338i bk4: 68a 201375i bk5: 72a 201230i bk6: 64a 201394i bk7: 64a 201257i bk8: 40a 201182i bk9: 28a 201202i bk10: 28a 201455i bk11: 36a 201416i bk12: 20a 201473i bk13: 20a 201427i bk14: 12a 201477i bk15: 16a 201472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0259266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200848 n_act=39 n_pre=24 n_req=190 n_rd=624 n_write=34 bw_util=0.006529
n_activity=3117 dram_eff=0.4222
bk0: 36a 201383i bk1: 8a 201525i bk2: 48a 201401i bk3: 48a 201318i bk4: 68a 201359i bk5: 68a 201251i bk6: 68a 201372i bk7: 64a 201294i bk8: 44a 201172i bk9: 52a 201183i bk10: 44a 201293i bk11: 44a 201370i bk12: 16a 201480i bk13: 0a 201561i bk14: 8a 201525i bk15: 8a 201526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0227664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200818 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.006697
n_activity=3238 dram_eff=0.4169
bk0: 8a 201524i bk1: 4a 201542i bk2: 48a 201372i bk3: 40a 201373i bk4: 68a 201319i bk5: 76a 201162i bk6: 68a 201363i bk7: 68a 201269i bk8: 56a 201127i bk9: 40a 201224i bk10: 52a 201263i bk11: 48a 201337i bk12: 28a 201368i bk13: 4a 201531i bk14: 12a 201474i bk15: 24a 201439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0198939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200810 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.006817
n_activity=3279 dram_eff=0.419
bk0: 8a 201524i bk1: 8a 201511i bk2: 52a 201362i bk3: 64a 201248i bk4: 68a 201306i bk5: 64a 201279i bk6: 64a 201401i bk7: 72a 201214i bk8: 52a 201172i bk9: 60a 201120i bk10: 44a 201328i bk11: 24a 201431i bk12: 24a 201420i bk13: 16a 201478i bk14: 24a 201425i bk15: 8a 201508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0179045
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200828 n_act=44 n_pre=28 n_req=189 n_rd=640 n_write=29 bw_util=0.006638
n_activity=3250 dram_eff=0.4117
bk0: 20a 201457i bk1: 12a 201500i bk2: 40a 201440i bk3: 56a 201318i bk4: 68a 201360i bk5: 68a 201249i bk6: 72a 201334i bk7: 64a 201289i bk8: 64a 201117i bk9: 64a 201110i bk10: 40a 201344i bk11: 32a 201434i bk12: 8a 201504i bk13: 4a 201546i bk14: 12a 201493i bk15: 16a 201462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0173142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200828 n_act=41 n_pre=25 n_req=192 n_rd=644 n_write=31 bw_util=0.006697
n_activity=3118 dram_eff=0.433
bk0: 12a 201495i bk1: 12a 201508i bk2: 40a 201455i bk3: 56a 201307i bk4: 72a 201327i bk5: 64a 201287i bk6: 64a 201405i bk7: 64a 201295i bk8: 52a 201121i bk9: 60a 201117i bk10: 48a 201383i bk11: 48a 201257i bk12: 8a 201516i bk13: 16a 201454i bk14: 8a 201502i bk15: 20a 201453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0197848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200794 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.006955
n_activity=3288 dram_eff=0.4264
bk0: 16a 201445i bk1: 8a 201521i bk2: 40a 201451i bk3: 52a 201339i bk4: 64a 201390i bk5: 68a 201255i bk6: 68a 201364i bk7: 64a 201270i bk8: 48a 201143i bk9: 52a 201086i bk10: 52a 201305i bk11: 36a 201346i bk12: 32a 201391i bk13: 12a 201479i bk14: 28a 201417i bk15: 24a 201357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0250733
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200869 n_act=36 n_pre=20 n_req=182 n_rd=616 n_write=28 bw_util=0.00639
n_activity=2883 dram_eff=0.4468
bk0: 16a 201454i bk1: 12a 201490i bk2: 56a 201380i bk3: 52a 201320i bk4: 64a 201392i bk5: 68a 201261i bk6: 64a 201413i bk7: 72a 201226i bk8: 64a 201193i bk9: 56a 201175i bk10: 32a 201439i bk11: 24a 201418i bk12: 12a 201489i bk13: 8a 201520i bk14: 8a 201509i bk15: 8a 201510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0205637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200857 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.006469
n_activity=3014 dram_eff=0.4326
bk0: 16a 201467i bk1: 12a 201493i bk2: 56a 201340i bk3: 56a 201311i bk4: 64a 201393i bk5: 64a 201284i bk6: 68a 201375i bk7: 68a 201239i bk8: 48a 201254i bk9: 36a 201246i bk10: 36a 201392i bk11: 36a 201347i bk12: 20a 201428i bk13: 12a 201507i bk14: 4a 201548i bk15: 20a 201472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0162227
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200929 n_act=36 n_pre=20 n_req=161 n_rd=564 n_write=20 bw_util=0.005795
n_activity=2504 dram_eff=0.4665
bk0: 8a 201506i bk1: 8a 201509i bk2: 52a 201394i bk3: 52a 201341i bk4: 68a 201351i bk5: 64a 201296i bk6: 68a 201354i bk7: 64a 201257i bk8: 36a 201300i bk9: 36a 201243i bk10: 12a 201537i bk11: 36a 201441i bk12: 12a 201479i bk13: 20a 201419i bk14: 12a 201472i bk15: 16a 201450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0172844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201569 n_nop=200860 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.006459
n_activity=2864 dram_eff=0.4546
bk0: 20a 201427i bk1: 12a 201481i bk2: 52a 201408i bk3: 56a 201328i bk4: 72a 201312i bk5: 68a 201243i bk6: 68a 201360i bk7: 64a 201272i bk8: 48a 201221i bk9: 52a 201187i bk10: 28a 201434i bk11: 40a 201394i bk12: 24a 201423i bk13: 0a 201558i bk14: 0a 201561i bk15: 16a 201461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0163468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 720, Miss = 76, Miss_rate = 0.106, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16516
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3174
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=31530
icnt_total_pkts_simt_to_mem=18567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4362
	minimum = 6
	maximum = 277
Network latency average = 16.1095
	minimum = 6
	maximum = 194
Slowest packet = 29464
Flit latency average = 17.0229
	minimum = 6
	maximum = 193
Slowest flit = 45317
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426521
	minimum = 0.0314422 (at node 0)
	maximum = 0.138072 (at node 44)
Accepted packet rate average = 0.0426521
	minimum = 0.0314422 (at node 0)
	maximum = 0.138072 (at node 44)
Injected flit rate average = 0.0639781
	minimum = 0.0382775 (at node 7)
	maximum = 0.170882 (at node 44)
Accepted flit rate average= 0.0639781
	minimum = 0.050581 (at node 45)
	maximum = 0.243336 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4165 (6 samples)
	minimum = 6 (6 samples)
	maximum = 91.5 (6 samples)
Network latency average = 12.4615 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Flit latency average = 12.0995 (6 samples)
	minimum = 6 (6 samples)
	maximum = 62.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.01803 (6 samples)
	minimum = 0.0128407 (6 samples)
	maximum = 0.0405834 (6 samples)
Accepted packet rate average = 0.01803 (6 samples)
	minimum = 0.0128407 (6 samples)
	maximum = 0.0405834 (6 samples)
Injected flit rate average = 0.027217 (6 samples)
	minimum = 0.0139799 (6 samples)
	maximum = 0.0634405 (6 samples)
Accepted flit rate average = 0.027217 (6 samples)
	minimum = 0.0199872 (6 samples)
	maximum = 0.0673649 (6 samples)
Injected packet size average = 1.50954 (6 samples)
Accepted packet size average = 1.50954 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 17379 (inst/sec)
gpgpu_simulation_rate = 3540 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11703
gpu_sim_insn = 1294722
gpu_ipc =     110.6316
gpu_tot_sim_cycle = 1679750
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.9922
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8096
partiton_reqs_in_parallel = 257466
partiton_reqs_in_parallel_total    = 2388062
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5750
partiton_reqs_in_parallel_util = 257466
partiton_reqs_in_parallel_util_total    = 2388062
gpu_sim_cycle_parition_util = 11703
gpu_tot_sim_cycle_parition_util    = 108559
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9980
partiton_replys_in_parallel = 16222
partiton_replys_in_parallel_total    = 16516
L2_BW  =     131.3839 GB/Sec
L2_BW_total  =       1.8473 GB/Sec
gpu_total_sim_rate=16314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 198, 199, 198, 199, 198, 199, 199, 526, 199, 199, 214, 422, 448, 199, 155, 155, 170, 155, 155, 155, 378, 155, 155, 155, 170, 155, 155, 155, 155, 170, 155, 155, 300, 155, 155, 170, 155, 155, 155, 155, 155, 155, 155, 404, 155, 155, 326, 155, 247, 170, 403, 155, 170, 300, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3038
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 986
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49071	W0_Idle:595787	W0_Scoreboard:1165559	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 315 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 1679749 
mrq_lat_table:3646 	120 	199 	538 	167 	211 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26609 	3859 	22 	773 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	22771 	446 	251 	335 	6644 	170 	40 	536 	238 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22068 	2645 	1686 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	5688 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	11 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         9        10         4         3         8 
dram[1]:        12         4         8         8        16        16        16        16         6        12         4         5         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         4         6         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         8 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12        11 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         8         4         4        12         8 
dram[6]:        15         4        16        10        16        16        16        16         7         7        11         8        14         4        10         8 
dram[7]:         5        20        10         9        16        16        16        16         9        10         5         8         8         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         8         8         6         1        10 
dram[9]:         2        12         9         9        16        16        16        16        15         7        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         5         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1462      1281      3705     25538     27199     31936      1007      1007      1868      1279      3022     27321      3781      4552     33069      2232 
dram[1]:     66572     31901      2853     34504      3726      3726       970       973      1744     17005      4375     15335      3261      1308      5518      4622 
dram[2]:     30290       772     61343      5538      4562     15337     17040     16780     42262       993     18752     22710      5556      5695      4649      2396 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1730     20491     20636     22004     23650      1728      3984 
dram[4]:      2658      4087      4571     31617      3725      3727     15288       973     40335      2419     39840     13082     48325      5940      4180      3660 
dram[5]:      2906      3529      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007      3450      5787      2266 
dram[6]:      3457      5059     22499      2357      3725      6142       994      3780      5404     49090     14794     17260      1811      3518      5096     31946 
dram[7]:     67308      7975     18147      2008      3725      3730       987      7850     10002      2812     31382     37365      2230      4507      7025     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      3159     32912     15650     19634     24539      2377     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730       981       973     12369      1485     64868     30524     61611     41821      1677      4462 
dram[10]:     15817     24301     24977      2010      3735      3727     18446       988      2271      2205     19830     63877      1432       856       912     24064 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.666667  4.333333  5.200000  4.200000  5.250000  3.666667  2.692308  2.545455  2.846154  3.285714  6.500000  3.444444  3.125000 
dram[1]:  4.833333  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  2.615385  5.166667  2.235294  3.500000  5.500000  3.750000  5.400000  5.000000 
dram[2]:  4.200000  6.750000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.444444  3.153846  2.555556  5.800000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.400000  3.875000  4.000000  3.625000  2.375000 
dram[4]:  3.250000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  4.125000  2.466667  3.300000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.916667  2.692308  2.166667  5.250000  4.571429  2.875000  5.333333 
dram[6]:  5.400000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.750000  2.714286  3.571429  4.800000  3.625000  3.100000 
dram[7]:  5.000000  4.142857  5.375000  5.285714  5.750000  4.800000  5.000000  5.500000  4.500000  3.272727  3.200000  2.615385  2.777778  5.600000  2.545455  5.400000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.500000  5.600000  7.000000  5.750000  6.200000 
dram[9]:  4.857143  3.000000  5.714286  5.250000  3.571429  3.857143  8.500000  8.500000  4.000000  3.222222  3.153846  3.076923  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  3.500000  3.076923  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4992/1266 = 3.943128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        12         2         3         0         0         7         7         6        11         9        12        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        13 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        11        11        14         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        13 
dram[6]:        14        12         9         9         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        15        12        12        12         2         3         0         0         5         9        10        10         9        11         9        12 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8         9        15        13        10        14 
dram[9]:        15         8        13        14         3         1         0         0         3         6        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         8        11        15         8        10 
total reads: 1386
min_bank_accesses = 0!
chip skew: 138/116 = 1.19
average mf latency per bank:
dram[0]:        728       686      2432      2544      8606      7623      2850      3247      1091      1147       616       730       644       456       552       529
dram[1]:        756       482      2764      4442      8764      7189      2827      2971      1238      1314       812       701       583       374       486       527
dram[2]:        507       522      2767      2511      9040      8394      2636      3913      1192      1041       870       598       832       611       428       454
dram[3]:        332       407      2787      2512      7889      8487      3184      2649      1190      1511       753      1149       763       613       687      1049
dram[4]:        674       529      2694      2470     10519      7397      3042      3074      1505      1389       869       464       516       526       313       566
dram[5]:        527       754      2643      2416      7714      9002      3013      2973      1323      1267       818       668       573       431       395       635
dram[6]:        406       322      2812      3022      8624      7357      2825      2969      1348      1361       800       790       753       471       870       874
dram[7]:        534       485      2476      2521      7865      7666      2971      3267      1479      1114       625       616       672       663       681      2128
dram[8]:        586       882      2649      2887      8836      8994      2759      2939      1118      1366       700       773      2364       384       380       492
dram[9]:        399       614      2444      2400      7369      7047      3228      3248      1328      1131       698       578      1794       617       514       702
dram[10]:       1195      1126      3231      2696      7720      8630      2846      2842      1120      1323       517       807       598       291       602      1717
maximum mf latency per bank:
dram[0]:        360       372      2880      4895     25104      2965       440       488       489       522       361       365       365       356       361       359
dram[1]:        361       359      2895     37443      2917      2980       425       497       468      3730      2325      2024       360       362       368       361
dram[2]:        360       358      2909      2915      2939      5809       439     15729       467       534       361       378       359       359       365       359
dram[3]:        359       362      2892      2901      2970      2987       448      1155      2019       482       365     16995      3811       369      1306       361
dram[4]:        362       362      2891      2906      2949      4992      2869       474      8091       434       363       441       361       366       359       363
dram[5]:        359       370      2887      2899      2954      3002      1159       453       508       523       364       360      5321       370       375       363
dram[6]:        359       378      2891      2897      2920      2975       424       453       498       511       365       360       362       359       369      6178
dram[7]:        366       360      2886      2896      2919      2959       400      8053      2894       503       387       363       368       360       373     45491
dram[8]:        359      2835      4095      2894      2915      2969       457       459       522       508       359       369       363       361       360       359
dram[9]:        361       359      2882      2894      2930      2964       545       546      2354       484       362       366     45484       376       359       385
dram[10]:      14816     18479     14714      2891      2914      2953       543       543       504       502       359       363       362       362       358     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221611 n_act=118 n_pre=102 n_req=459 n_rd=1344 n_write=123 bw_util=0.01314
n_activity=7734 dram_eff=0.3794
bk0: 84a 222789i bk1: 68a 222833i bk2: 96a 222788i bk3: 80a 222898i bk4: 96a 222940i bk5: 92a 222851i bk6: 84a 222992i bk7: 84a 222888i bk8: 104a 222561i bk9: 112a 222399i bk10: 88a 222801i bk11: 104a 222606i bk12: 56a 222912i bk13: 56a 222920i bk14: 80a 222708i bk15: 60a 222858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221738 n_act=106 n_pre=90 n_req=428 n_rd=1248 n_write=116 bw_util=0.01222
n_activity=6979 dram_eff=0.3909
bk0: 68a 222904i bk1: 44a 222998i bk2: 84a 222908i bk3: 80a 222838i bk4: 84a 222978i bk5: 104a 222745i bk6: 76a 223042i bk7: 76a 222890i bk8: 108a 222444i bk9: 96a 222643i bk10: 112a 222601i bk11: 100a 222705i bk12: 48a 222995i bk13: 36a 223049i bk14: 64a 222871i bk15: 68a 222879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.024895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221648 n_act=118 n_pre=102 n_req=455 n_rd=1300 n_write=130 bw_util=0.01281
n_activity=7816 dram_eff=0.3659
bk0: 48a 222984i bk1: 64a 222897i bk2: 88a 222824i bk3: 92a 222734i bk4: 80a 222973i bk5: 88a 222790i bk6: 76a 223042i bk7: 80a 222921i bk8: 100a 222565i bk9: 112a 222415i bk10: 124a 222488i bk11: 112a 222614i bk12: 60a 222854i bk13: 68a 222901i bk14: 48a 222945i bk15: 60a 222947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221640 n_act=117 n_pre=101 n_req=453 n_rd=1316 n_write=124 bw_util=0.0129
n_activity=7844 dram_eff=0.3672
bk0: 48a 223007i bk1: 60a 222931i bk2: 92a 222830i bk3: 104a 222721i bk4: 84a 222899i bk5: 84a 222867i bk6: 72a 223098i bk7: 84a 222860i bk8: 108a 222554i bk9: 92a 222619i bk10: 104a 222696i bk11: 112a 222628i bk12: 76a 222821i bk13: 68a 222835i bk14: 72a 222806i bk15: 56a 222929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0193911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221669 n_act=117 n_pre=101 n_req=445 n_rd=1288 n_write=123 bw_util=0.01264
n_activity=7853 dram_eff=0.3594
bk0: 64a 222866i bk1: 56a 222875i bk2: 88a 222836i bk3: 100a 222778i bk4: 72a 223081i bk5: 96a 222783i bk6: 72a 223057i bk7: 68a 222991i bk8: 104a 222644i bk9: 104a 222647i bk10: 112a 222647i bk11: 92a 222751i bk12: 44a 222963i bk13: 64a 222857i bk14: 64a 222897i bk15: 88a 222723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.019006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221656 n_act=118 n_pre=102 n_req=447 n_rd=1300 n_write=122 bw_util=0.01274
n_activity=7522 dram_eff=0.3781
bk0: 72a 222870i bk1: 36a 222993i bk2: 96a 222862i bk3: 104a 222717i bk4: 88a 222929i bk5: 84a 222883i bk6: 68a 223107i bk7: 76a 222942i bk8: 92a 222584i bk9: 112a 222483i bk10: 112a 222702i bk11: 108a 222481i bk12: 48a 222999i bk13: 72a 222800i bk14: 56a 222847i bk15: 76a 222870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0204659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221589 n_act=127 n_pre=111 n_req=460 n_rd=1348 n_write=123 bw_util=0.01318
n_activity=7897 dram_eff=0.3725
bk0: 52a 222870i bk1: 56a 222929i bk2: 96a 222886i bk3: 88a 222855i bk4: 84a 222967i bk5: 92a 222772i bk6: 84a 223003i bk7: 80a 222892i bk8: 116a 222407i bk9: 92a 222549i bk10: 124a 222468i bk11: 112a 222623i bk12: 60a 222889i bk13: 56a 222944i bk14: 80a 222848i bk15: 76a 222726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0267983
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221617 n_act=115 n_pre=99 n_req=465 n_rd=1336 n_write=131 bw_util=0.01314
n_activity=7635 dram_eff=0.3843
bk0: 60a 222883i bk1: 68a 222865i bk2: 124a 222737i bk3: 100a 222689i bk4: 84a 222989i bk5: 84a 222841i bk6: 80a 223026i bk7: 88a 222885i bk8: 88a 222739i bk9: 108a 222536i bk10: 88a 222793i bk11: 96a 222664i bk12: 64a 222842i bk13: 68a 222925i bk14: 76a 222723i bk15: 60a 222882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0227857
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221733 n_act=107 n_pre=91 n_req=437 n_rd=1240 n_write=127 bw_util=0.01224
n_activity=7686 dram_eff=0.3557
bk0: 56a 222948i bk1: 64a 222952i bk2: 104a 222698i bk3: 88a 222822i bk4: 72a 223072i bk5: 76a 222912i bk6: 76a 223073i bk7: 80a 222873i bk8: 92a 222705i bk9: 88a 222632i bk10: 88a 222779i bk11: 124a 222571i bk12: 52a 222949i bk13: 60a 222963i bk14: 52a 222983i bk15: 68a 222872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0175147
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0xc02c3f00, atomic=0 1 entries : 0x7faab66cf150 :  mf: uid=326591, sid04:w09, part=9, addr=0xc02c3f60, load , size=32, unknown  status = IN_PARTITION_DRAM (1679749), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221542 n_act=118 n_pre=102 n_req=488 n_rd=1398 n_write=138 bw_util=0.01376
n_activity=7855 dram_eff=0.3911
bk0: 76a 222810i bk1: 52a 222924i bk2: 108a 222753i bk3: 112a 222636i bk4: 88a 222881i bk5: 104a 222777i bk6: 68a 223076i bk7: 68a 222962i bk8: 84a 222782i bk9: 92a 222691i bk10: 120a 222671i bk11: 108a 222517i bk12: 90a 222745i bk13: 84a 222706i bk14: 64a 222883i bk15: 80a 222755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0205241
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223298 n_nop=221669 n_act=106 n_pre=90 n_req=455 n_rd=1304 n_write=129 bw_util=0.01283
n_activity=7356 dram_eff=0.3896
bk0: 64a 222908i bk1: 64a 222861i bk2: 96a 222832i bk3: 96a 222809i bk4: 92a 222927i bk5: 76a 222902i bk6: 72a 223052i bk7: 84a 222856i bk8: 108a 222586i bk9: 112a 222567i bk10: 108a 222618i bk11: 92a 222728i bk12: 56a 222886i bk13: 76a 222770i bk14: 48a 223020i bk15: 60a 222828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0186477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3239
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.22171
	minimum = 6
	maximum = 31
Network latency average = 7.21052
	minimum = 6
	maximum = 30
Slowest packet = 48897
Flit latency average = 6.70282
	minimum = 6
	maximum = 29
Slowest flit = 74120
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.027724
	minimum = 0.0159795 (at node 13)
	maximum = 0.0411878 (at node 40)
Accepted packet rate average = 0.027724
	minimum = 0.0159795 (at node 13)
	maximum = 0.0411878 (at node 40)
Injected flit rate average = 0.0420534
	minimum = 0.0192694 (at node 13)
	maximum = 0.0753685 (at node 40)
Accepted flit rate average= 0.0420534
	minimum = 0.0287973 (at node 13)
	maximum = 0.0685751 (at node 10)
Injected packet length average = 1.51686
Accepted packet length average = 1.51686
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.103 (7 samples)
	minimum = 6 (7 samples)
	maximum = 82.8571 (7 samples)
Network latency average = 11.7114 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.5714 (7 samples)
Flit latency average = 11.3286 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0194148 (7 samples)
	minimum = 0.0132891 (7 samples)
	maximum = 0.0406697 (7 samples)
Accepted packet rate average = 0.0194148 (7 samples)
	minimum = 0.0132891 (7 samples)
	maximum = 0.0406697 (7 samples)
Injected flit rate average = 0.0293365 (7 samples)
	minimum = 0.0147356 (7 samples)
	maximum = 0.0651445 (7 samples)
Accepted flit rate average = 0.0293365 (7 samples)
	minimum = 0.0212458 (7 samples)
	maximum = 0.0675378 (7 samples)
Injected packet size average = 1.51103 (7 samples)
Accepted packet size average = 1.51103 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 34 sec (514 sec)
gpgpu_simulation_rate = 16314 (inst/sec)
gpgpu_simulation_rate = 3267 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2943
gpu_sim_insn = 1132352
gpu_ipc =     384.7611
gpu_tot_sim_cycle = 1904843
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.9967
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 236
gpu_stall_icnt2sh    = 8104
partiton_reqs_in_parallel = 64746
partiton_reqs_in_parallel_total    = 2645528
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4228
partiton_reqs_in_parallel_util = 64746
partiton_reqs_in_parallel_util_total    = 2645528
gpu_sim_cycle_parition_util = 2943
gpu_tot_sim_cycle_parition_util    = 120262
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9981
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     219.7778 GB/Sec
L2_BW_total  =       1.9686 GB/Sec
gpu_total_sim_rate=16845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 235, 234, 235, 219, 235, 219, 220, 235, 562, 220, 235, 235, 458, 469, 220, 176, 176, 191, 191, 176, 191, 414, 191, 176, 176, 206, 191, 191, 191, 191, 206, 176, 176, 336, 191, 176, 206, 176, 191, 191, 191, 191, 191, 191, 425, 176, 176, 347, 176, 268, 191, 439, 191, 206, 321, 191, 176, 176, 176, 191, 191, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1744
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:106938	W0_Idle:633207	W0_Scoreboard:1177466	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 299 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 1904842 
mrq_lat_table:3646 	120 	199 	538 	167 	211 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32675 	4447 	86 	879 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	24682 	737 	491 	1402 	9098 	833 	82 	602 	328 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23713 	3045 	1689 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	12 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         9        10         4         3         8 
dram[1]:        12         4         8         8        16        16        16        16         6        12         4         5         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         4         6         8         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         6         8         8         8         8 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12        11 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         8         4         4        12         8 
dram[6]:        15         4        16        10        16        16        16        16         7         7        11         8        14         4        10         8 
dram[7]:         5        20        10         9        16        16        16        16         9        10         5         8         8         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         8         8         6         1        10 
dram[9]:         2        12         9         9        16        16        16        16        15         7        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         5         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1462      1281      3705     25538     27199     31936      1007      1007      1868      1279      3022     27321      3781      4552     33069      2232 
dram[1]:     66572     31901      2853     34504      3726      3726       970       973      1744     17005      4375     15335      3261      1308      5518      4622 
dram[2]:     30290       772     61343      5538      4562     15337     17040     16780     42262       993     18752     22710      5556      5695      4649      2396 
dram[3]:     34814     66238     65956     29916     46212      3726       981     15287     17005      1730     20491     20636     22004     23650      1728      3984 
dram[4]:      2658      4087      4571     31617      3725      3727     15288       973     40335      2419     39840     13082     48325      5940      4180      3660 
dram[5]:      2906      3529      2007      2008      3725      3730     17002       982     16506     66052     61980     23986     22007      3450      5787      2266 
dram[6]:      3457      5059     22499      2357      3725      6142       994      3780      5404     49090     14794     17260      1811      3518      5096     31946 
dram[7]:     67308      7975     18147      2008      3725      3730       987      7850     10002      2812     31382     37365      2230      4507      7025     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      3159     32912     15650     19634     24539      2377     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730       981       973     12369      1485     64868     30524     61611     41821      1677      4462 
dram[10]:     15817     24301     24977      2010      3735      3727     18446       988      2271      2205     19830     63877      1432       856       912     24064 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.666667  4.333333  5.200000  4.200000  5.250000  3.666667  2.692308  2.545455  2.846154  3.285714  6.500000  3.444444  3.125000 
dram[1]:  4.833333  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  2.615385  5.166667  2.235294  3.500000  5.500000  3.750000  5.400000  5.000000 
dram[2]:  4.200000  6.750000  4.000000  5.000000  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.444444  3.153846  2.555556  5.800000  4.200000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.400000  3.875000  4.000000  3.625000  2.375000 
dram[4]:  3.250000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  4.125000  2.466667  3.300000  2.428571  4.000000  3.375000  3.181818 
dram[5]:  5.000000  2.333333  5.666667  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.916667  2.692308  2.166667  5.250000  4.571429  2.875000  5.333333 
dram[6]:  5.400000  5.200000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.750000  2.714286  3.571429  4.800000  3.625000  3.100000 
dram[7]:  5.000000  4.142857  5.375000  5.285714  5.750000  4.800000  5.000000  5.500000  4.500000  3.272727  3.200000  2.615385  2.777778  5.600000  2.545455  5.400000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.500000  5.600000  7.000000  5.750000  6.200000 
dram[9]:  4.857143  3.000000  5.714286  5.250000  3.571429  3.857143  8.500000  8.500000  4.000000  3.222222  3.153846  3.076923  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  3.500000  3.076923  2.214286  6.250000  6.800000  6.666667  3.571429 
average row locality = 4992/1266 = 3.943128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        12         2         3         0         0         7         7         6        11         9        12        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        10         6        11        13 
dram[2]:         9        11        10        12         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        11        11        14         0         3         1         0         5         7         9        10         6        12        11        13 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        14         9        13 
dram[6]:        14        12         9         9         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        15        12        12        12         2         3         0         0         5         9        10        10         9        11         9        12 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8         9        15        13        10        14 
dram[9]:        15         8        13        14         3         1         0         0         3         6        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         8        11        15         8        10 
total reads: 1386
min_bank_accesses = 0!
chip skew: 138/116 = 1.19
average mf latency per bank:
dram[0]:        728       686      2584      2707      9013      8066      3668      4125      1431      1506       845       902       644       456       552       529
dram[1]:        756       482      2956      4793      9466      7674      3691      3848      1604      1622       969       875       583       374       486       527
dram[2]:        507       522      2925      2706      9682      9072      3373      4762      1516      1313       998       742       832       611       428       454
dram[3]:        332       407      3009      2780      8591      8987      4144      3374      1483      2002       971      1344       763       613       687      1049
dram[4]:        674       529      2841      2669     11137      7885      3926      4036      1863      1764      1029       591       516       526       313       566
dram[5]:        527       754      2855      2654      8267      9500      3955      3962      1676      1584       940       796       573       431       395       635
dram[6]:        406       322      2935      3114      9298      7927      3690      3785      1617      1723       936       970       753       471       870       874
dram[7]:        534       485      2657      2731      8330      8077      3828      4089      1907      1435       803       796       672       663       681      2128
dram[8]:        586       882      2827      3135      9500      9598      3674      3862      1569      1855       896       944     11916       384       380       492
dram[9]:        399       614      2636      2577      7793      7359      4244      4229      1910      1590       831       699      1794       617       514       702
dram[10]:       1195      1126      3506      2874      8073      9168      3733      3605      1430      1664       681      1026       598       291       602      1717
maximum mf latency per bank:
dram[0]:        360       372      2880      4895     25104      2965       440       488       489       522       361       365       365       356       361       359
dram[1]:        361       359      2895     37443      2917      2980       425       497       468      3730      2325      2024       360       362       368       361
dram[2]:        360       358      2909      2915      2939      5809       439     15729       467       534       361       378       359       359       365       359
dram[3]:        359       362      2892      2901      2970      2987       448      1155      2019       482       365     16995      3811       369      1306       361
dram[4]:        362       362      2891      2906      2949      4992      2869       474      8091       434       363       441       361       366       359       363
dram[5]:        359       370      2887      2899      2954      3002      1159       453       508       523       364       360      5321       370       375       363
dram[6]:        359       378      2891      2897      2920      2975       424       453       498       511       365       360       362       359       369      6178
dram[7]:        366       360      2886      2896      2919      2959       400      8053      2894       503       387       363       368       360       373     45491
dram[8]:        359      2835      4095      2894      2915      2969       457       459      1247      1167       359       369       379       361       360       359
dram[9]:        361       359      2882      2894      2930      2964       545       546      2354      1495       362       366     45484       376       359       385
dram[10]:      14816     18479     14714      2891      2914      2953       543       543       504       502       359       363       362       362       358     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227074 n_act=118 n_pre=102 n_req=459 n_rd=1344 n_write=123 bw_util=0.01283
n_activity=7734 dram_eff=0.3794
bk0: 84a 228252i bk1: 68a 228296i bk2: 96a 228251i bk3: 80a 228361i bk4: 96a 228403i bk5: 92a 228314i bk6: 84a 228455i bk7: 84a 228351i bk8: 104a 228024i bk9: 112a 227862i bk10: 88a 228264i bk11: 104a 228069i bk12: 56a 228375i bk13: 56a 228383i bk14: 80a 228171i bk15: 60a 228321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0272905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227201 n_act=106 n_pre=90 n_req=428 n_rd=1248 n_write=116 bw_util=0.01193
n_activity=6979 dram_eff=0.3909
bk0: 68a 228367i bk1: 44a 228461i bk2: 84a 228371i bk3: 80a 228301i bk4: 84a 228441i bk5: 104a 228208i bk6: 76a 228505i bk7: 76a 228353i bk8: 108a 227907i bk9: 96a 228106i bk10: 112a 228064i bk11: 100a 228168i bk12: 48a 228458i bk13: 36a 228512i bk14: 64a 228334i bk15: 68a 228342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0243005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227111 n_act=118 n_pre=102 n_req=455 n_rd=1300 n_write=130 bw_util=0.0125
n_activity=7816 dram_eff=0.3659
bk0: 48a 228447i bk1: 64a 228360i bk2: 88a 228287i bk3: 92a 228197i bk4: 80a 228436i bk5: 88a 228253i bk6: 76a 228505i bk7: 80a 228384i bk8: 100a 228028i bk9: 112a 227878i bk10: 124a 227951i bk11: 112a 228077i bk12: 60a 228317i bk13: 68a 228364i bk14: 48a 228408i bk15: 60a 228410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0213585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227103 n_act=117 n_pre=101 n_req=453 n_rd=1316 n_write=124 bw_util=0.01259
n_activity=7844 dram_eff=0.3672
bk0: 48a 228470i bk1: 60a 228394i bk2: 92a 228293i bk3: 104a 228184i bk4: 84a 228362i bk5: 84a 228330i bk6: 72a 228561i bk7: 84a 228323i bk8: 108a 228017i bk9: 92a 228082i bk10: 104a 228159i bk11: 112a 228091i bk12: 76a 228284i bk13: 68a 228298i bk14: 72a 228269i bk15: 56a 228392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0189281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227132 n_act=117 n_pre=101 n_req=445 n_rd=1288 n_write=123 bw_util=0.01234
n_activity=7853 dram_eff=0.3594
bk0: 64a 228329i bk1: 56a 228338i bk2: 88a 228299i bk3: 100a 228241i bk4: 72a 228544i bk5: 96a 228246i bk6: 72a 228520i bk7: 68a 228454i bk8: 104a 228107i bk9: 104a 228110i bk10: 112a 228110i bk11: 92a 228214i bk12: 44a 228426i bk13: 64a 228320i bk14: 64a 228360i bk15: 88a 228186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0185521
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227119 n_act=118 n_pre=102 n_req=447 n_rd=1300 n_write=122 bw_util=0.01243
n_activity=7522 dram_eff=0.3781
bk0: 72a 228333i bk1: 36a 228456i bk2: 96a 228325i bk3: 104a 228180i bk4: 88a 228392i bk5: 84a 228346i bk6: 68a 228570i bk7: 76a 228405i bk8: 92a 228047i bk9: 112a 227946i bk10: 112a 228165i bk11: 108a 227944i bk12: 48a 228462i bk13: 72a 228263i bk14: 56a 228310i bk15: 76a 228333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0199772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227052 n_act=127 n_pre=111 n_req=460 n_rd=1348 n_write=123 bw_util=0.01286
n_activity=7897 dram_eff=0.3725
bk0: 52a 228333i bk1: 56a 228392i bk2: 96a 228349i bk3: 88a 228318i bk4: 84a 228430i bk5: 92a 228235i bk6: 84a 228466i bk7: 80a 228355i bk8: 116a 227870i bk9: 92a 228012i bk10: 124a 227931i bk11: 112a 228086i bk12: 60a 228352i bk13: 56a 228407i bk14: 80a 228311i bk15: 76a 228189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0261583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227080 n_act=115 n_pre=99 n_req=465 n_rd=1336 n_write=131 bw_util=0.01283
n_activity=7635 dram_eff=0.3843
bk0: 60a 228346i bk1: 68a 228328i bk2: 124a 228200i bk3: 100a 228152i bk4: 84a 228452i bk5: 84a 228304i bk6: 80a 228489i bk7: 88a 228348i bk8: 88a 228202i bk9: 108a 227999i bk10: 88a 228256i bk11: 96a 228127i bk12: 64a 228305i bk13: 68a 228388i bk14: 76a 228186i bk15: 60a 228345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0222416
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227196 n_act=107 n_pre=91 n_req=437 n_rd=1240 n_write=127 bw_util=0.01195
n_activity=7686 dram_eff=0.3557
bk0: 56a 228411i bk1: 64a 228415i bk2: 104a 228161i bk3: 88a 228285i bk4: 72a 228535i bk5: 76a 228375i bk6: 76a 228536i bk7: 80a 228336i bk8: 92a 228168i bk9: 88a 228095i bk10: 88a 228242i bk11: 124a 228034i bk12: 52a 228412i bk13: 60a 228426i bk14: 52a 228446i bk15: 68a 228335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0170964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227003 n_act=118 n_pre=102 n_req=488 n_rd=1400 n_write=138 bw_util=0.01345
n_activity=7869 dram_eff=0.3909
bk0: 76a 228273i bk1: 52a 228387i bk2: 108a 228216i bk3: 112a 228099i bk4: 88a 228344i bk5: 104a 228240i bk6: 68a 228539i bk7: 68a 228425i bk8: 84a 228245i bk9: 92a 228154i bk10: 120a 228134i bk11: 108a 227980i bk12: 92a 228205i bk13: 84a 228169i bk14: 64a 228346i bk15: 80a 228218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.020034
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=228761 n_nop=227132 n_act=106 n_pre=90 n_req=455 n_rd=1304 n_write=129 bw_util=0.01253
n_activity=7356 dram_eff=0.3896
bk0: 64a 228371i bk1: 64a 228324i bk2: 96a 228295i bk3: 96a 228272i bk4: 92a 228390i bk5: 76a 228365i bk6: 72a 228515i bk7: 84a 228319i bk8: 108a 228049i bk9: 112a 228030i bk10: 108a 228081i bk11: 92a 228191i bk12: 56a 228349i bk13: 76a 228233i bk14: 48a 228483i bk15: 60a 228291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0182024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3239
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.3995
	minimum = 6
	maximum = 506
Network latency average = 34.9582
	minimum = 6
	maximum = 336
Slowest packet = 68309
Flit latency average = 42.6923
	minimum = 6
	maximum = 335
Slowest flit = 103472
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0463902
	minimum = 0.0326309 (at node 6)
	maximum = 0.245921 (at node 44)
Accepted packet rate average = 0.0463902
	minimum = 0.0326309 (at node 6)
	maximum = 0.245921 (at node 44)
Injected flit rate average = 0.0695853
	minimum = 0.0543848 (at node 6)
	maximum = 0.262237 (at node 44)
Accepted flit rate average= 0.0695853
	minimum = 0.0435078 (at node 6)
	maximum = 0.475527 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.14 (8 samples)
	minimum = 6 (8 samples)
	maximum = 135.75 (8 samples)
Network latency average = 14.6172 (8 samples)
	minimum = 6 (8 samples)
	maximum = 93.25 (8 samples)
Flit latency average = 15.249 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0227868 (8 samples)
	minimum = 0.0157068 (8 samples)
	maximum = 0.0663262 (8 samples)
Accepted packet rate average = 0.0227868 (8 samples)
	minimum = 0.0157068 (8 samples)
	maximum = 0.0663262 (8 samples)
Injected flit rate average = 0.0343676 (8 samples)
	minimum = 0.0196917 (8 samples)
	maximum = 0.089781 (8 samples)
Accepted flit rate average = 0.0343676 (8 samples)
	minimum = 0.0240285 (8 samples)
	maximum = 0.118536 (8 samples)
Injected packet size average = 1.50823 (8 samples)
Accepted packet size average = 1.50823 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 25 sec (565 sec)
gpgpu_simulation_rate = 16845 (inst/sec)
gpgpu_simulation_rate = 3371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20515
gpu_sim_insn = 1536501
gpu_ipc =      74.8965
gpu_tot_sim_cycle = 2148776
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       5.1445
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 14737
gpu_stall_icnt2sh    = 88998
partiton_reqs_in_parallel = 436829
partiton_reqs_in_parallel_total    = 2710274
partiton_level_parallism =      21.2932
partiton_level_parallism_total  =       1.4646
partiton_reqs_in_parallel_util = 436829
partiton_reqs_in_parallel_util_total    = 2710274
gpu_sim_cycle_parition_util = 20515
gpu_tot_sim_cycle_parition_util    = 123205
partiton_level_parallism_util =      21.2932
partiton_level_parallism_util_total  =      21.8975
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     362.8451 GB/Sec
L2_BW_total  =       5.2093 GB/Sec
gpu_total_sim_rate=13597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
515, 365, 581, 258, 463, 258, 242, 243, 258, 754, 490, 504, 258, 816, 698, 671, 342, 472, 410, 332, 552, 214, 437, 214, 358, 358, 229, 214, 396, 214, 382, 476, 444, 199, 607, 214, 421, 450, 382, 525, 214, 355, 214, 214, 447, 448, 199, 199, 654, 199, 291, 330, 462, 214, 229, 553, 307, 327, 447, 199, 332, 214, 214, 402, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 123542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116165
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2491
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174312	W0_Idle:680813	W0_Scoreboard:1684939	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 261 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 215 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 2148738 
mrq_lat_table:6705 	189 	331 	941 	450 	548 	436 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104022 	11386 	332 	881 	1289 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	63812 	6304 	18230 	9147 	14500 	3554 	277 	634 	329 	1288 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50186 	13885 	19895 	667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	22494 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	166 	12 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         8        12        12        12        12        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        12        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:         8        13        20        16        16        16        17        16         6         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12         8        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14         8        15        17        14        21 
dram[8]:        16        13         9        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:      2900      3298      7908     25538     27199     31936      1933      4339      6805      3587      8040     27321      7221      7958     33069      3961 
dram[1]:     66572     31901      4983     34504      4694      3726       970      2376      6521     17005      6688     15335      6335      5092      5518      4622 
dram[2]:     30290      4415     61343      5538      6390     15337     17040     16780     42262      4784     18752     22710      5556      8065      8371      5142 
dram[3]:     34814     66238     65956     29916     46212      4999       981     15287     17005      1730     20491     20636     22004     23650      8275      8362 
dram[4]:      2658      4087      6346     31617      3725      3727     15288       973     40335      3479     39840     13082     48325      5940      4308      5302 
dram[5]:      5599      3529      6195      6942      3725      3730     17002      6417     16506     66052     61980     23986     22007      5642      7367      4636 
dram[6]:      4238      7077     22499      6196      3725      6142       994      3780      6820     49090     14794     17260      8381      7972      5096     31946 
dram[7]:     67308      7975     18147      5061      3725      3730       987      7850     10002      3455     31382     37365      5034      4507      8506     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      5653     32912     15650     19634     24539      5137     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730      5735      1596     12369      6729     64868     30524     61611     41821      8168      8331 
dram[10]:     15817     24301     24977      3823      6111      5908     18446       988      6046      5320     19830     63877      5782      2815      2514     24064 
average row accesses per activate:
dram[0]:  4.062500  3.176471  4.615385  5.818182  3.153846  3.909091  2.833333  3.545455  3.411765  2.772727  3.789474  2.620690  3.411765  5.272727  3.529412  2.600000 
dram[1]:  4.538462  3.529412  4.615385  4.571429  3.307692  3.538461  3.444444  3.090909  2.526316  3.187500  2.518518  3.764706  4.384615  4.200000  3.823529  5.000000 
dram[2]:  3.470588  5.166667  3.722222  3.666667  3.700000  2.500000  2.714286  3.300000  3.105263  3.312500  2.692308  2.818182  3.000000  4.062500  4.142857  4.000000 
dram[3]:  4.384615  4.750000  4.333333  3.473684  3.384615  3.600000  4.714286  3.545455  2.947368  3.000000  3.555556  3.047619  3.222222  3.263158  3.764706  3.611111 
dram[4]:  2.772727  3.166667  4.615385  4.357143  5.000000  3.307692  5.200000  5.000000  2.192308  2.850000  3.000000  2.666667  4.111111  3.380952  3.500000  3.000000 
dram[5]:  4.214286  3.421053  3.823529  4.846154  3.818182  3.384615  3.500000  3.400000  2.650000  2.789474  3.136364  2.357143  4.000000  3.625000  3.368421  3.611111 
dram[6]:  3.105263  4.909091  3.647059  4.333333  3.000000  3.900000  3.000000  2.357143  2.269231  2.500000  2.958333  2.640000  3.812500  4.428571  3.736842  3.529412 
dram[7]:  3.750000  4.200000  4.312500  4.000000  2.833333  3.250000  3.300000  3.076923  3.470588  2.947368  3.050000  2.695652  3.444444  3.866667  3.166667  3.312500 
dram[8]:  3.263158  4.117647  2.850000  4.285714  3.666667  2.714286  5.000000  3.700000  3.117647  2.454545  2.869565  2.760000  5.083333  4.769231  4.636364  3.857143 
dram[9]:  3.705882  3.052632  3.666667  4.000000  2.555556  3.058824  4.111111  3.714286  3.785714  3.800000  3.380952  3.047619  4.538462  3.100000  5.454545  4.266667 
dram[10]:  4.153846  3.500000  3.400000  3.647059  3.076923  3.444444  2.916667  3.272727  3.222222  3.312500  2.640000  3.095238  4.000000  4.500000  4.187500  3.600000 
average row locality = 9718/2819 = 3.447322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        10        17        17        16        16        19        17 
dram[4]:        16        17        16        17         2         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        16 
dram[8]:        17        17        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        16        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2154
min_bank_accesses = 0!
chip skew: 199/192 = 1.04
average mf latency per bank:
dram[0]:       1536      1426      2460      2377      6841      6075      4668      4425      2733      2622      2063      2107      1537      1352      1635      1209
dram[1]:       1626      1301      2760      3031      6073      5818      5002      4342      3018      2638      2143      2190      1583      1107      1478      1363
dram[2]:       1291      1500      2291      2677      6575      6077      4106      5317      2681      2986      2278      2351      1305      1315      1391      1539
dram[3]:       1391      1443      2616      2775      6089      6709      4594      3976      2918      2857      2329      2265      1489      1433      1358      1379
dram[4]:       1315      1123      2629      2612      6398      6109      5526      4528      2801      2865      2137      1948      1269      1292      1219      1418
dram[5]:       1431      1376      2610      2933      6081      6004      4462      5423      2881      3318      1907      2414      1163      1519      1230      1661
dram[6]:       1322      1366      2562      2396      6114      6279      4528      4617      2692      2986      2282      2169      1544      1318      1441      1646
dram[7]:       1477      1361      2690      2639      6740      6234      4813      4323      2697      2963      2154      2140      1283      1238      1202      2356
dram[8]:       1274      1554      2759      2875      6793      6301      4698      4532      2740      2949      1993      2076      6401      1669      1244      1591
dram[9]:       1521      1439      2702      2693      5476      4898      4473      5128      2930      2675      2242      2159      2334      1386      1411      1513
dram[10]:       1812      1666      2694      2716      6120      7388      4567      4405      2909      3064      2167      2287      1572      1422      1400      2010
maximum mf latency per bank:
dram[0]:        571       615      2880      4895     25104      2965       687       488       606       522       701       611       449       503       470       652
dram[1]:        493       499      2895     37443      2917      2980       425       545       555      3730      2325      2024       635       508       669       435
dram[2]:        552       631      2909      2915      2939      5809       558     15729       495      1111       623       515       525       449       456       911
dram[3]:        571       460      2892      2901      2970      2987       464      1155      2019       537       569     16995      3811       648      1306       692
dram[4]:        619       490      2891      2906      2949      4992      2869       474      8091       470       727       613       632       645       507       571
dram[5]:        736       585      2887      2899      2954      3002      1159       543       508       647       559       561      5321       693       530       628
dram[6]:        790       684      2891      2897      2920      2975       465       453       539       768       646       482       774       695       486      6178
dram[7]:        547       685      2886      2896      2919      2959       476      8053      2894       556      1391       438       672       468       589     45491
dram[8]:        555      2835      4095      2894      2915      2969       457       459      1247      1167       534       697       672       515       503       583
dram[9]:        551       469      2882      2894      2930      2964       545       546      2354      1495       805       447     45484       999       924       679
dram[10]:      14816     18479     14714      2891      2914      2953       543       543       648       502       626       566       640       663       478     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263295 n_act=262 n_pre=246 n_req=908 n_rd=2856 n_write=194 bw_util=0.02286
n_activity=13819 dram_eff=0.4414
bk0: 192a 265209i bk1: 152a 265275i bk2: 176a 265427i bk3: 188a 265247i bk4: 152a 265443i bk5: 160a 265464i bk6: 136a 265486i bk7: 156a 265480i bk8: 188a 264794i bk9: 204a 264857i bk10: 216a 264749i bk11: 236a 264557i bk12: 168a 265256i bk13: 164a 264950i bk14: 176a 265095i bk15: 192a 264743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0937632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263503 n_act=238 n_pre=222 n_req=868 n_rd=2696 n_write=194 bw_util=0.02166
n_activity=13062 dram_eff=0.4425
bk0: 172a 265438i bk1: 172a 265477i bk2: 172a 265809i bk3: 188a 265462i bk4: 160a 265579i bk5: 172a 265386i bk6: 124a 265948i bk7: 136a 265610i bk8: 152a 265526i bk9: 160a 265279i bk10: 208a 265028i bk11: 192a 265145i bk12: 164a 265516i bk13: 180a 265285i bk14: 196a 265377i bk15: 148a 265543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.066235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263407 n_act=261 n_pre=245 n_req=879 n_rd=2748 n_write=192 bw_util=0.02203
n_activity=13895 dram_eff=0.4232
bk0: 172a 265571i bk1: 184a 265605i bk2: 200a 265301i bk3: 148a 265596i bk4: 136a 266014i bk5: 168a 265350i bk6: 148a 265629i bk7: 132a 265749i bk8: 196a 265023i bk9: 172a 264926i bk10: 216a 264894i bk11: 184a 264969i bk12: 172a 265425i bk13: 192a 265368i bk14: 168a 265340i bk15: 160a 265500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0575335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263448 n_act=247 n_pre=231 n_req=881 n_rd=2728 n_write=199 bw_util=0.02194
n_activity=13232 dram_eff=0.4424
bk0: 156a 265277i bk1: 164a 265377i bk2: 192a 265151i bk3: 200a 264896i bk4: 164a 265237i bk5: 128a 265647i bk6: 132a 265738i bk7: 148a 265500i bk8: 180a 265118i bk9: 164a 265194i bk10: 188a 265369i bk11: 188a 265268i bk12: 168a 265334i bk13: 184a 265057i bk14: 180a 265122i bk15: 192a 264843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.083649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263283 n_act=273 n_pre=257 n_req=907 n_rd=2844 n_write=196 bw_util=0.02278
n_activity=14166 dram_eff=0.4292
bk0: 180a 265533i bk1: 160a 265393i bk2: 176a 265417i bk3: 176a 265588i bk4: 152a 265912i bk5: 160a 265691i bk6: 100a 266130i bk7: 140a 265807i bk8: 184a 265135i bk9: 188a 265019i bk10: 220a 265025i bk11: 192a 265037i bk12: 228a 264891i bk13: 212a 264883i bk14: 184a 265072i bk15: 192a 264741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0818353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263343 n_act=264 n_pre=248 n_req=895 n_rd=2804 n_write=194 bw_util=0.02247
n_activity=13594 dram_eff=0.4411
bk0: 172a 265425i bk1: 196a 265144i bk2: 192a 265484i bk3: 184a 265471i bk4: 156a 265571i bk5: 164a 265190i bk6: 136a 265488i bk7: 136a 265393i bk8: 172a 264948i bk9: 172a 265328i bk10: 212a 264972i bk11: 200a 264731i bk12: 168a 265365i bk13: 164a 265344i bk14: 188a 265047i bk15: 192a 265025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0885619
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263368 n_act=272 n_pre=256 n_req=887 n_rd=2760 n_write=197 bw_util=0.02216
n_activity=13869 dram_eff=0.4264
bk0: 160a 265502i bk1: 148a 265658i bk2: 184a 265472i bk3: 188a 265508i bk4: 156a 265741i bk5: 144a 265661i bk6: 132a 265772i bk7: 132a 265727i bk8: 196a 265127i bk9: 160a 265185i bk10: 216a 265129i bk11: 200a 265245i bk12: 172a 265545i bk13: 176a 265383i bk14: 220a 265205i bk15: 176a 265232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502711
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263483 n_act=255 n_pre=239 n_req=866 n_rd=2680 n_write=196 bw_util=0.02155
n_activity=13321 dram_eff=0.4318
bk0: 164a 265542i bk1: 188a 265471i bk2: 212a 265471i bk3: 176a 265499i bk4: 124a 265896i bk5: 144a 265723i bk6: 132a 265958i bk7: 160a 265668i bk8: 188a 265385i bk9: 180a 265312i bk10: 176a 265228i bk11: 184a 265250i bk12: 180a 265625i bk13: 160a 265707i bk14: 164a 265575i bk15: 148a 265664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0421505
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263546 n_act=246 n_pre=230 n_req=857 n_rd=2632 n_write=199 bw_util=0.02122
n_activity=13493 dram_eff=0.4196
bk0: 180a 265091i bk1: 212a 265112i bk2: 164a 265518i bk3: 176a 265481i bk4: 120a 266000i bk5: 140a 265627i bk6: 120a 266279i bk7: 148a 265811i bk8: 172a 265513i bk9: 168a 265508i bk10: 200a 265116i bk11: 208a 265156i bk12: 156a 265439i bk13: 184a 265505i bk14: 132a 265442i bk15: 152a 265332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0438519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263371 n_act=250 n_pre=234 n_req=898 n_rd=2800 n_write=198 bw_util=0.02247
n_activity=13189 dram_eff=0.4546
bk0: 184a 265415i bk1: 168a 265417i bk2: 200a 265313i bk3: 176a 265308i bk4: 168a 265409i bk5: 192a 265124i bk6: 148a 265721i bk7: 104a 265898i bk8: 172a 265359i bk9: 172a 265413i bk10: 220a 265053i bk11: 188a 265071i bk12: 172a 265547i bk13: 176a 265099i bk14: 172a 265453i bk15: 188a 265165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0591224
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266853 n_nop=263462 n_act=252 n_pre=236 n_req=872 n_rd=2708 n_write=195 bw_util=0.02176
n_activity=13141 dram_eff=0.4418
bk0: 152a 265863i bk1: 160a 265640i bk2: 196a 265447i bk3: 184a 265449i bk4: 152a 265878i bk5: 116a 265843i bk6: 136a 265764i bk7: 144a 265620i bk8: 184a 265167i bk9: 168a 265517i bk10: 200a 265233i bk11: 188a 265331i bk12: 192a 265099i bk13: 188a 265087i bk14: 196a 265046i bk15: 152a 265221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0605952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3316
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0195
	minimum = 6
	maximum = 482
Network latency average = 19.1678
	minimum = 6
	maximum = 481
Slowest packet = 130961
Flit latency average = 17.5611
	minimum = 6
	maximum = 480
Slowest flit = 201397
Fragmentation average = 0.0175338
	minimum = 0
	maximum = 365
Injected packet rate average = 0.0765662
	minimum = 0.0563518 (at node 27)
	maximum = 0.0914254 (at node 39)
Accepted packet rate average = 0.0765662
	minimum = 0.0563518 (at node 27)
	maximum = 0.0914254 (at node 39)
Injected flit rate average = 0.120334
	minimum = 0.0723408 (at node 27)
	maximum = 0.171785 (at node 39)
Accepted flit rate average= 0.120334
	minimum = 0.104806 (at node 44)
	maximum = 0.160525 (at node 10)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1266 (9 samples)
	minimum = 6 (9 samples)
	maximum = 174.222 (9 samples)
Network latency average = 15.1229 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.333 (9 samples)
Flit latency average = 15.5059 (9 samples)
	minimum = 6 (9 samples)
	maximum = 135.444 (9 samples)
Fragmentation average = 0.0019482 (9 samples)
	minimum = 0 (9 samples)
	maximum = 40.5556 (9 samples)
Injected packet rate average = 0.0287623 (9 samples)
	minimum = 0.0202229 (9 samples)
	maximum = 0.069115 (9 samples)
Accepted packet rate average = 0.0287623 (9 samples)
	minimum = 0.0202229 (9 samples)
	maximum = 0.069115 (9 samples)
Injected flit rate average = 0.0439194 (9 samples)
	minimum = 0.0255416 (9 samples)
	maximum = 0.0988926 (9 samples)
Accepted flit rate average = 0.0439194 (9 samples)
	minimum = 0.0330039 (9 samples)
	maximum = 0.123202 (9 samples)
Injected packet size average = 1.52698 (9 samples)
Accepted packet size average = 1.52698 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 33 sec (813 sec)
gpgpu_simulation_rate = 13597 (inst/sec)
gpgpu_simulation_rate = 2643 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4346
gpu_sim_insn = 1211812
gpu_ipc =     278.8339
gpu_tot_sim_cycle = 2375272
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       5.1641
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 14737
gpu_stall_icnt2sh    = 89002
partiton_reqs_in_parallel = 95612
partiton_reqs_in_parallel_total    = 3147103
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.3652
partiton_reqs_in_parallel_util = 95612
partiton_reqs_in_parallel_util_total    = 3147103
gpu_sim_cycle_parition_util = 4346
gpu_tot_sim_cycle_parition_util    = 143720
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9005
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     221.7588 GB/Sec
L2_BW_total  =       5.1183 GB/Sec
gpu_total_sim_rate=13797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373052
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
587, 437, 653, 330, 535, 330, 314, 315, 315, 826, 562, 576, 330, 888, 770, 743, 378, 508, 446, 368, 588, 250, 473, 235, 394, 394, 265, 250, 432, 250, 418, 512, 480, 235, 643, 250, 457, 486, 418, 561, 250, 391, 250, 250, 483, 484, 235, 235, 690, 235, 327, 366, 498, 250, 265, 589, 343, 363, 483, 235, 368, 250, 250, 438, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 201764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4046
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290765	W0_Idle:731123	W0_Scoreboard:1697196	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 261 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 220 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 2375271 
mrq_lat_table:6705 	189 	331 	941 	450 	548 	436 	116 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112543 	12541 	406 	1124 	1464 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	65531 	6714 	18531 	10778 	18759 	4875 	332 	717 	568 	1438 	8 	3 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51891 	14216 	19907 	667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	30614 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	15 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         8        12        12        12        12        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        12        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:         8        13        20        16        16        16        17        16         6         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12         8        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14         8        15        17        14        21 
dram[8]:        16        13         9        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:      2900      3298      7908     25538     27199     31936      1933      4339      6805      3587      8040     27321      7221      7958     33069      3961 
dram[1]:     66572     31901      4983     34504      4694      3726       970      2376      6521     17005      6688     15335      6335      5092      5518      4622 
dram[2]:     30290      4415     61343      5538      6390     15337     17040     16780     42262      4784     18752     22710      5556      8065      8371      5142 
dram[3]:     34814     66238     65956     29916     46212      4999       981     15287     17005      1730     20491     20636     22004     23650      8275      8362 
dram[4]:      2658      4087      6346     31617      3725      3727     15288       973     40335      3479     39840     13082     48325      5940      4308      5302 
dram[5]:      5599      3529      6195      6942      3725      3730     17002      6417     16506     66052     61980     23986     22007      5642      7367      4636 
dram[6]:      4238      7077     22499      6196      3725      6142       994      3780      6820     49090     14794     17260      8381      7972      5096     31946 
dram[7]:     67308      7975     18147      5061      3725      3730       987      7850     10002      3455     31382     37365      5034      4507      8506     61611 
dram[8]:     21010      3331     17055     21335      3725      3727       973      3519      5653     32912     15650     19634     24539      5137     65676     65589 
dram[9]:      3462     27841     63382     62190      3725      3730      5735      1596     12369      6729     64868     30524     61611     41821      8168      8331 
dram[10]:     15817     24301     24977      3823      6111      5908     18446       988      6046      5320     19830     63877      5782      2815      2514     24064 
average row accesses per activate:
dram[0]:  4.062500  3.176471  4.615385  5.818182  3.153846  3.909091  2.833333  3.545455  3.411765  2.772727  3.789474  2.620690  3.411765  5.272727  3.529412  2.600000 
dram[1]:  4.538462  3.529412  4.615385  4.571429  3.307692  3.538461  3.444444  3.090909  2.526316  3.187500  2.518518  3.764706  4.384615  4.200000  3.823529  5.000000 
dram[2]:  3.470588  5.166667  3.722222  3.666667  3.700000  2.500000  2.714286  3.300000  3.105263  3.312500  2.692308  2.818182  3.000000  4.062500  4.142857  4.000000 
dram[3]:  4.384615  4.750000  4.333333  3.473684  3.384615  3.600000  4.714286  3.545455  2.947368  3.000000  3.555556  3.047619  3.222222  3.263158  3.764706  3.611111 
dram[4]:  2.772727  3.166667  4.615385  4.357143  5.000000  3.307692  5.200000  5.000000  2.192308  2.850000  3.000000  2.666667  4.111111  3.380952  3.500000  3.000000 
dram[5]:  4.214286  3.421053  3.823529  4.846154  3.818182  3.384615  3.500000  3.400000  2.650000  2.789474  3.136364  2.357143  4.000000  3.625000  3.368421  3.611111 
dram[6]:  3.105263  4.909091  3.647059  4.333333  3.000000  3.900000  3.000000  2.357143  2.269231  2.500000  2.958333  2.640000  3.812500  4.428571  3.736842  3.529412 
dram[7]:  3.750000  4.200000  4.312500  4.000000  2.833333  3.250000  3.300000  3.076923  3.470588  2.947368  3.050000  2.695652  3.444444  3.866667  3.166667  3.312500 
dram[8]:  3.263158  4.117647  2.850000  4.285714  3.666667  2.714286  5.000000  3.700000  3.117647  2.454545  2.869565  2.760000  5.083333  4.769231  4.636364  3.857143 
dram[9]:  3.705882  3.052632  3.666667  4.000000  2.555556  3.058824  4.111111  3.714286  3.785714  3.800000  3.380952  3.047619  4.538462  3.100000  5.454545  4.266667 
dram[10]:  4.153846  3.500000  3.400000  3.647059  3.076923  3.444444  2.916667  3.272727  3.222222  3.312500  2.640000  3.095238  4.000000  4.500000  4.187500  3.600000 
average row locality = 9718/2819 = 3.447322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        10        17        17        16        16        19        17 
dram[4]:        16        17        16        17         2         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        16 
dram[8]:        17        17        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        16        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2154
min_bank_accesses = 0!
chip skew: 199/192 = 1.04
average mf latency per bank:
dram[0]:       1536      1426      2863      2806      7763      6899      5344      5018      3053      2922      2223      2271      1537      1352      1635      1209
dram[1]:       1626      1301      3317      3471      6909      6520      5713      5007      3382      2976      2289      2343      1583      1107      1478      1363
dram[2]:       1291      1500      2761      3278      7473      6823      4682      5993      2962      3316      2429      2513      1305      1315      1391      1539
dram[3]:       1391      1443      3235      3258      6794      7497      5275      4543      3243      3195      2503      2426      1489      1433      1358      1379
dram[4]:       1315      1123      3084      3101      7169      6801      6403      5182      3101      3169      2274      2096      1269      1292      1219      1418
dram[5]:       1431      1376      2957      3196      6985      6703      5171      6101      3228      3654      2049      2564      1163      1519      1230      1661
dram[6]:       1322      1366      2786      2593      6975      7065      5208      5297      2976      3321      2423      2321      1544      1318      1441      1646
dram[7]:       1477      1361      2883      2919      7617      6855      5490      4885      3001      3281      2318      2303      1283      1238      1202      2356
dram[8]:       1274      1554      3050      3125      7682      7067      5574      5231      3136      3313      2177      2241     14182      1669      1244      1591
dram[9]:       1521      1439      3019      3044      6149      5369      5103      6013      3257      2959      2378      2309      2334      1386      1411      1513
dram[10]:       1812      1666      3153      3076      6843      8334      5208      5042      3202      3389      2317      2443      1572      1422      1400      2010
maximum mf latency per bank:
dram[0]:        571       615      2880      4895     25104      2965       687       488       606       522       701       611       449       503       470       652
dram[1]:        493       499      2895     37443      2917      2980       425       545       555      3730      2325      2024       635       508       669       435
dram[2]:        552       631      2909      2968      2939      5809       558     15729       495      1111       623       515       525       449       456       911
dram[3]:        571       460      2967      2901      2970      2987       464      1155      2019       537       569     16995      3811       648      1306       692
dram[4]:        619       490      2891      2906      2950      4992      2869       474      8091       470       727       613       632       645       507       571
dram[5]:        736       585      2887      2899      2954      3002      1159       543       508       647       559       561      5321       693       530       628
dram[6]:        790       684      2891      2897      2920      2975       465       453       539       768       646       482       774       695       486      6178
dram[7]:        547       685      2886      2896      2919      2959       476      8053      2894       556      1391       438       672       468       589     45491
dram[8]:        555      2835      4095      2894      2915      2969       457       459      1247      1167       534       697       672       515       503       583
dram[9]:        551       469      2882      2894      2930      2964       545       546      2354      1495       805       447     45484       999       924       679
dram[10]:      14816     18479     14714      2891      2914      2953       543       543       648       502       626       566       640       663       478     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271364 n_act=262 n_pre=246 n_req=908 n_rd=2856 n_write=194 bw_util=0.02219
n_activity=13819 dram_eff=0.4414
bk0: 192a 273278i bk1: 152a 273344i bk2: 176a 273496i bk3: 188a 273316i bk4: 152a 273512i bk5: 160a 273533i bk6: 136a 273555i bk7: 156a 273549i bk8: 188a 272863i bk9: 204a 272926i bk10: 216a 272818i bk11: 236a 272626i bk12: 168a 273325i bk13: 164a 273019i bk14: 176a 273164i bk15: 192a 272812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0910113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271572 n_act=238 n_pre=222 n_req=868 n_rd=2696 n_write=194 bw_util=0.02102
n_activity=13062 dram_eff=0.4425
bk0: 172a 273507i bk1: 172a 273546i bk2: 172a 273878i bk3: 188a 273531i bk4: 160a 273648i bk5: 172a 273455i bk6: 124a 274017i bk7: 136a 273679i bk8: 152a 273595i bk9: 160a 273348i bk10: 208a 273097i bk11: 192a 273214i bk12: 164a 273585i bk13: 180a 273354i bk14: 196a 273446i bk15: 148a 273612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.064291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271476 n_act=261 n_pre=245 n_req=879 n_rd=2748 n_write=192 bw_util=0.02139
n_activity=13895 dram_eff=0.4232
bk0: 172a 273640i bk1: 184a 273674i bk2: 200a 273370i bk3: 148a 273665i bk4: 136a 274083i bk5: 168a 273419i bk6: 148a 273698i bk7: 132a 273818i bk8: 196a 273092i bk9: 172a 272995i bk10: 216a 272963i bk11: 184a 273038i bk12: 172a 273494i bk13: 192a 273437i bk14: 168a 273409i bk15: 160a 273569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0558449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271517 n_act=247 n_pre=231 n_req=881 n_rd=2728 n_write=199 bw_util=0.02129
n_activity=13232 dram_eff=0.4424
bk0: 156a 273346i bk1: 164a 273446i bk2: 192a 273220i bk3: 200a 272965i bk4: 164a 273306i bk5: 128a 273716i bk6: 132a 273807i bk7: 148a 273569i bk8: 180a 273187i bk9: 164a 273263i bk10: 188a 273438i bk11: 188a 273337i bk12: 168a 273403i bk13: 184a 273126i bk14: 180a 273191i bk15: 192a 272912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0811939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271352 n_act=273 n_pre=257 n_req=907 n_rd=2844 n_write=196 bw_util=0.02212
n_activity=14166 dram_eff=0.4292
bk0: 180a 273602i bk1: 160a 273462i bk2: 176a 273486i bk3: 176a 273657i bk4: 152a 273981i bk5: 160a 273760i bk6: 100a 274199i bk7: 140a 273876i bk8: 184a 273204i bk9: 188a 273088i bk10: 220a 273094i bk11: 192a 273106i bk12: 228a 272960i bk13: 212a 272952i bk14: 184a 273141i bk15: 192a 272810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0794334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271412 n_act=264 n_pre=248 n_req=895 n_rd=2804 n_write=194 bw_util=0.02181
n_activity=13594 dram_eff=0.4411
bk0: 172a 273494i bk1: 196a 273213i bk2: 192a 273553i bk3: 184a 273540i bk4: 156a 273640i bk5: 164a 273259i bk6: 136a 273557i bk7: 136a 273462i bk8: 172a 273017i bk9: 172a 273397i bk10: 212a 273041i bk11: 200a 272800i bk12: 168a 273434i bk13: 164a 273413i bk14: 188a 273116i bk15: 192a 273094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0859626
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271437 n_act=272 n_pre=256 n_req=887 n_rd=2760 n_write=197 bw_util=0.02151
n_activity=13869 dram_eff=0.4264
bk0: 160a 273571i bk1: 148a 273727i bk2: 184a 273541i bk3: 188a 273577i bk4: 156a 273810i bk5: 144a 273730i bk6: 132a 273841i bk7: 132a 273796i bk8: 196a 273196i bk9: 160a 273254i bk10: 216a 273198i bk11: 200a 273314i bk12: 172a 273614i bk13: 176a 273452i bk14: 220a 273274i bk15: 176a 273301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0487957
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271552 n_act=255 n_pre=239 n_req=866 n_rd=2680 n_write=196 bw_util=0.02092
n_activity=13321 dram_eff=0.4318
bk0: 164a 273611i bk1: 188a 273540i bk2: 212a 273540i bk3: 176a 273568i bk4: 124a 273965i bk5: 144a 273792i bk6: 132a 274027i bk7: 160a 273737i bk8: 188a 273454i bk9: 180a 273381i bk10: 176a 273297i bk11: 184a 273319i bk12: 180a 273694i bk13: 160a 273776i bk14: 164a 273644i bk15: 148a 273733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0409134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271615 n_act=246 n_pre=230 n_req=857 n_rd=2632 n_write=199 bw_util=0.02059
n_activity=13493 dram_eff=0.4196
bk0: 180a 273160i bk1: 212a 273181i bk2: 164a 273587i bk3: 176a 273550i bk4: 120a 274069i bk5: 140a 273696i bk6: 120a 274348i bk7: 148a 273880i bk8: 172a 273582i bk9: 168a 273577i bk10: 200a 273185i bk11: 208a 273225i bk12: 156a 273508i bk13: 184a 273574i bk14: 132a 273511i bk15: 152a 273401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0425648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271440 n_act=250 n_pre=234 n_req=898 n_rd=2800 n_write=198 bw_util=0.02181
n_activity=13189 dram_eff=0.4546
bk0: 184a 273484i bk1: 168a 273486i bk2: 200a 273382i bk3: 176a 273377i bk4: 168a 273478i bk5: 192a 273193i bk6: 148a 273790i bk7: 104a 273967i bk8: 172a 273428i bk9: 172a 273482i bk10: 220a 273122i bk11: 188a 273140i bk12: 172a 273616i bk13: 176a 273168i bk14: 172a 273522i bk15: 188a 273234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0573872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274922 n_nop=271531 n_act=252 n_pre=236 n_req=872 n_rd=2708 n_write=195 bw_util=0.02112
n_activity=13141 dram_eff=0.4418
bk0: 152a 273932i bk1: 160a 273709i bk2: 196a 273516i bk3: 184a 273518i bk4: 152a 273947i bk5: 116a 273912i bk6: 136a 273833i bk7: 144a 273689i bk8: 184a 273236i bk9: 168a 273586i bk10: 200a 273302i bk11: 188a 273400i bk12: 192a 273168i bk13: 188a 273156i bk14: 196a 273115i bk15: 152a 273290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0588167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3316
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.5731
	minimum = 6
	maximum = 588
Network latency average = 40.7905
	minimum = 6
	maximum = 338
Slowest packet = 238986
Flit latency average = 50.7757
	minimum = 6
	maximum = 337
Slowest flit = 374448
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468032
	minimum = 0.0363636 (at node 1)
	maximum = 0.276525 (at node 44)
Accepted packet rate average = 0.0468032
	minimum = 0.0363636 (at node 1)
	maximum = 0.276525 (at node 44)
Injected flit rate average = 0.0702048
	minimum = 0.052359 (at node 32)
	maximum = 0.287572 (at node 44)
Accepted flit rate average= 0.0702048
	minimum = 0.0437284 (at node 1)
	maximum = 0.542002 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4713 (10 samples)
	minimum = 6 (10 samples)
	maximum = 215.6 (10 samples)
Network latency average = 17.6896 (10 samples)
	minimum = 6 (10 samples)
	maximum = 156.5 (10 samples)
Flit latency average = 19.0329 (10 samples)
	minimum = 6 (10 samples)
	maximum = 155.6 (10 samples)
Fragmentation average = 0.00175338 (10 samples)
	minimum = 0 (10 samples)
	maximum = 36.5 (10 samples)
Injected packet rate average = 0.0305663 (10 samples)
	minimum = 0.021837 (10 samples)
	maximum = 0.0898559 (10 samples)
Accepted packet rate average = 0.0305663 (10 samples)
	minimum = 0.021837 (10 samples)
	maximum = 0.0898559 (10 samples)
Injected flit rate average = 0.046548 (10 samples)
	minimum = 0.0282234 (10 samples)
	maximum = 0.117761 (10 samples)
Accepted flit rate average = 0.046548 (10 samples)
	minimum = 0.0340763 (10 samples)
	maximum = 0.165082 (10 samples)
Injected packet size average = 1.52285 (10 samples)
Accepted packet size average = 1.52285 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 49 sec (889 sec)
gpgpu_simulation_rate = 13797 (inst/sec)
gpgpu_simulation_rate = 2671 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53870
gpu_sim_insn = 2703696
gpu_ipc =      50.1893
gpu_tot_sim_cycle = 2652560
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.6436
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 189865
gpu_stall_icnt2sh    = 756690
partiton_reqs_in_parallel = 1010012
partiton_reqs_in_parallel_total    = 3242715
partiton_level_parallism =      18.7491
partiton_level_parallism_total  =       1.6033
partiton_reqs_in_parallel_util = 1010012
partiton_reqs_in_parallel_util_total    = 3242715
gpu_sim_cycle_parition_util = 53854
gpu_tot_sim_cycle_parition_util    = 148066
partiton_level_parallism_util =      18.7546
partiton_level_parallism_util_total  =      21.0614
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     529.3142 GB/Sec
L2_BW_total  =      15.3329 GB/Sec
gpu_total_sim_rate=8140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1355, 966, 1097, 877, 1174, 912, 960, 964, 709, 1372, 1122, 1279, 821, 1375, 1390, 1290, 777, 784, 660, 645, 777, 462, 746, 499, 720, 721, 538, 565, 831, 541, 557, 804, 818, 538, 1030, 540, 836, 751, 642, 1017, 821, 667, 637, 273, 757, 711, 562, 501, 917, 530, 590, 936, 822, 273, 552, 857, 565, 590, 780, 459, 616, 568, 589, 808, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1131470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1122109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4475
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630404	W0_Idle:827856	W0_Scoreboard:2391337	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 223 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 2652191 
mrq_lat_table:11795 	287 	464 	1192 	834 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353811 	69625 	2535 	1319 	1498 	32 	25 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	90159 	18454 	149095 	78948 	44613 	42900 	1853 	843 	624 	1465 	36 	21 	80 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84460 	71089 	126731 	7592 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	128188 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	269 	25 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        12        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12         8        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14         8        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     13474      8285     12412     25538     27199     31936      9946      7160     18650      9606      9775     27321      9274      7958     33069     12559 
dram[1]:     66572     31901      8617     34504     11668     20383     12561      7194     19113     17005      8774     15335     10920      7831     12949      8121 
dram[2]:     30290      7417     61343     12982     12564     15337     17040     16780     42262      9216     18752     22710      7300      8065      8371     13163 
dram[3]:     34814     66238     65956     29916     46212     11049      6522     20457     17005     16454     20491     20636     22004     23650      9651     12134 
dram[4]:     15368      7669      8705     31617     17089     10901     16553      9979     40335     18400     39840     13082     48325      8100     15224     14937 
dram[5]:     19038      8044     12769     10710     11124     17456     17002     13473     16506     66052     61980     23986     22007      8599     16691     12319 
dram[6]:     14425     13183     22499      9211     14379     12344      9006     11289     11878     49090     14794     17260     11438     10616     12986     31946 
dram[7]:     67308      9223     18147     10621     10148     16925     10721     15653     12125     17353     31382     37365      6688      7165     12645     61611 
dram[8]:     23130     11258     17055     21335      6631     11736      7839      7625      7364     32912     15650     19634     24539      9687     65676     65589 
dram[9]:     12461     27841     63382     62190      6769     12164     14690      9483     12369     10139     64868     30524     61611     41821      8168      9077 
dram[10]:     15817     24301     24977     16547     11666      8989     18446     11684      7617      8706     19830     63877     14071     10132     10953     24064 
average row accesses per activate:
dram[0]:  3.243243  2.951220  2.717949  3.766667  2.793103  2.961539  2.531250  2.566667  2.282051  2.512820  2.690476  2.132076  2.531915  3.125000  2.555556  2.300000 
dram[1]:  3.189189  3.166667  3.058824  3.600000  2.827586  3.200000  2.387097  2.531250  2.875000  3.233333  2.115385  2.972222  3.210526  3.075000  3.025641  3.108108 
dram[2]:  3.424242  3.500000  3.677419  2.942857  2.500000  2.325000  2.500000  2.586207  2.295455  2.512820  2.391304  2.651163  2.645833  3.048780  2.926829  2.974359 
dram[3]:  3.305556  3.593750  3.857143  3.294118  3.307692  3.076923  2.411765  2.962963  2.325581  3.028571  2.627907  2.622222  2.586957  2.622222  2.952381  3.048780 
dram[4]:  2.809524  3.200000  3.057143  2.916667  3.360000  2.925926  3.291667  3.120000  2.450000  2.325000  2.521739  2.150943  3.125000  2.461539  2.733333  2.931818 
dram[5]:  3.289474  2.837209  2.804878  2.900000  2.545455  3.000000  2.724138  2.620690  2.375000  2.487180  2.230769  2.094340  2.777778  2.468085  2.680851  2.976744 
dram[6]:  3.205128  3.606061  3.393939  3.709677  2.724138  2.666667  2.363636  2.228571  2.244444  2.302325  2.622222  2.395833  3.128205  2.652174  2.772727  2.674419 
dram[7]:  2.928571  3.529412  3.142857  4.034483  3.296296  2.766667  2.633333  2.128205  2.615385  2.500000  2.523809  2.340425  2.562500  3.000000  2.813953  2.608696 
dram[8]:  3.250000  3.472222  2.682927  2.944444  3.320000  2.625000  2.366667  2.294118  2.567568  2.450000  2.545455  2.347826  3.194444  3.054054  3.575758  2.813953 
dram[9]:  3.131579  2.707317  3.166667  3.548387  2.315789  2.766667  2.500000  2.323529  2.611111  3.448276  2.756098  2.446809  3.100000  2.717391  2.975000  3.939394 
dram[10]:  3.277778  3.382353  3.437500  3.531250  2.928571  2.925926  2.531250  2.580645  3.212121  2.757576  2.333333  2.400000  3.073171  3.000000  3.073171  2.545455 
average row locality = 18561/6610 = 2.808018
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:       3203      3496      3991      4128      6242      6182      7783      8839      8224      8559      6977      7569      3430      3338      3538      3383
dram[1]:       3095      3253      4130      4707      5930      6635      8324      8457      7743      7597      6912      7520      3569      3436      3014      3208
dram[2]:       3009      3494      3772      3979      5456      5465      7254      7966      7583      7912      7083      6505      3060      2980      3007      3176
dram[3]:       3012      3368      4205      4408      5757      5613      7892      8404      8016      7547      7369      6989      3506      3494      3170      3257
dram[4]:       3477      3036      4370      4449      5820      5985      7894      8185      8746      8401      7204      6216      3805      3447      3232      2996
dram[5]:       3065      3143      4022      4467      5978      5556      8486      8646      7978      8495      6570      6904      2925      3175      2950      3395
dram[6]:       2978      3380      3853      3949      6234      5918      8265      7974      7571      8003      6756      7355      3163      3518      3219      3453
dram[7]:       3306      3247      4137      3894      5426      5958      7998      7981      7727      8341      7228      7144      3240      3128      3230      3783
dram[8]:       3043      3132      3840      3885      5460      5560      8538      7575      8227      8015      7012      6968     10017      3208      3128      3303
dram[9]:       3355      3246      4147      4023      5587      5557      8324      7617      8782      7676      7099      6781      3758      3265      3499      3168
dram[10]:       3284      3124      4375      4117      5816      5823      7847      8056      7685      8075      6915      6874      3266      3299      3186      3436
maximum mf latency per bank:
dram[0]:       1198     25576      5868      4895     25104      2965     26837       942       811     28251      6758       672     22224      1863      9472      9712
dram[1]:        575      1980      2895     37443      7590     26666     26807     26813      2420      3730     25429     25484     22430     26431       669       591
dram[2]:       1086     23781      2909      2968      2939      5809       989     15729     28327     28355       954      4969      1546      1575       742       911
dram[3]:      10293     22664      2967      2901      3947      2987     26594     26620     27249      2540     24311     24325     12190     26439      1306     11423
dram[4]:      28105       729      3491     27047      2950      5790      2869     27301     28022     28033     24326      2666     26536     26527     14437     11291
dram[5]:        736      9353     21649     29941     26689      3002     27252     27173     25096     28043     24336     24325      5321      2134       641     25520
dram[6]:        986     22162      2891      2897      2920      2975     27141       974     25076     25814      6008     23189      1851     16398       856      6178
dram[7]:      23481     16236      2886      7175      4061      4149     27149     27049     27638     28351     24005     26002     16357      2138     14348     45491
dram[8]:       1503      2835      7168      2894      2915      2969     27003       746     28290     25821     30706     24512       890       811      8010      8050
dram[9]:       9135      1172      2882      7337      2930      2964     27024       788      8323      8340      1036     24495     45484     12569      7916     24619
dram[10]:      14816     18479     14714      5886      2914      2953       967     23251      8322       828      2386       756      1148     17156       617     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367655 n_act=620 n_pre=604 n_req=1663 n_rd=5876 n_write=194 bw_util=0.03238
n_activity=26373 dram_eff=0.4603
bk0: 412a 370985i bk1: 420a 370748i bk2: 360a 370894i bk3: 384a 370741i bk4: 312a 370898i bk5: 296a 370939i bk6: 324a 370778i bk7: 308a 370801i bk8: 312a 369956i bk9: 352a 370405i bk10: 380a 370690i bk11: 384a 370616i bk12: 412a 371011i bk13: 432a 370153i bk14: 396a 370775i bk15: 392a 370350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.259947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367851 n_act=558 n_pre=542 n_req=1645 n_rd=5804 n_write=194 bw_util=0.03199
n_activity=25583 dram_eff=0.4689
bk0: 408a 370691i bk1: 388a 371402i bk2: 348a 371965i bk3: 364a 371171i bk4: 316a 370865i bk5: 308a 370981i bk6: 296a 371219i bk7: 324a 370645i bk8: 328a 370614i bk9: 344a 370362i bk10: 376a 370850i bk11: 364a 371046i bk12: 424a 371117i bk13: 420a 371205i bk14: 408a 370953i bk15: 388a 371125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.291901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367527 n_act=611 n_pre=595 n_req=1698 n_rd=6024 n_write=192 bw_util=0.03316
n_activity=26543 dram_eff=0.4684
bk0: 388a 370785i bk1: 412a 370436i bk2: 388a 370520i bk3: 340a 370546i bk4: 328a 370666i bk5: 360a 370002i bk6: 336a 370517i bk7: 300a 370521i bk8: 364a 370057i bk9: 352a 370113i bk10: 376a 370637i bk11: 392a 370227i bk12: 440a 370728i bk13: 432a 370557i bk14: 416a 370838i bk15: 400a 370358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317953
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367579 n_act=583 n_pre=567 n_req=1705 n_rd=6020 n_write=200 bw_util=0.03318
n_activity=26507 dram_eff=0.4693
bk0: 404a 370335i bk1: 396a 370415i bk2: 364a 370626i bk3: 384a 370105i bk4: 332a 370398i bk5: 304a 370460i bk6: 328a 370372i bk7: 312a 370466i bk8: 356a 369997i bk9: 380a 369689i bk10: 384a 369836i bk11: 404a 370368i bk12: 412a 369953i bk13: 408a 370054i bk14: 420a 369855i bk15: 432a 369939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367589 n_act=609 n_pre=593 n_req=1688 n_rd=5960 n_write=198 bw_util=0.03285
n_activity=26879 dram_eff=0.4582
bk0: 408a 371574i bk1: 380a 371212i bk2: 364a 370800i bk3: 352a 370943i bk4: 320a 371198i bk5: 304a 371035i bk6: 312a 371185i bk7: 312a 371018i bk8: 348a 371034i bk9: 332a 370874i bk10: 396a 371070i bk11: 392a 371067i bk12: 432a 371048i bk13: 440a 370683i bk14: 424a 370709i bk15: 444a 370329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367379 n_act=648 n_pre=632 n_req=1718 n_rd=6096 n_write=194 bw_util=0.03355
n_activity=27596 dram_eff=0.4559
bk0: 436a 370242i bk1: 424a 370305i bk2: 392a 370873i bk3: 396a 370190i bk4: 324a 370703i bk5: 336a 370286i bk6: 312a 370620i bk7: 304a 370607i bk8: 340a 370367i bk9: 348a 370289i bk10: 400a 370621i bk11: 380a 370686i bk12: 428a 370581i bk13: 396a 371101i bk14: 436a 370272i bk15: 444a 370366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.254669
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367524 n_act=616 n_pre=600 n_req=1700 n_rd=6012 n_write=197 bw_util=0.03312
n_activity=27049 dram_eff=0.4591
bk0: 424a 370795i bk1: 408a 370795i bk2: 384a 370614i bk3: 388a 370424i bk4: 304a 370995i bk5: 308a 370684i bk6: 312a 370594i bk7: 312a 370717i bk8: 364a 370805i bk9: 356a 370331i bk10: 404a 370660i bk11: 396a 370679i bk12: 416a 371079i bk13: 416a 370766i bk14: 424a 370611i bk15: 396a 370513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367506 n_act=611 n_pre=595 n_req=1707 n_rd=6040 n_write=197 bw_util=0.03327
n_activity=26829 dram_eff=0.4649
bk0: 416a 370266i bk1: 416a 370280i bk2: 376a 370877i bk3: 404a 370701i bk4: 344a 370742i bk5: 320a 370718i bk6: 316a 370972i bk7: 332a 370702i bk8: 360a 370673i bk9: 336a 370627i bk10: 356a 370857i bk11: 376a 370601i bk12: 424a 370755i bk13: 432a 370414i bk14: 420a 370438i bk15: 412a 370010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367777 n_act=586 n_pre=570 n_req=1654 n_rd=5816 n_write=200 bw_util=0.03209
n_activity=25725 dram_eff=0.4677
bk0: 400a 370630i bk1: 428a 370374i bk2: 376a 370452i bk3: 360a 370585i bk4: 320a 371111i bk5: 324a 370661i bk6: 284a 371144i bk7: 312a 370616i bk8: 340a 370521i bk9: 344a 370220i bk10: 384a 370556i bk11: 364a 370629i bk12: 372a 370530i bk13: 388a 370704i bk14: 400a 370139i bk15: 420a 369847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315446
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367559 n_act=592 n_pre=576 n_req=1704 n_rd=6024 n_write=198 bw_util=0.03319
n_activity=25812 dram_eff=0.4821
bk0: 408a 370174i bk1: 380a 370652i bk2: 392a 370353i bk3: 376a 370500i bk4: 336a 370230i bk5: 316a 371233i bk6: 320a 370568i bk7: 316a 370214i bk8: 336a 370676i bk9: 344a 370412i bk10: 388a 370257i bk11: 392a 370220i bk12: 432a 370387i bk13: 428a 369678i bk14: 408a 370026i bk15: 452a 369703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374949 n_nop=367686 n_act=577 n_pre=561 n_req=1679 n_rd=5928 n_write=197 bw_util=0.03267
n_activity=25863 dram_eff=0.4736
bk0: 408a 370747i bk1: 388a 370500i bk2: 364a 370595i bk3: 388a 370029i bk4: 320a 370762i bk5: 308a 370406i bk6: 320a 370463i bk7: 320a 370516i bk8: 376a 370080i bk9: 320a 370427i bk10: 384a 370309i bk11: 360a 371375i bk12: 440a 370545i bk13: 416a 370419i bk14: 432a 370567i bk15: 384a 370297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.189
	minimum = 6
	maximum = 748
Network latency average = 34.563
	minimum = 6
	maximum = 702
Slowest packet = 266101
Flit latency average = 29.2193
	minimum = 6
	maximum = 702
Slowest flit = 412553
Fragmentation average = 0.0539485
	minimum = 0
	maximum = 511
Injected packet rate average = 0.11169
	minimum = 0.0816789 (at node 17)
	maximum = 0.129916 (at node 29)
Accepted packet rate average = 0.11169
	minimum = 0.0816789 (at node 17)
	maximum = 0.129916 (at node 29)
Injected flit rate average = 0.191047
	minimum = 0.108271 (at node 17)
	maximum = 0.277476 (at node 29)
Accepted flit rate average= 0.191047
	minimum = 0.165205 (at node 30)
	maximum = 0.266357 (at node 1)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6274 (11 samples)
	minimum = 6 (11 samples)
	maximum = 264 (11 samples)
Network latency average = 19.2236 (11 samples)
	minimum = 6 (11 samples)
	maximum = 206.091 (11 samples)
Flit latency average = 19.959 (11 samples)
	minimum = 6 (11 samples)
	maximum = 205.273 (11 samples)
Fragmentation average = 0.00649839 (11 samples)
	minimum = 0 (11 samples)
	maximum = 79.6364 (11 samples)
Injected packet rate average = 0.0379412 (11 samples)
	minimum = 0.0272772 (11 samples)
	maximum = 0.0934977 (11 samples)
Accepted packet rate average = 0.0379412 (11 samples)
	minimum = 0.0272772 (11 samples)
	maximum = 0.0934977 (11 samples)
Injected flit rate average = 0.0596843 (11 samples)
	minimum = 0.0355004 (11 samples)
	maximum = 0.13228 (11 samples)
Accepted flit rate average = 0.0596843 (11 samples)
	minimum = 0.0459971 (11 samples)
	maximum = 0.174289 (11 samples)
Injected packet size average = 1.57307 (11 samples)
Accepted packet size average = 1.57307 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 39 sec (1839 sec)
gpgpu_simulation_rate = 8140 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4238
gpu_sim_insn = 1431682
gpu_ipc =     337.8202
gpu_tot_sim_cycle = 2878948
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.6971
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 189865
gpu_stall_icnt2sh    = 756698
partiton_reqs_in_parallel = 93236
partiton_reqs_in_parallel_total    = 4252727
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5096
partiton_reqs_in_parallel_util = 93236
partiton_reqs_in_parallel_util_total    = 4252727
gpu_sim_cycle_parition_util = 4238
gpu_tot_sim_cycle_parition_util    = 201920
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.0807
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     229.0203 GB/Sec
L2_BW_total  =      14.4644 GB/Sec
gpu_total_sim_rate=8542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1391, 1002, 1133, 913, 1210, 948, 996, 1000, 745, 1408, 1158, 1315, 857, 1411, 1426, 1326, 813, 820, 696, 681, 813, 498, 782, 535, 756, 757, 574, 601, 867, 577, 593, 840, 854, 574, 1066, 576, 872, 787, 678, 1053, 857, 703, 673, 309, 793, 747, 598, 537, 953, 566, 626, 972, 858, 309, 588, 893, 601, 626, 816, 495, 652, 604, 625, 844, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1210129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1200768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4475
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1749147	W0_Idle:879054	W0_Scoreboard:2403838	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 45491 
averagemflatency = 223 
max_icnt2mem_latency = 45245 
max_icnt2sh_latency = 2878947 
mrq_lat_table:11795 	287 	464 	1192 	834 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362915 	70761 	2535 	1319 	1498 	32 	25 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	91944 	18918 	149391 	80646 	49255 	44252 	1856 	843 	624 	1465 	36 	21 	80 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	86164 	71429 	126735 	7592 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	136380 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	25 	1 	3 	10 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        12        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12         8        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14         8        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     13474      8285     12412     25538     27199     31936      9946      7160     18650      9606      9775     27321      9274      7958     33069     12559 
dram[1]:     66572     31901      8617     34504     11668     20383     12561      7194     19113     17005      8774     15335     10920      7831     12949      8121 
dram[2]:     30290      7417     61343     12982     12564     15337     17040     16780     42262      9216     18752     22710      7300      8065      8371     13163 
dram[3]:     34814     66238     65956     29916     46212     11049      6522     20457     17005     16454     20491     20636     22004     23650      9651     12134 
dram[4]:     15368      7669      8705     31617     17089     10901     16553      9979     40335     18400     39840     13082     48325      8100     15224     14937 
dram[5]:     19038      8044     12769     10710     11124     17456     17002     13473     16506     66052     61980     23986     22007      8599     16691     12319 
dram[6]:     14425     13183     22499      9211     14379     12344      9006     11289     11878     49090     14794     17260     11438     10616     12986     31946 
dram[7]:     67308      9223     18147     10621     10148     16925     10721     15653     12125     17353     31382     37365      6688      7165     12645     61611 
dram[8]:     23130     11258     17055     21335      6631     11736      7839      7625      7364     32912     15650     19634     24539      9687     65676     65589 
dram[9]:     12461     27841     63382     62190      6769     12164     14690      9483     12369     10139     64868     30524     61611     41821      8168      9077 
dram[10]:     15817     24301     24977     16547     11666      8989     18446     11684      7617      8706     19830     63877     14071     10132     10953     24064 
average row accesses per activate:
dram[0]:  3.243243  2.951220  2.717949  3.766667  2.793103  2.961539  2.531250  2.566667  2.282051  2.512820  2.690476  2.132076  2.531915  3.125000  2.555556  2.300000 
dram[1]:  3.189189  3.166667  3.058824  3.600000  2.827586  3.200000  2.387097  2.531250  2.875000  3.233333  2.115385  2.972222  3.210526  3.075000  3.025641  3.108108 
dram[2]:  3.424242  3.500000  3.677419  2.942857  2.500000  2.325000  2.500000  2.586207  2.295455  2.512820  2.391304  2.651163  2.645833  3.048780  2.926829  2.974359 
dram[3]:  3.305556  3.593750  3.857143  3.294118  3.307692  3.076923  2.411765  2.962963  2.325581  3.028571  2.627907  2.622222  2.586957  2.622222  2.952381  3.048780 
dram[4]:  2.809524  3.200000  3.057143  2.916667  3.360000  2.925926  3.291667  3.120000  2.450000  2.325000  2.521739  2.150943  3.125000  2.461539  2.733333  2.931818 
dram[5]:  3.289474  2.837209  2.804878  2.900000  2.545455  3.000000  2.724138  2.620690  2.375000  2.487180  2.230769  2.094340  2.777778  2.468085  2.680851  2.976744 
dram[6]:  3.205128  3.606061  3.393939  3.709677  2.724138  2.666667  2.363636  2.228571  2.244444  2.302325  2.622222  2.395833  3.128205  2.652174  2.772727  2.674419 
dram[7]:  2.928571  3.529412  3.142857  4.034483  3.296296  2.766667  2.633333  2.128205  2.615385  2.500000  2.523809  2.340425  2.562500  3.000000  2.813953  2.608696 
dram[8]:  3.250000  3.472222  2.682927  2.944444  3.320000  2.625000  2.366667  2.294118  2.567568  2.450000  2.545455  2.347826  3.194444  3.054054  3.575758  2.813953 
dram[9]:  3.131579  2.707317  3.166667  3.548387  2.315789  2.766667  2.500000  2.323529  2.611111  3.448276  2.756098  2.446809  3.100000  2.717391  2.975000  3.939394 
dram[10]:  3.277778  3.382353  3.437500  3.531250  2.928571  2.925926  2.531250  2.580645  3.212121  2.757576  2.333333  2.400000  3.073171  3.000000  3.073171  2.545455 
average row locality = 18561/6610 = 2.808018
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:       3203      3496      4041      4182      6405      6348      8072      9143      8423      8743      7079      7677      3430      3338      3538      3383
dram[1]:       3095      3253      4185      4760      6086      6798      8631      8733      7940      7782      7008      7612      3569      3436      3014      3208
dram[2]:       3009      3494      3825      4045      5612      5612      7521      8265      7756      8092      7177      6596      3060      2980      3007      3176
dram[3]:       3012      3368      4265      4465      5913      5777      8165      8690      8201      7717      7473      7078      3506      3494      3170      3257
dram[4]:       3477      3036      4427      4511      5971      6141      8179      8470      8916      8585      7288      6306      3805      3447      3232      2996
dram[5]:       3065      3143      4079      4529      6141      5721      8798      8961      8177      8678      6656      6995      2925      3175      2950      3395
dram[6]:       2978      3380      3913      4008      6415      6096      8559      8270      7739      8174      6840      7441      3163      3518      3219      3453
dram[7]:       3306      3247      4191      3947      5577      6120      8290      8254      7905      8525      7321      7236      3240      3128      3230      3783
dram[8]:       3043      3132      3905      3952      5658      5738      8913      7900      8444      8215      7121      7076     14147      3208      3128      3303
dram[9]:       3355      3246      4200      4082      5750      5727      8610      7914      8972      7846      7186      6865      3758      3265      3499      3168
dram[10]:       3284      3124      4433      4177      5981      5996      8132      8345      7850      8263      7004      6972      3266      3299      3186      3436
maximum mf latency per bank:
dram[0]:       1198     25576      5868      4895     25104      2965     26837       942       811     28251      6758       672     22224      1863      9472      9712
dram[1]:        575      1980      2895     37443      7590     26666     26807     26813      2420      3730     25429     25484     22430     26431       669       591
dram[2]:       1086     23781      2909      2968      2939      5809       989     15729     28327     28355       954      4969      1546      1575       742       911
dram[3]:      10293     22664      2967      2901      3947      2987     26594     26620     27249      2540     24311     24325     12190     26439      1306     11423
dram[4]:      28105       729      3491     27047      2950      5790      2869     27301     28022     28033     24326      2666     26536     26527     14437     11291
dram[5]:        736      9353     21649     29941     26689      3002     27252     27173     25096     28043     24336     24325      5321      2134       641     25520
dram[6]:        986     22162      2891      2897      2920      2975     27141       974     25076     25814      6008     23189      1851     16398       856      6178
dram[7]:      23481     16236      2886      7175      4061      4149     27149     27049     27638     28351     24005     26002     16357      2138     14348     45491
dram[8]:       1503      2835      7168      2894      2915      2969     27003       746     28290     25821     30706     24512       890       811      8010      8050
dram[9]:       9135      1172      2882      7337      2930      2964     27024       788      8323      8340      1036     24495     45484     12569      7916     24619
dram[10]:      14816     18479     14714      5886      2914      2953       967     23251      8322       828      2386       756      1148     17156       617     22827
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375523 n_act=620 n_pre=604 n_req=1663 n_rd=5876 n_write=194 bw_util=0.03171
n_activity=26373 dram_eff=0.4603
bk0: 412a 378853i bk1: 420a 378616i bk2: 360a 378762i bk3: 384a 378609i bk4: 312a 378766i bk5: 296a 378807i bk6: 324a 378646i bk7: 308a 378669i bk8: 312a 377824i bk9: 352a 378273i bk10: 380a 378558i bk11: 384a 378484i bk12: 412a 378879i bk13: 432a 378021i bk14: 396a 378643i bk15: 392a 378218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.254605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375719 n_act=558 n_pre=542 n_req=1645 n_rd=5804 n_write=194 bw_util=0.03134
n_activity=25583 dram_eff=0.4689
bk0: 408a 378559i bk1: 388a 379270i bk2: 348a 379833i bk3: 364a 379039i bk4: 316a 378733i bk5: 308a 378849i bk6: 296a 379087i bk7: 324a 378513i bk8: 328a 378482i bk9: 344a 378230i bk10: 376a 378718i bk11: 364a 378914i bk12: 424a 378985i bk13: 420a 379073i bk14: 408a 378821i bk15: 388a 378993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.285902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375395 n_act=611 n_pre=595 n_req=1698 n_rd=6024 n_write=192 bw_util=0.03248
n_activity=26543 dram_eff=0.4684
bk0: 388a 378653i bk1: 412a 378304i bk2: 388a 378388i bk3: 340a 378414i bk4: 328a 378534i bk5: 360a 377870i bk6: 336a 378385i bk7: 300a 378389i bk8: 364a 377925i bk9: 352a 377981i bk10: 376a 378505i bk11: 392a 378095i bk12: 440a 378596i bk13: 432a 378425i bk14: 416a 378706i bk15: 400a 378226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375447 n_act=583 n_pre=567 n_req=1705 n_rd=6020 n_write=200 bw_util=0.0325
n_activity=26507 dram_eff=0.4693
bk0: 404a 378203i bk1: 396a 378283i bk2: 364a 378494i bk3: 384a 377973i bk4: 332a 378266i bk5: 304a 378328i bk6: 328a 378240i bk7: 312a 378334i bk8: 356a 377865i bk9: 380a 377557i bk10: 384a 377704i bk11: 404a 378236i bk12: 412a 377821i bk13: 408a 377922i bk14: 420a 377723i bk15: 432a 377807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375457 n_act=609 n_pre=593 n_req=1688 n_rd=5960 n_write=198 bw_util=0.03217
n_activity=26879 dram_eff=0.4582
bk0: 408a 379442i bk1: 380a 379080i bk2: 364a 378668i bk3: 352a 378811i bk4: 320a 379066i bk5: 304a 378903i bk6: 312a 379053i bk7: 312a 378886i bk8: 348a 378902i bk9: 332a 378742i bk10: 396a 378938i bk11: 392a 378935i bk12: 432a 378916i bk13: 440a 378551i bk14: 424a 378577i bk15: 444a 378197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375247 n_act=648 n_pre=632 n_req=1718 n_rd=6096 n_write=194 bw_util=0.03286
n_activity=27596 dram_eff=0.4559
bk0: 436a 378110i bk1: 424a 378173i bk2: 392a 378741i bk3: 396a 378058i bk4: 324a 378571i bk5: 336a 378154i bk6: 312a 378488i bk7: 304a 378475i bk8: 340a 378235i bk9: 348a 378157i bk10: 400a 378489i bk11: 380a 378554i bk12: 428a 378449i bk13: 396a 378969i bk14: 436a 378140i bk15: 444a 378234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.249435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375392 n_act=616 n_pre=600 n_req=1700 n_rd=6012 n_write=197 bw_util=0.03244
n_activity=27049 dram_eff=0.4591
bk0: 424a 378663i bk1: 408a 378663i bk2: 384a 378482i bk3: 388a 378292i bk4: 304a 378863i bk5: 308a 378552i bk6: 312a 378462i bk7: 312a 378585i bk8: 364a 378673i bk9: 356a 378199i bk10: 404a 378528i bk11: 396a 378547i bk12: 416a 378947i bk13: 416a 378634i bk14: 424a 378479i bk15: 396a 378381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317465
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375374 n_act=611 n_pre=595 n_req=1707 n_rd=6040 n_write=197 bw_util=0.03258
n_activity=26829 dram_eff=0.4649
bk0: 416a 378134i bk1: 416a 378148i bk2: 376a 378745i bk3: 404a 378569i bk4: 344a 378610i bk5: 320a 378586i bk6: 316a 378840i bk7: 332a 378570i bk8: 360a 378541i bk9: 336a 378495i bk10: 356a 378725i bk11: 376a 378469i bk12: 424a 378623i bk13: 432a 378282i bk14: 420a 378306i bk15: 412a 377878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375645 n_act=586 n_pre=570 n_req=1654 n_rd=5816 n_write=200 bw_util=0.03143
n_activity=25725 dram_eff=0.4677
bk0: 400a 378498i bk1: 428a 378242i bk2: 376a 378320i bk3: 360a 378453i bk4: 320a 378979i bk5: 324a 378529i bk6: 284a 379012i bk7: 312a 378484i bk8: 340a 378389i bk9: 344a 378088i bk10: 384a 378424i bk11: 364a 378497i bk12: 372a 378398i bk13: 388a 378572i bk14: 400a 378007i bk15: 420a 377715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308962
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375427 n_act=592 n_pre=576 n_req=1704 n_rd=6024 n_write=198 bw_util=0.03251
n_activity=25812 dram_eff=0.4821
bk0: 408a 378042i bk1: 380a 378520i bk2: 392a 378221i bk3: 376a 378368i bk4: 336a 378098i bk5: 316a 379101i bk6: 320a 378436i bk7: 316a 378082i bk8: 336a 378544i bk9: 344a 378280i bk10: 388a 378125i bk11: 392a 378088i bk12: 432a 378255i bk13: 428a 377546i bk14: 408a 377894i bk15: 452a 377571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361207
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382817 n_nop=375554 n_act=577 n_pre=561 n_req=1679 n_rd=5928 n_write=197 bw_util=0.032
n_activity=25863 dram_eff=0.4736
bk0: 408a 378615i bk1: 388a 378368i bk2: 364a 378463i bk3: 388a 377897i bk4: 320a 378630i bk5: 308a 378274i bk6: 320a 378331i bk7: 320a 378384i bk8: 376a 377948i bk9: 320a 378295i bk10: 384a 378177i bk11: 360a 379243i bk12: 440a 378413i bk13: 416a 378287i bk14: 432a 378435i bk15: 384a 378165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.6226
	minimum = 6
	maximum = 589
Network latency average = 41.4071
	minimum = 6
	maximum = 338
Slowest packet = 861146
Flit latency average = 51.4
	minimum = 6
	maximum = 337
Slowest flit = 1431998
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0483361
	minimum = 0.0377626 (at node 0)
	maximum = 0.286051 (at node 44)
Accepted packet rate average = 0.0483361
	minimum = 0.0377626 (at node 0)
	maximum = 0.286051 (at node 44)
Injected flit rate average = 0.0725041
	minimum = 0.0542837 (at node 30)
	maximum = 0.29738 (at node 44)
Accepted flit rate average= 0.0725041
	minimum = 0.0453151 (at node 0)
	maximum = 0.560774 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4604 (12 samples)
	minimum = 6 (12 samples)
	maximum = 291.083 (12 samples)
Network latency average = 21.0722 (12 samples)
	minimum = 6 (12 samples)
	maximum = 217.083 (12 samples)
Flit latency average = 22.579 (12 samples)
	minimum = 6 (12 samples)
	maximum = 216.25 (12 samples)
Fragmentation average = 0.00595686 (12 samples)
	minimum = 0 (12 samples)
	maximum = 73 (12 samples)
Injected packet rate average = 0.0388074 (12 samples)
	minimum = 0.028151 (12 samples)
	maximum = 0.109544 (12 samples)
Accepted packet rate average = 0.0388074 (12 samples)
	minimum = 0.028151 (12 samples)
	maximum = 0.109544 (12 samples)
Injected flit rate average = 0.0607526 (12 samples)
	minimum = 0.0370657 (12 samples)
	maximum = 0.146038 (12 samples)
Accepted flit rate average = 0.0607526 (12 samples)
	minimum = 0.0459402 (12 samples)
	maximum = 0.206496 (12 samples)
Injected packet size average = 1.56549 (12 samples)
Accepted packet size average = 1.56549 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 0 sec (1920 sec)
gpgpu_simulation_rate = 8542 (inst/sec)
gpgpu_simulation_rate = 1499 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87327
gpu_sim_insn = 4962251
gpu_ipc =      56.8238
gpu_tot_sim_cycle = 3189693
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.6978
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 725255
gpu_stall_icnt2sh    = 2335741
partiton_reqs_in_parallel = 1385804
partiton_reqs_in_parallel_total    = 4345963
partiton_level_parallism =      15.8691
partiton_level_parallism_total  =       1.7970
partiton_reqs_in_parallel_util = 1385804
partiton_reqs_in_parallel_util_total    = 4345963
gpu_sim_cycle_parition_util = 86936
gpu_tot_sim_cycle_parition_util    = 206158
partiton_level_parallism_util =      15.9405
partiton_level_parallism_util_total  =      19.5561
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     568.3957 GB/Sec
L2_BW_total  =      28.6167 GB/Sec
gpu_total_sim_rate=5895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2000, 1647, 1846, 1562, 1749, 1573, 1589, 1693, 1399, 2012, 1698, 1872, 1457, 2127, 2051, 1996, 1163, 1083, 1004, 971, 1147, 827, 1115, 848, 1022, 1025, 854, 984, 1199, 899, 886, 1157, 1142, 826, 1369, 894, 1134, 1059, 972, 1425, 1242, 1019, 1029, 640, 1082, 1095, 863, 903, 1273, 854, 1006, 1247, 1142, 586, 866, 1220, 892, 935, 1104, 896, 880, 906, 876, 1083, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3147916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3122487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20543
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4072430	W0_Idle:957743	W0_Scoreboard:4090989	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 543 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 3189219 
mrq_lat_table:15275 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	719879 	223670 	3502 	3717 	2569 	644 	948 	3701 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	109187 	31626 	359748 	210032 	97162 	130314 	8423 	2147 	2594 	2304 	643 	961 	3703 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130383 	183112 	344997 	26666 	514 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	266370 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	70 	57 	45 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.564103  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.886364  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.914286  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  3.000000  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.750000  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.452830  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22131/8396 = 2.635898
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      20015     20853     19330     18864     24039     23208     33170     32715     30961     32070     31326     31903     19050     18438     17662     18090
dram[1]:      19073     20468     19127     20160     23373     25606     30240     32345     29632     29619     30483     30818     18537     18988     17515     17247
dram[2]:      20189     19022     20079     20534     23815     25452     29458     29992     31992     31186     30587     30742     18412     18238     17488     17745
dram[3]:      19142     19343     19349     20317     23933     22616     30849     32133     30259     28900     31972     31327     18150     18280     17094     17445
dram[4]:      20211     20178     20576     19924     23174     23064     32145     33115     31334     30689     32038     32215     17731     18617     16606     17628
dram[5]:      19605     19895     21123     20567     22972     21069     31236     32351     31049     31810     30679     31555     19118     18887     16800     17331
dram[6]:      20034     20318     19149     19895     23807     22910     33590     32916     29137     31673     29581     32572     18907     20045     17563     17628
dram[7]:      19729     19467     19575     19813     23153     23574     31879     32373     30979     29594     30139     31348     19303     18923     17996     19129
dram[8]:      19852     19042     19765     20615     22879     23902     32391     30560     30334     29724     29502     29767     27000     17866     16271     18043
dram[9]:      19092     19940     20808     21109     23166     21863     33408     31082     31302     31135     31286     31308     19092     18186     17270     17819
dram[10]:      19496     19337     19473     19277     23567     25161     31774     32643     30923     30985     31310     31511     18545     18856     17303     17517
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=535953 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02736
n_activity=36138 dram_eff=0.4125
bk0: 500a 540496i bk1: 496a 540363i bk2: 448a 540438i bk3: 448a 540429i bk4: 396a 540553i bk5: 396a 540490i bk6: 384a 540427i bk7: 384a 540564i bk8: 424a 539448i bk9: 424a 540073i bk10: 456a 540343i bk11: 456a 540332i bk12: 512a 540553i bk13: 512a 539768i bk14: 512a 540183i bk15: 512a 539701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.179051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536081 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02737
n_activity=35809 dram_eff=0.4165
bk0: 496a 540253i bk1: 496a 540851i bk2: 448a 541459i bk3: 448a 540674i bk4: 396a 540443i bk5: 396a 540619i bk6: 384a 540903i bk7: 384a 540395i bk8: 424a 540191i bk9: 424a 540026i bk10: 460a 540526i bk11: 460a 540544i bk12: 512a 540789i bk13: 512a 540831i bk14: 512a 540492i bk15: 512a 540543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.20125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536039 n_act=747 n_pre=731 n_req=2007 n_rd=7260 n_write=192 bw_util=0.02735
n_activity=35093 dram_eff=0.4247
bk0: 496a 540185i bk1: 492a 540154i bk2: 448a 540234i bk3: 448a 540079i bk4: 396a 540370i bk5: 396a 539824i bk6: 384a 540325i bk7: 384a 540212i bk8: 424a 539873i bk9: 424a 539818i bk10: 460a 540308i bk11: 460a 539935i bk12: 512a 540399i bk13: 512a 540177i bk14: 512a 540353i bk15: 512a 539790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219141
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536039 n_act=743 n_pre=727 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02738
n_activity=35870 dram_eff=0.4159
bk0: 496a 539901i bk1: 496a 539975i bk2: 448a 540216i bk3: 444a 539743i bk4: 396a 540020i bk5: 396a 539936i bk6: 384a 540124i bk7: 384a 540075i bk8: 424a 539699i bk9: 424a 539459i bk10: 460a 539523i bk11: 460a 540165i bk12: 512a 539530i bk13: 512a 539653i bk14: 512a 539398i bk15: 512a 539493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=535947 n_act=786 n_pre=770 n_req=2015 n_rd=7268 n_write=198 bw_util=0.0274
n_activity=36594 dram_eff=0.408
bk0: 496a 541132i bk1: 496a 540586i bk2: 448a 540229i bk3: 448a 540436i bk4: 392a 540805i bk5: 396a 540495i bk6: 384a 540740i bk7: 384a 540635i bk8: 424a 540696i bk9: 424a 540469i bk10: 460a 540876i bk11: 460a 540695i bk12: 512a 540626i bk13: 512a 540384i bk14: 516a 540251i bk15: 516a 540023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=535887 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.0274
n_activity=36653 dram_eff=0.4074
bk0: 496a 539864i bk1: 496a 539856i bk2: 448a 540570i bk3: 448a 539945i bk4: 396a 540325i bk5: 396a 539937i bk6: 384a 540260i bk7: 384a 540197i bk8: 424a 539941i bk9: 424a 539854i bk10: 460a 540271i bk11: 460a 540271i bk12: 512a 540200i bk13: 512a 540529i bk14: 516a 539846i bk15: 516a 540046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.175568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=535962 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02741
n_activity=36421 dram_eff=0.4101
bk0: 496a 540316i bk1: 496a 540408i bk2: 448a 540207i bk3: 448a 540110i bk4: 396a 540650i bk5: 396a 540225i bk6: 384a 540198i bk7: 384a 540270i bk8: 424a 540511i bk9: 424a 539994i bk10: 460a 540378i bk11: 460a 540436i bk12: 512a 540628i bk13: 512a 540381i bk14: 516a 540241i bk15: 516a 540025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223046
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536000 n_act=768 n_pre=752 n_req=2010 n_rd=7252 n_write=197 bw_util=0.02734
n_activity=35962 dram_eff=0.4143
bk0: 492a 539942i bk1: 488a 539853i bk2: 448a 540502i bk3: 448a 540469i bk4: 396a 540457i bk5: 396a 540308i bk6: 384a 540637i bk7: 384a 540481i bk8: 424a 540451i bk9: 424a 540239i bk10: 460a 540429i bk11: 460a 540299i bk12: 512a 540325i bk13: 512a 539992i bk14: 512a 539957i bk15: 512a 539439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249089
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536003 n_act=763 n_pre=747 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02736
n_activity=36120 dram_eff=0.4128
bk0: 492a 540131i bk1: 492a 540049i bk2: 448a 540033i bk3: 448a 540253i bk4: 396a 540664i bk5: 396a 540267i bk6: 384a 540600i bk7: 384a 540323i bk8: 424a 540167i bk9: 424a 539924i bk10: 460a 540208i bk11: 460a 540256i bk12: 516a 539907i bk13: 508a 540124i bk14: 512a 539587i bk15: 512a 539378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217289
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536023 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.02739
n_activity=35323 dram_eff=0.4225
bk0: 492a 539765i bk1: 492a 540068i bk2: 448a 540055i bk3: 448a 540149i bk4: 396a 539867i bk5: 396a 540744i bk6: 384a 540221i bk7: 384a 539867i bk8: 428a 540358i bk9: 428a 540009i bk10: 460a 539941i bk11: 460a 540002i bk12: 512a 540047i bk13: 512a 539294i bk14: 512a 539633i bk15: 512a 539300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2538
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544969 n_nop=536066 n_act=735 n_pre=719 n_req=2010 n_rd=7252 n_write=197 bw_util=0.02734
n_activity=35393 dram_eff=0.4209
bk0: 492a 540291i bk1: 492a 539854i bk2: 448a 540143i bk3: 448a 539641i bk4: 392a 540441i bk5: 392a 539986i bk6: 384a 540165i bk7: 384a 540193i bk8: 428a 539789i bk9: 428a 539951i bk10: 456a 540061i bk11: 460a 541042i bk12: 512a 540241i bk13: 512a 540134i bk14: 512a 540203i bk15: 512a 539741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.210
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7703
	minimum = 6
	maximum = 848
Network latency average = 40.1861
	minimum = 6
	maximum = 780
Slowest packet = 887494
Flit latency average = 31.8047
	minimum = 6
	maximum = 780
Slowest flit = 1498936
Fragmentation average = 0.0745496
	minimum = 0
	maximum = 489
Injected packet rate average = 0.119936
	minimum = 0.0891539 (at node 15)
	maximum = 0.139935 (at node 46)
Accepted packet rate average = 0.119936
	minimum = 0.0891539 (at node 15)
	maximum = 0.139935 (at node 46)
Injected flit rate average = 0.213525
	minimum = 0.110568 (at node 15)
	maximum = 0.32272 (at node 46)
Accepted flit rate average= 0.213525
	minimum = 0.165471 (at node 30)
	maximum = 0.282051 (at node 1)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4842 (13 samples)
	minimum = 6 (13 samples)
	maximum = 333.923 (13 samples)
Network latency average = 22.5425 (13 samples)
	minimum = 6 (13 samples)
	maximum = 260.385 (13 samples)
Flit latency average = 23.2887 (13 samples)
	minimum = 6 (13 samples)
	maximum = 259.615 (13 samples)
Fragmentation average = 0.0112332 (13 samples)
	minimum = 0 (13 samples)
	maximum = 105 (13 samples)
Injected packet rate average = 0.0450481 (13 samples)
	minimum = 0.0328435 (13 samples)
	maximum = 0.111882 (13 samples)
Accepted packet rate average = 0.0450481 (13 samples)
	minimum = 0.0328435 (13 samples)
	maximum = 0.111882 (13 samples)
Injected flit rate average = 0.0725043 (13 samples)
	minimum = 0.0427197 (13 samples)
	maximum = 0.159629 (13 samples)
Accepted flit rate average = 0.0725043 (13 samples)
	minimum = 0.0551349 (13 samples)
	maximum = 0.212308 (13 samples)
Injected packet size average = 1.60949 (13 samples)
Accepted packet size average = 1.60949 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 24 sec (3624 sec)
gpgpu_simulation_rate = 5895 (inst/sec)
gpgpu_simulation_rate = 880 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4194
gpu_sim_insn = 1323702
gpu_ipc =     315.6180
gpu_tot_sim_cycle = 3416037
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.6415
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 725255
gpu_stall_icnt2sh    = 2335745
partiton_reqs_in_parallel = 92268
partiton_reqs_in_parallel_total    = 5731767
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.7049
partiton_reqs_in_parallel_util = 92268
partiton_reqs_in_parallel_util_total    = 5731767
gpu_sim_cycle_parition_util = 4194
gpu_tot_sim_cycle_parition_util    = 293094
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.5905
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     231.4230 GB/Sec
L2_BW_total  =      27.0047 GB/Sec
gpu_total_sim_rate=6145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2072, 1719, 1918, 1634, 1821, 1645, 1661, 1765, 1471, 2084, 1770, 1944, 1529, 2199, 2123, 2068, 1199, 1119, 1040, 1007, 1183, 863, 1151, 884, 1058, 1061, 890, 1020, 1235, 935, 922, 1193, 1178, 862, 1405, 930, 1170, 1095, 1008, 1461, 1278, 1055, 1065, 676, 1118, 1131, 899, 939, 1309, 890, 1042, 1283, 1178, 622, 902, 1256, 928, 971, 1140, 932, 916, 942, 912, 1119, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3226418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20588
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4190001	W0_Idle:1009688	W0_Scoreboard:4102777	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 540 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 3416036 
mrq_lat_table:15275 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729043 	224735 	3503 	3725 	2571 	644 	948 	3701 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	110986 	32030 	360104 	211745 	101885 	131541 	8431 	2148 	2603 	2304 	643 	961 	3703 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	132005 	183525 	345010 	26666 	514 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	274562 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	314 	70 	57 	45 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.564103  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.886364  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.914286  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  3.000000  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.750000  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.452830  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22131/8396 = 2.635898
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      20015     20853     19375     18911     24162     23333     33415     32962     31119     32223     31414     31997     19050     18438     17662     18090
dram[1]:      19073     20468     19170     20205     23512     25755     30472     32583     29785     29771     30561     30897     18537     18988     17515     17247
dram[2]:      20189     19022     20125     20583     23954     25593     29690     30224     32140     31335     30664     30817     18412     18238     17488     17745
dram[3]:      19142     19343     19396     20369     24063     22738     31083     32363     30414     29047     32062     31406     18150     18280     17094     17445
dram[4]:      20211     20178     20627     19974     23301     23190     32379     33357     31478     30838     32111     32290     17731     18617     16606     17628
dram[5]:      19605     19895     21174     20623     23112     21207     31494     32592     31209     31962     30757     31630     19118     18887     16800     17331
dram[6]:      20034     20318     19197     19945     23943     23043     33828     33152     29283     31824     29657     32647     18907     20045     17563     17628
dram[7]:      19729     19467     19623     19862     23284     23707     32112     32613     31129     29740     30212     31422     19303     18923     17996     19129
dram[8]:      19852     19042     19820     20671     23074     24080     32661     30826     30523     29900     29596     29847     30147     17866     16271     18043
dram[9]:      19092     19940     20858     21163     23336     21999     33654     31327     31453     31271     31365     31383     19092     18186     17270     17819
dram[10]:      19496     19337     19524     19327     23705     25296     32012     32883     31065     31130     31387     31585     18545     18856     17303     17517
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543739 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02697
n_activity=36138 dram_eff=0.4125
bk0: 500a 548282i bk1: 496a 548149i bk2: 448a 548224i bk3: 448a 548215i bk4: 396a 548339i bk5: 396a 548276i bk6: 384a 548213i bk7: 384a 548350i bk8: 424a 547234i bk9: 424a 547859i bk10: 456a 548129i bk11: 456a 548118i bk12: 512a 548339i bk13: 512a 547554i bk14: 512a 547969i bk15: 512a 547487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.176528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543867 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02698
n_activity=35809 dram_eff=0.4165
bk0: 496a 548039i bk1: 496a 548637i bk2: 448a 549245i bk3: 448a 548460i bk4: 396a 548229i bk5: 396a 548405i bk6: 384a 548689i bk7: 384a 548181i bk8: 424a 547977i bk9: 424a 547812i bk10: 460a 548312i bk11: 460a 548330i bk12: 512a 548575i bk13: 512a 548617i bk14: 512a 548278i bk15: 512a 548329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.198415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543825 n_act=747 n_pre=731 n_req=2007 n_rd=7260 n_write=192 bw_util=0.02696
n_activity=35093 dram_eff=0.4247
bk0: 496a 547971i bk1: 492a 547940i bk2: 448a 548020i bk3: 448a 547865i bk4: 396a 548156i bk5: 396a 547610i bk6: 384a 548111i bk7: 384a 547998i bk8: 424a 547659i bk9: 424a 547604i bk10: 460a 548094i bk11: 460a 547721i bk12: 512a 548185i bk13: 512a 547963i bk14: 512a 548139i bk15: 512a 547576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543825 n_act=743 n_pre=727 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02699
n_activity=35870 dram_eff=0.4159
bk0: 496a 547687i bk1: 496a 547761i bk2: 448a 548002i bk3: 444a 547529i bk4: 396a 547806i bk5: 396a 547722i bk6: 384a 547910i bk7: 384a 547861i bk8: 424a 547485i bk9: 424a 547245i bk10: 460a 547309i bk11: 460a 547951i bk12: 512a 547316i bk13: 512a 547439i bk14: 512a 547184i bk15: 512a 547279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543733 n_act=786 n_pre=770 n_req=2015 n_rd=7268 n_write=198 bw_util=0.02701
n_activity=36594 dram_eff=0.408
bk0: 496a 548918i bk1: 496a 548372i bk2: 448a 548015i bk3: 448a 548222i bk4: 392a 548591i bk5: 396a 548281i bk6: 384a 548526i bk7: 384a 548421i bk8: 424a 548482i bk9: 424a 548255i bk10: 460a 548662i bk11: 460a 548481i bk12: 512a 548412i bk13: 512a 548170i bk14: 516a 548037i bk15: 516a 547809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543673 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02701
n_activity=36653 dram_eff=0.4074
bk0: 496a 547650i bk1: 496a 547642i bk2: 448a 548356i bk3: 448a 547731i bk4: 396a 548111i bk5: 396a 547723i bk6: 384a 548046i bk7: 384a 547983i bk8: 424a 547727i bk9: 424a 547640i bk10: 460a 548057i bk11: 460a 548057i bk12: 512a 547986i bk13: 512a 548315i bk14: 516a 547632i bk15: 516a 547832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.173095
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543748 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02702
n_activity=36421 dram_eff=0.4101
bk0: 496a 548102i bk1: 496a 548194i bk2: 448a 547993i bk3: 448a 547896i bk4: 396a 548436i bk5: 396a 548011i bk6: 384a 547984i bk7: 384a 548056i bk8: 424a 548297i bk9: 424a 547780i bk10: 460a 548164i bk11: 460a 548222i bk12: 512a 548414i bk13: 512a 548167i bk14: 516a 548027i bk15: 516a 547811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543786 n_act=768 n_pre=752 n_req=2010 n_rd=7252 n_write=197 bw_util=0.02695
n_activity=35962 dram_eff=0.4143
bk0: 492a 547728i bk1: 488a 547639i bk2: 448a 548288i bk3: 448a 548255i bk4: 396a 548243i bk5: 396a 548094i bk6: 384a 548423i bk7: 384a 548267i bk8: 424a 548237i bk9: 424a 548025i bk10: 460a 548215i bk11: 460a 548085i bk12: 512a 548111i bk13: 512a 547778i bk14: 512a 547743i bk15: 512a 547225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543789 n_act=763 n_pre=747 n_req=2014 n_rd=7256 n_write=200 bw_util=0.02698
n_activity=36120 dram_eff=0.4128
bk0: 492a 547917i bk1: 492a 547835i bk2: 448a 547819i bk3: 448a 548039i bk4: 396a 548450i bk5: 396a 548053i bk6: 384a 548386i bk7: 384a 548109i bk8: 424a 547953i bk9: 424a 547710i bk10: 460a 547994i bk11: 460a 548042i bk12: 516a 547693i bk13: 508a 547910i bk14: 512a 547373i bk15: 512a 547164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543809 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.027
n_activity=35323 dram_eff=0.4225
bk0: 492a 547551i bk1: 492a 547854i bk2: 448a 547841i bk3: 448a 547935i bk4: 396a 547653i bk5: 396a 548530i bk6: 384a 548007i bk7: 384a 547653i bk8: 428a 548144i bk9: 428a 547795i bk10: 460a 547727i bk11: 460a 547788i bk12: 512a 547833i bk13: 512a 547080i bk14: 512a 547419i bk15: 512a 547086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250225
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=552755 n_nop=543852 n_act=735 n_pre=719 n_req=2010 n_rd=7252 n_write=197 bw_util=0.02695
n_activity=35393 dram_eff=0.4209
bk0: 492a 548077i bk1: 492a 547640i bk2: 448a 547929i bk3: 448a 547427i bk4: 392a 548227i bk5: 392a 547772i bk6: 384a 547951i bk7: 384a 547979i bk8: 428a 547575i bk9: 428a 547737i bk10: 456a 547847i bk11: 460a 548828i bk12: 512a 548027i bk13: 512a 547920i bk14: 512a 547989i bk15: 512a 547527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.1225
	minimum = 6
	maximum = 588
Network latency average = 41.0838
	minimum = 6
	maximum = 346
Slowest packet = 1928994
Flit latency average = 51.1426
	minimum = 6
	maximum = 345
Slowest flit = 3326102
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0488433
	minimum = 0.0381588 (at node 1)
	maximum = 0.289053 (at node 44)
Accepted packet rate average = 0.0488433
	minimum = 0.0381588 (at node 1)
	maximum = 0.289053 (at node 44)
Injected flit rate average = 0.073265
	minimum = 0.0548533 (at node 30)
	maximum = 0.300501 (at node 44)
Accepted flit rate average= 0.073265
	minimum = 0.0457906 (at node 1)
	maximum = 0.566659 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.2441 (14 samples)
	minimum = 6 (14 samples)
	maximum = 352.071 (14 samples)
Network latency average = 23.8669 (14 samples)
	minimum = 6 (14 samples)
	maximum = 266.5 (14 samples)
Flit latency average = 25.2783 (14 samples)
	minimum = 6 (14 samples)
	maximum = 265.714 (14 samples)
Fragmentation average = 0.0104309 (14 samples)
	minimum = 0 (14 samples)
	maximum = 97.5 (14 samples)
Injected packet rate average = 0.0453191 (14 samples)
	minimum = 0.0332232 (14 samples)
	maximum = 0.124537 (14 samples)
Accepted packet rate average = 0.0453191 (14 samples)
	minimum = 0.0332232 (14 samples)
	maximum = 0.124537 (14 samples)
Injected flit rate average = 0.0725587 (14 samples)
	minimum = 0.0435864 (14 samples)
	maximum = 0.169692 (14 samples)
Accepted flit rate average = 0.0725587 (14 samples)
	minimum = 0.0544675 (14 samples)
	maximum = 0.237618 (14 samples)
Injected packet size average = 1.60106 (14 samples)
Accepted packet size average = 1.60106 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 32 sec (3692 sec)
gpgpu_simulation_rate = 6145 (inst/sec)
gpgpu_simulation_rate = 925 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 34388
gpu_sim_insn = 2978170
gpu_ipc =      86.6049
gpu_tot_sim_cycle = 3673843
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.9861
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981253
partiton_reqs_in_parallel = 528935
partiton_reqs_in_parallel_total    = 5824035
partiton_level_parallism =      15.3814
partiton_level_parallism_total  =       1.7292
partiton_reqs_in_parallel_util = 528935
partiton_reqs_in_parallel_util_total    = 5824035
gpu_sim_cycle_parition_util = 33534
gpu_tot_sim_cycle_parition_util    = 297288
partiton_level_parallism_util =      15.7731
partiton_level_parallism_util_total  =      19.2036
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     535.1928 GB/Sec
L2_BW_total  =      30.1192 GB/Sec
gpu_total_sim_rate=5992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184164
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2285, 1921, 2067, 1797, 2014, 1837, 1843, 1902, 1623, 2262, 1948, 2103, 1717, 2426, 2275, 2265, 1404, 1282, 1188, 1204, 1351, 1014, 1335, 1051, 1240, 1257, 1058, 1267, 1428, 1161, 1074, 1400, 1360, 1039, 1587, 1107, 1333, 1287, 1161, 1649, 1470, 1257, 1273, 874, 1326, 1353, 1096, 1146, 1476, 1056, 1249, 1460, 1385, 803, 1116, 1404, 1091, 1168, 1344, 1129, 1083, 1125, 1049, 1320, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3918777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3881543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4763023	W0_Idle:1042334	W0_Scoreboard:5007701	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 560 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 3672891 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834087 	304040 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	122258 	33760 	416002 	261223 	128733 	164157 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150732 	236721 	449995 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	280920 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	329 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24592     25233     23735     23531     30036     29558     38933     39419     40404     41027     41194     41478     23861     22074     22017     22203
dram[1]:      23614     24827     23845     24700     29337     31874     36213     38682     39322     38664     40227     40249     22958     23054     21894     20922
dram[2]:      24225     23417     25154     25845     29734     30718     34955     35989     40826     40691     39382     40154     22671     22397     21682     22320
dram[3]:      23417     23365     24719     25046     30118     28220     37137     37937     39213     37007     41188     40070     23138     22666     21264     21360
dram[4]:      24301     24632     25029     24663     29255     28854     38647     39225     40068     40553     40930     41712     21691     23050     21257     21743
dram[5]:      23857     24004     25980     25341     29765     27463     37048     38278     39763     40956     40233     40708     23517     23182     21184     21340
dram[6]:      24042     24217     23942     24457     29775     28682     39990     38982     38233     40619     38466     40502     23358     24026     21584     21618
dram[7]:      24090     23884     24871     24560     28869     29254     38001     38580     39944     39027     39416     40957     23483     23336     22318     23749
dram[8]:      24193     22847     24330     25785     28403     29468     38769     36944     39611     38774     38810     38537     34263     21777     20814     22208
dram[9]:      23381     24310     25944     26058     28864     27786     39778     36812     40454     40865     40963     40875     23126     22197     21699     21645
dram[10]:      23909     23487     24147     23708     29714     31011     37624     38287     40524     40409     41100     40541     22983     22905     21752     21880
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607591 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02418
n_activity=36138 dram_eff=0.4125
bk0: 500a 612134i bk1: 496a 612001i bk2: 448a 612076i bk3: 448a 612067i bk4: 396a 612191i bk5: 396a 612128i bk6: 384a 612065i bk7: 384a 612202i bk8: 424a 611086i bk9: 424a 611711i bk10: 456a 611981i bk11: 456a 611970i bk12: 512a 612191i bk13: 512a 611406i bk14: 512a 611821i bk15: 512a 611339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.158248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607719 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02419
n_activity=35809 dram_eff=0.4165
bk0: 496a 611891i bk1: 496a 612489i bk2: 448a 613097i bk3: 448a 612312i bk4: 396a 612081i bk5: 396a 612257i bk6: 384a 612541i bk7: 384a 612033i bk8: 424a 611829i bk9: 424a 611664i bk10: 460a 612164i bk11: 460a 612182i bk12: 512a 612427i bk13: 512a 612469i bk14: 512a 612130i bk15: 512a 612181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.177869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607671 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02418
n_activity=35145 dram_eff=0.4243
bk0: 496a 611824i bk1: 496a 611761i bk2: 448a 611871i bk3: 448a 611716i bk4: 396a 612007i bk5: 396a 611461i bk6: 384a 611962i bk7: 384a 611850i bk8: 424a 611511i bk9: 424a 611456i bk10: 460a 611946i bk11: 460a 611573i bk12: 512a 612037i bk13: 512a 611816i bk14: 512a 611992i bk15: 512a 611429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607671 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02421
n_activity=35922 dram_eff=0.4156
bk0: 496a 611540i bk1: 496a 611614i bk2: 448a 611855i bk3: 448a 611350i bk4: 396a 611657i bk5: 396a 611573i bk6: 384a 611761i bk7: 384a 611712i bk8: 424a 611337i bk9: 424a 611097i bk10: 460a 611161i bk11: 460a 611803i bk12: 512a 611168i bk13: 512a 611291i bk14: 512a 611036i bk15: 512a 611131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607579 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.02423
n_activity=36646 dram_eff=0.4077
bk0: 496a 612770i bk1: 496a 612225i bk2: 448a 611868i bk3: 448a 612075i bk4: 396a 612412i bk5: 396a 612132i bk6: 384a 612377i bk7: 384a 612272i bk8: 424a 612333i bk9: 424a 612107i bk10: 460a 612514i bk11: 460a 612333i bk12: 512a 612264i bk13: 512a 612022i bk14: 516a 611889i bk15: 516a 611661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607525 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02422
n_activity=36653 dram_eff=0.4074
bk0: 496a 611502i bk1: 496a 611494i bk2: 448a 612208i bk3: 448a 611583i bk4: 396a 611963i bk5: 396a 611575i bk6: 384a 611898i bk7: 384a 611835i bk8: 424a 611579i bk9: 424a 611492i bk10: 460a 611909i bk11: 460a 611909i bk12: 512a 611838i bk13: 512a 612167i bk14: 516a 611484i bk15: 516a 611684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.15517
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607600 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02423
n_activity=36421 dram_eff=0.4101
bk0: 496a 611954i bk1: 496a 612046i bk2: 448a 611845i bk3: 448a 611748i bk4: 396a 612288i bk5: 396a 611863i bk6: 384a 611836i bk7: 384a 611908i bk8: 424a 612149i bk9: 424a 611632i bk10: 460a 612016i bk11: 460a 612074i bk12: 512a 612266i bk13: 512a 612019i bk14: 516a 611879i bk15: 516a 611663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197132
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607632 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02417
n_activity=36014 dram_eff=0.4139
bk0: 492a 611581i bk1: 492a 611460i bk2: 448a 612139i bk3: 448a 612106i bk4: 396a 612094i bk5: 396a 611945i bk6: 384a 612274i bk7: 384a 612118i bk8: 424a 612088i bk9: 424a 611876i bk10: 460a 612068i bk11: 460a 611938i bk12: 512a 611964i bk13: 512a 611631i bk14: 512a 611596i bk15: 512a 611078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22015
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607635 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.0242
n_activity=36172 dram_eff=0.4125
bk0: 492a 611768i bk1: 492a 611686i bk2: 448a 611670i bk3: 448a 611890i bk4: 396a 612301i bk5: 396a 611905i bk6: 384a 612238i bk7: 384a 611962i bk8: 424a 611806i bk9: 424a 611563i bk10: 460a 611847i bk11: 460a 611895i bk12: 516a 611546i bk13: 512a 611731i bk14: 512a 611224i bk15: 512a 611015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192045
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607661 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.0242
n_activity=35323 dram_eff=0.4225
bk0: 492a 611403i bk1: 492a 611706i bk2: 448a 611693i bk3: 448a 611787i bk4: 396a 611505i bk5: 396a 612382i bk6: 384a 611859i bk7: 384a 611505i bk8: 428a 611996i bk9: 428a 611647i bk10: 460a 611579i bk11: 460a 611640i bk12: 512a 611685i bk13: 512a 610932i bk14: 512a 611271i bk15: 512a 610938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616607 n_nop=607698 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02417
n_activity=35445 dram_eff=0.4205
bk0: 492a 611929i bk1: 492a 611492i bk2: 448a 611781i bk3: 448a 611279i bk4: 392a 612079i bk5: 392a 611624i bk6: 384a 611803i bk7: 384a 611831i bk8: 428a 611427i bk9: 428a 611589i bk10: 460a 611668i bk11: 460a 612679i bk12: 512a 611879i bk13: 512a 611772i bk14: 512a 611841i bk15: 512a 611379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228556

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.225
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.5388
	minimum = 6
	maximum = 792
Network latency average = 44.5938
	minimum = 6
	maximum = 764
Slowest packet = 1955560
Flit latency average = 33.365
	minimum = 6
	maximum = 764
Slowest flit = 3516443
Fragmentation average = 0.0182881
	minimum = 0
	maximum = 612
Injected packet rate average = 0.112932
	minimum = 0.0843342 (at node 1)
	maximum = 0.130965 (at node 25)
Accepted packet rate average = 0.112932
	minimum = 0.0843342 (at node 1)
	maximum = 0.130965 (at node 25)
Injected flit rate average = 0.194316
	minimum = 0.0873877 (at node 1)
	maximum = 0.315686 (at node 44)
Accepted flit rate average= 0.194316
	minimum = 0.128973 (at node 41)
	maximum = 0.31493 (at node 25)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.1304 (15 samples)
	minimum = 6 (15 samples)
	maximum = 381.4 (15 samples)
Network latency average = 25.2487 (15 samples)
	minimum = 6 (15 samples)
	maximum = 299.667 (15 samples)
Flit latency average = 25.8174 (15 samples)
	minimum = 6 (15 samples)
	maximum = 298.933 (15 samples)
Fragmentation average = 0.0109547 (15 samples)
	minimum = 0 (15 samples)
	maximum = 131.8 (15 samples)
Injected packet rate average = 0.0498267 (15 samples)
	minimum = 0.0366306 (15 samples)
	maximum = 0.124965 (15 samples)
Accepted packet rate average = 0.0498267 (15 samples)
	minimum = 0.0366306 (15 samples)
	maximum = 0.124965 (15 samples)
Injected flit rate average = 0.0806758 (15 samples)
	minimum = 0.0465065 (15 samples)
	maximum = 0.179425 (15 samples)
Accepted flit rate average = 0.0806758 (15 samples)
	minimum = 0.0594345 (15 samples)
	maximum = 0.242773 (15 samples)
Injected packet size average = 1.61913 (15 samples)
Accepted packet size average = 1.61913 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 23 sec (4283 sec)
gpgpu_simulation_rate = 5992 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2049
gpu_sim_insn = 1122762
gpu_ipc =     547.9561
gpu_tot_sim_cycle = 3898042
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.8723
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981268
partiton_reqs_in_parallel = 45078
partiton_reqs_in_parallel_total    = 6352970
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.6413
partiton_reqs_in_parallel_util = 45078
partiton_reqs_in_parallel_util_total    = 6352970
gpu_sim_cycle_parition_util = 2049
gpu_tot_sim_cycle_parition_util    = 330822
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.2208
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     225.9273 GB/Sec
L2_BW_total  =      28.5056 GB/Sec
gpu_total_sim_rate=6201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2327, 1963, 2109, 1854, 2086, 1879, 1900, 1959, 1695, 2304, 2005, 2160, 1774, 2498, 2332, 2307, 1425, 1318, 1224, 1240, 1372, 1035, 1356, 1072, 1261, 1278, 1094, 1303, 1449, 1182, 1095, 1421, 1396, 1075, 1608, 1143, 1369, 1308, 1182, 1685, 1491, 1278, 1294, 910, 1347, 1374, 1117, 1167, 1512, 1077, 1285, 1496, 1406, 839, 1137, 1425, 1112, 1189, 1380, 1150, 1119, 1146, 1070, 1341, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3939085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3901851
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4792878	W0_Idle:1064999	W0_Scoreboard:5020550	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 559 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 3898041 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	838635 	304376 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	124357 	34036 	416231 	261932 	129937 	164524 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152524 	236970 	450002 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	283756 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	334 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24592     25233     23746     23552     30067     29601     39079     39550     40467     41096     41220     41508     23861     22074     22017     22203
dram[1]:      23614     24827     23853     24712     29385     31921     36365     38817     39384     38733     40255     40277     22958     23054     21894     20922
dram[2]:      24225     23417     25166     25861     29770     30756     35092     36135     40887     40759     39412     40174     22671     22397     21682     22320
dram[3]:      23417     23365     24733     25060     30166     28256     37270     38087     39283     37064     41219     40082     23138     22666     21264     21360
dram[4]:      24301     24632     25042     24685     29307     28896     38793     39370     40138     40619     40956     41736     21691     23050     21257     21743
dram[5]:      23857     24004     25989     25365     29816     27514     37182     38425     39831     41019     40255     40732     23517     23182     21184     21340
dram[6]:      24042     24217     23960     24478     29830     28733     40139     39119     38301     40687     38483     40523     23358     24026     21584     21618
dram[7]:      24090     23884     24883     24580     28933     29303     38140     38725     40009     39091     39447     40981     23483     23336     22318     23749
dram[8]:      24193     22847     24357     25796     28458     29507     38916     37104     39687     38844     38835     38560     35237     21777     20814     22208
dram[9]:      23381     24310     25962     26070     28917     27836     39931     36954     40518     40934     40993     40885     23126     22197     21699     21645
dram[10]:      23909     23487     24159     23725     29763     31063     37768     38428     40582     40477     41131     40566     22983     22905     21752     21880
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611394 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02403
n_activity=36138 dram_eff=0.4125
bk0: 500a 615937i bk1: 496a 615804i bk2: 448a 615879i bk3: 448a 615870i bk4: 396a 615994i bk5: 396a 615931i bk6: 384a 615868i bk7: 384a 616005i bk8: 424a 614889i bk9: 424a 615514i bk10: 456a 615784i bk11: 456a 615773i bk12: 512a 615994i bk13: 512a 615209i bk14: 512a 615624i bk15: 512a 615142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.157278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611522 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02404
n_activity=35809 dram_eff=0.4165
bk0: 496a 615694i bk1: 496a 616292i bk2: 448a 616900i bk3: 448a 616115i bk4: 396a 615884i bk5: 396a 616060i bk6: 384a 616344i bk7: 384a 615836i bk8: 424a 615632i bk9: 424a 615467i bk10: 460a 615967i bk11: 460a 615985i bk12: 512a 616230i bk13: 512a 616272i bk14: 512a 615933i bk15: 512a 615984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.176778
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611474 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02404
n_activity=35145 dram_eff=0.4243
bk0: 496a 615627i bk1: 496a 615564i bk2: 448a 615674i bk3: 448a 615519i bk4: 396a 615810i bk5: 396a 615264i bk6: 384a 615765i bk7: 384a 615653i bk8: 424a 615314i bk9: 424a 615259i bk10: 460a 615749i bk11: 460a 615376i bk12: 512a 615840i bk13: 512a 615619i bk14: 512a 615795i bk15: 512a 615232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611474 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02406
n_activity=35922 dram_eff=0.4156
bk0: 496a 615343i bk1: 496a 615417i bk2: 448a 615658i bk3: 448a 615153i bk4: 396a 615460i bk5: 396a 615376i bk6: 384a 615564i bk7: 384a 615515i bk8: 424a 615140i bk9: 424a 614900i bk10: 460a 614964i bk11: 460a 615606i bk12: 512a 614971i bk13: 512a 615094i bk14: 512a 614839i bk15: 512a 614934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611382 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.02408
n_activity=36646 dram_eff=0.4077
bk0: 496a 616573i bk1: 496a 616028i bk2: 448a 615671i bk3: 448a 615878i bk4: 396a 616215i bk5: 396a 615935i bk6: 384a 616180i bk7: 384a 616075i bk8: 424a 616136i bk9: 424a 615910i bk10: 460a 616317i bk11: 460a 616136i bk12: 512a 616067i bk13: 512a 615825i bk14: 516a 615692i bk15: 516a 615464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611328 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02407
n_activity=36653 dram_eff=0.4074
bk0: 496a 615305i bk1: 496a 615297i bk2: 448a 616011i bk3: 448a 615386i bk4: 396a 615766i bk5: 396a 615378i bk6: 384a 615701i bk7: 384a 615638i bk8: 424a 615382i bk9: 424a 615295i bk10: 460a 615712i bk11: 460a 615712i bk12: 512a 615641i bk13: 512a 615970i bk14: 516a 615287i bk15: 516a 615487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.154219
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611403 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02408
n_activity=36421 dram_eff=0.4101
bk0: 496a 615757i bk1: 496a 615849i bk2: 448a 615648i bk3: 448a 615551i bk4: 396a 616091i bk5: 396a 615666i bk6: 384a 615639i bk7: 384a 615711i bk8: 424a 615952i bk9: 424a 615435i bk10: 460a 615819i bk11: 460a 615877i bk12: 512a 616069i bk13: 512a 615822i bk14: 516a 615682i bk15: 516a 615466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195924
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611435 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02403
n_activity=36014 dram_eff=0.4139
bk0: 492a 615384i bk1: 492a 615263i bk2: 448a 615942i bk3: 448a 615909i bk4: 396a 615897i bk5: 396a 615748i bk6: 384a 616077i bk7: 384a 615921i bk8: 424a 615891i bk9: 424a 615679i bk10: 460a 615871i bk11: 460a 615741i bk12: 512a 615767i bk13: 512a 615434i bk14: 512a 615399i bk15: 512a 614881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2188
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611438 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02405
n_activity=36172 dram_eff=0.4125
bk0: 492a 615571i bk1: 492a 615489i bk2: 448a 615473i bk3: 448a 615693i bk4: 396a 616104i bk5: 396a 615708i bk6: 384a 616041i bk7: 384a 615765i bk8: 424a 615609i bk9: 424a 615366i bk10: 460a 615650i bk11: 460a 615698i bk12: 516a 615349i bk13: 512a 615534i bk14: 512a 615027i bk15: 512a 614818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190867
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611464 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.02406
n_activity=35323 dram_eff=0.4225
bk0: 492a 615206i bk1: 492a 615509i bk2: 448a 615496i bk3: 448a 615590i bk4: 396a 615308i bk5: 396a 616185i bk6: 384a 615662i bk7: 384a 615308i bk8: 428a 615799i bk9: 428a 615450i bk10: 460a 615382i bk11: 460a 615443i bk12: 512a 615488i bk13: 512a 614735i bk14: 512a 615074i bk15: 512a 614741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222938
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620410 n_nop=611501 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02403
n_activity=35445 dram_eff=0.4205
bk0: 492a 615732i bk1: 492a 615295i bk2: 448a 615584i bk3: 448a 615082i bk4: 392a 615882i bk5: 392a 615427i bk6: 384a 615606i bk7: 384a 615634i bk8: 428a 615230i bk9: 428a 615392i bk10: 460a 615471i bk11: 460a 616482i bk12: 512a 615682i bk13: 512a 615575i bk14: 512a 615644i bk15: 512a 615182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.9753
	minimum = 6
	maximum = 501
Network latency average = 28.0161
	minimum = 6
	maximum = 334
Slowest packet = 2337617
Flit latency average = 32.9207
	minimum = 6
	maximum = 333
Slowest flit = 4025019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0476953
	minimum = 0.0351562 (at node 26)
	maximum = 0.219727 (at node 44)
Accepted packet rate average = 0.0476953
	minimum = 0.0351562 (at node 26)
	maximum = 0.219727 (at node 44)
Injected flit rate average = 0.071543
	minimum = 0.0546875 (at node 26)
	maximum = 0.243164 (at node 44)
Accepted flit rate average= 0.071543
	minimum = 0.0507812 (at node 26)
	maximum = 0.416016 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.4957 (16 samples)
	minimum = 6 (16 samples)
	maximum = 388.875 (16 samples)
Network latency average = 25.4216 (16 samples)
	minimum = 6 (16 samples)
	maximum = 301.812 (16 samples)
Flit latency average = 26.2613 (16 samples)
	minimum = 6 (16 samples)
	maximum = 301.062 (16 samples)
Fragmentation average = 0.01027 (16 samples)
	minimum = 0 (16 samples)
	maximum = 123.562 (16 samples)
Injected packet rate average = 0.0496935 (16 samples)
	minimum = 0.0365384 (16 samples)
	maximum = 0.130888 (16 samples)
Accepted packet rate average = 0.0496935 (16 samples)
	minimum = 0.0365384 (16 samples)
	maximum = 0.130888 (16 samples)
Injected flit rate average = 0.080105 (16 samples)
	minimum = 0.0470178 (16 samples)
	maximum = 0.183408 (16 samples)
Accepted flit rate average = 0.080105 (16 samples)
	minimum = 0.0588937 (16 samples)
	maximum = 0.2536 (16 samples)
Injected packet size average = 1.61198 (16 samples)
Accepted packet size average = 1.61198 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 0 sec (4320 sec)
gpgpu_simulation_rate = 6201 (inst/sec)
gpgpu_simulation_rate = 902 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5333
gpu_sim_insn = 1288129
gpu_ipc =     241.5393
gpu_tot_sim_cycle = 4126793
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.8035
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981268
partiton_reqs_in_parallel = 117326
partiton_reqs_in_parallel_total    = 6398048
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5788
partiton_reqs_in_parallel_util = 117326
partiton_reqs_in_parallel_util_total    = 6398048
gpu_sim_cycle_parition_util = 5333
gpu_tot_sim_cycle_parition_util    = 332871
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.2646
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     155.8880 GB/Sec
L2_BW_total  =      27.1270 GB/Sec
gpu_total_sim_rate=6416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251905
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2350, 2086, 2132, 1877, 2109, 1942, 1923, 2082, 1718, 2327, 2098, 2237, 1867, 2521, 2355, 2385, 1448, 1426, 1247, 1263, 1480, 1058, 1379, 1095, 1354, 1301, 1202, 1326, 1472, 1205, 1118, 1444, 1419, 1098, 1631, 1236, 1432, 1331, 1205, 1708, 1554, 1371, 1317, 933, 1370, 1397, 1140, 1245, 1535, 1100, 1393, 1559, 1469, 932, 1160, 1503, 1175, 1212, 1403, 1258, 1142, 1169, 1163, 1364, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3939774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3902540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4799426	W0_Idle:1078961	W0_Scoreboard:5137669	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 556 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 4125761 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847406 	304376 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	131849 	34078 	416231 	261932 	131174 	164524 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	160353 	237189 	450002 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	284479 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24637     25261     23817     23627     30192     29738     39128     39594     40525     41172     41288     41586     23892     22103     22042     22243
dram[1]:      23636     24861     23924     24782     29522     32068     36401     38848     39464     38794     40337     40364     22983     23083     21915     20956
dram[2]:      24251     23451     25242     25932     29902     30881     35123     36150     40956     40835     39501     40256     22692     22419     21710     22347
dram[3]:      23442     23386     24818     25136     30292     28383     37298     38103     39358     37168     41291     40160     23174     22706     21285     21389
dram[4]:      24339     24676     25113     24762     29454     29033     38812     39390     40204     40708     41039     41810     21707     23084     21282     21768
dram[5]:      23877     24028     26062     25442     29949     27653     37203     38458     39913     41093     40331     40800     23548     23214     21204     21372
dram[6]:      24071     24241     24036     24554     29944     28861     40177     39139     38362     40761     38560     40613     23402     24067     21621     21647
dram[7]:      24128     23923     24952     24675     29065     29426     38171     38758     40069     39162     39523     41045     23510     23357     22356     23783
dram[8]:      24235     22899     24443     25887     28585     29629     38984     37124     39779     38920     38912     38637     35266     21796     20847     22248
dram[9]:      23398     24333     26025     26143     29057     27982     39960     36981     40600     41015     41059     40955     23167     22230     21734     21686
dram[10]:      23932     23519     24230     23808     29877     31173     37792     38448     40645     40551     41205     40659     23008     22929     21783     21905
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621295 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02365
n_activity=36138 dram_eff=0.4125
bk0: 500a 625838i bk1: 496a 625705i bk2: 448a 625780i bk3: 448a 625771i bk4: 396a 625895i bk5: 396a 625832i bk6: 384a 625769i bk7: 384a 625906i bk8: 424a 624790i bk9: 424a 625415i bk10: 456a 625685i bk11: 456a 625674i bk12: 512a 625895i bk13: 512a 625110i bk14: 512a 625525i bk15: 512a 625043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.154808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621423 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02366
n_activity=35809 dram_eff=0.4165
bk0: 496a 625595i bk1: 496a 626193i bk2: 448a 626801i bk3: 448a 626016i bk4: 396a 625785i bk5: 396a 625961i bk6: 384a 626245i bk7: 384a 625737i bk8: 424a 625533i bk9: 424a 625368i bk10: 460a 625868i bk11: 460a 625886i bk12: 512a 626131i bk13: 512a 626173i bk14: 512a 625834i bk15: 512a 625885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.174001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621375 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02366
n_activity=35145 dram_eff=0.4243
bk0: 496a 625528i bk1: 496a 625465i bk2: 448a 625575i bk3: 448a 625420i bk4: 396a 625711i bk5: 396a 625165i bk6: 384a 625666i bk7: 384a 625554i bk8: 424a 625215i bk9: 424a 625160i bk10: 460a 625650i bk11: 460a 625277i bk12: 512a 625741i bk13: 512a 625520i bk14: 512a 625696i bk15: 512a 625133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18947
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621375 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02368
n_activity=35922 dram_eff=0.4156
bk0: 496a 625244i bk1: 496a 625318i bk2: 448a 625559i bk3: 448a 625054i bk4: 396a 625361i bk5: 396a 625277i bk6: 384a 625465i bk7: 384a 625416i bk8: 424a 625041i bk9: 424a 624801i bk10: 460a 624865i bk11: 460a 625507i bk12: 512a 624872i bk13: 512a 624995i bk14: 512a 624740i bk15: 512a 624835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621283 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.0237
n_activity=36646 dram_eff=0.4077
bk0: 496a 626474i bk1: 496a 625929i bk2: 448a 625572i bk3: 448a 625779i bk4: 396a 626116i bk5: 396a 625836i bk6: 384a 626081i bk7: 384a 625976i bk8: 424a 626037i bk9: 424a 625811i bk10: 460a 626218i bk11: 460a 626037i bk12: 512a 625968i bk13: 512a 625726i bk14: 516a 625593i bk15: 516a 625365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174796
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621229 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02369
n_activity=36653 dram_eff=0.4074
bk0: 496a 625206i bk1: 496a 625198i bk2: 448a 625912i bk3: 448a 625287i bk4: 396a 625667i bk5: 396a 625279i bk6: 384a 625602i bk7: 384a 625539i bk8: 424a 625283i bk9: 424a 625196i bk10: 460a 625613i bk11: 460a 625613i bk12: 512a 625542i bk13: 512a 625871i bk14: 516a 625188i bk15: 516a 625388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.151796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621304 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.0237
n_activity=36421 dram_eff=0.4101
bk0: 496a 625658i bk1: 496a 625750i bk2: 448a 625549i bk3: 448a 625452i bk4: 396a 625992i bk5: 396a 625567i bk6: 384a 625540i bk7: 384a 625612i bk8: 424a 625853i bk9: 424a 625336i bk10: 460a 625720i bk11: 460a 625778i bk12: 512a 625970i bk13: 512a 625723i bk14: 516a 625583i bk15: 516a 625367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192846
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621336 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02365
n_activity=36014 dram_eff=0.4139
bk0: 492a 625285i bk1: 492a 625164i bk2: 448a 625843i bk3: 448a 625810i bk4: 396a 625798i bk5: 396a 625649i bk6: 384a 625978i bk7: 384a 625822i bk8: 424a 625792i bk9: 424a 625580i bk10: 460a 625772i bk11: 460a 625642i bk12: 512a 625668i bk13: 512a 625335i bk14: 512a 625300i bk15: 512a 624782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621339 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02367
n_activity=36172 dram_eff=0.4125
bk0: 492a 625472i bk1: 492a 625390i bk2: 448a 625374i bk3: 448a 625594i bk4: 396a 626005i bk5: 396a 625609i bk6: 384a 625942i bk7: 384a 625666i bk8: 424a 625510i bk9: 424a 625267i bk10: 460a 625551i bk11: 460a 625599i bk12: 516a 625250i bk13: 512a 625435i bk14: 512a 624928i bk15: 512a 624719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187869
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621365 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.02368
n_activity=35323 dram_eff=0.4225
bk0: 492a 625107i bk1: 492a 625410i bk2: 448a 625397i bk3: 448a 625491i bk4: 396a 625209i bk5: 396a 626086i bk6: 384a 625563i bk7: 384a 625209i bk8: 428a 625700i bk9: 428a 625351i bk10: 460a 625283i bk11: 460a 625344i bk12: 512a 625389i bk13: 512a 624636i bk14: 512a 624975i bk15: 512a 624642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219436
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=630311 n_nop=621402 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02365
n_activity=35445 dram_eff=0.4205
bk0: 492a 625633i bk1: 492a 625196i bk2: 448a 625485i bk3: 448a 624983i bk4: 392a 625783i bk5: 392a 625328i bk6: 384a 625507i bk7: 384a 625535i bk8: 428a 625131i bk9: 428a 625293i bk10: 460a 625372i bk11: 460a 626383i bk12: 512a 625583i bk13: 512a 625476i bk14: 512a 625545i bk15: 512a 625083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.29518
	minimum = 6
	maximum = 26
Network latency average = 7.2921
	minimum = 6
	maximum = 25
Slowest packet = 2350367
Flit latency average = 6.86556
	minimum = 6
	maximum = 24
Slowest flit = 4043760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0328995
	minimum = 0.0224119 (at node 19)
	maximum = 0.0423856 (at node 44)
Accepted packet rate average = 0.0328995
	minimum = 0.0224119 (at node 19)
	maximum = 0.0423856 (at node 44)
Injected flit rate average = 0.050165
	minimum = 0.0241935 (at node 19)
	maximum = 0.082802 (at node 44)
Accepted flit rate average= 0.050165
	minimum = 0.0367592 (at node 48)
	maximum = 0.0739872 (at node 9)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.3663 (17 samples)
	minimum = 6 (17 samples)
	maximum = 367.529 (17 samples)
Network latency average = 24.3552 (17 samples)
	minimum = 6 (17 samples)
	maximum = 285.529 (17 samples)
Flit latency average = 25.1204 (17 samples)
	minimum = 6 (17 samples)
	maximum = 284.765 (17 samples)
Fragmentation average = 0.00966589 (17 samples)
	minimum = 0 (17 samples)
	maximum = 116.294 (17 samples)
Injected packet rate average = 0.0487056 (17 samples)
	minimum = 0.0357074 (17 samples)
	maximum = 0.125682 (17 samples)
Accepted packet rate average = 0.0487056 (17 samples)
	minimum = 0.0357074 (17 samples)
	maximum = 0.125682 (17 samples)
Injected flit rate average = 0.0783438 (17 samples)
	minimum = 0.0456752 (17 samples)
	maximum = 0.17749 (17 samples)
Accepted flit rate average = 0.0783438 (17 samples)
	minimum = 0.0575917 (17 samples)
	maximum = 0.243035 (17 samples)
Injected packet size average = 1.60852 (17 samples)
Accepted packet size average = 1.60852 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 56 sec (4376 sec)
gpgpu_simulation_rate = 6416 (inst/sec)
gpgpu_simulation_rate = 943 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1095
gpu_sim_insn = 1114172
gpu_ipc =    1017.5087
gpu_tot_sim_cycle = 4350038
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.7105
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981281
partiton_reqs_in_parallel = 24090
partiton_reqs_in_parallel_total    = 6515374
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.5033
partiton_reqs_in_parallel_util = 24090
partiton_reqs_in_parallel_util_total    = 6515374
gpu_sim_cycle_parition_util = 1095
gpu_tot_sim_cycle_parition_util    = 338204
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.2735
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.3538 GB/Sec
L2_BW_total  =      25.7800 GB/Sec
gpu_total_sim_rate=6634

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272415
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2392, 2128, 2174, 1919, 2151, 1984, 1965, 2124, 1760, 2369, 2140, 2279, 1909, 2563, 2397, 2427, 1469, 1447, 1268, 1284, 1501, 1079, 1400, 1116, 1375, 1322, 1223, 1347, 1493, 1226, 1139, 1465, 1440, 1119, 1652, 1257, 1453, 1352, 1226, 1729, 1575, 1392, 1338, 954, 1391, 1418, 1161, 1266, 1556, 1121, 1414, 1580, 1490, 953, 1181, 1524, 1196, 1233, 1424, 1279, 1163, 1190, 1184, 1385, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3939774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3902540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4803747	W0_Idle:1082855	W0_Scoreboard:5149198	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 555 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 4350037 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849478 	304376 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	133829 	34170 	416231 	261932 	131174 	164524 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162050 	237517 	450025 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	284479 	24 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	348 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24637     25261     23817     23627     30197     29743     39216     39684     40552     41199     41288     41586     23892     22103     22042     22243
dram[1]:      23636     24861     23924     24782     29527     32073     36489     38936     39493     38821     40337     40364     22983     23083     21915     20956
dram[2]:      24251     23451     25242     25932     29907     30886     35210     36238     40984     40864     39501     40256     22692     22419     21710     22347
dram[3]:      23442     23386     24819     25137     30298     28388     37386     38189     39385     37196     41291     40160     23174     22706     21285     21389
dram[4]:      24339     24676     25113     24762     29459     29038     38899     39478     40231     40735     41040     41810     21707     23084     21282     21768
dram[5]:      23877     24028     26062     25442     29955     27659     37290     38546     39940     41120     40332     40801     23548     23214     21204     21372
dram[6]:      24071     24241     24036     24554     29954     28872     40268     39229     38390     40789     38560     40613     23402     24067     21621     21647
dram[7]:      24128     23923     24952     24675     29075     29436     38259     38847     40095     39189     39523     41045     23510     23357     22356     23783
dram[8]:      24235     22899     24443     25888     28596     29640     39073     37212     39806     38947     38912     38637     35271     21796     20847     22248
dram[9]:      23398     24333     26025     26143     29068     27993     40050     37069     40624     41038     41059     40955     23167     22230     21734     21686
dram[10]:      23932     23519     24230     23808     29889     31185     37880     38538     40668     40573     41205     40659     23008     22929     21783     21905
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623327 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02358
n_activity=36138 dram_eff=0.4125
bk0: 500a 627870i bk1: 496a 627737i bk2: 448a 627812i bk3: 448a 627803i bk4: 396a 627927i bk5: 396a 627864i bk6: 384a 627801i bk7: 384a 627938i bk8: 424a 626822i bk9: 424a 627447i bk10: 456a 627717i bk11: 456a 627706i bk12: 512a 627927i bk13: 512a 627142i bk14: 512a 627557i bk15: 512a 627075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.15431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623455 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02359
n_activity=35809 dram_eff=0.4165
bk0: 496a 627627i bk1: 496a 628225i bk2: 448a 628833i bk3: 448a 628048i bk4: 396a 627817i bk5: 396a 627993i bk6: 384a 628277i bk7: 384a 627769i bk8: 424a 627565i bk9: 424a 627400i bk10: 460a 627900i bk11: 460a 627918i bk12: 512a 628163i bk13: 512a 628205i bk14: 512a 627866i bk15: 512a 627917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.173442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623407 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02358
n_activity=35145 dram_eff=0.4243
bk0: 496a 627560i bk1: 496a 627497i bk2: 448a 627607i bk3: 448a 627452i bk4: 396a 627743i bk5: 396a 627197i bk6: 384a 627698i bk7: 384a 627586i bk8: 424a 627247i bk9: 424a 627192i bk10: 460a 627682i bk11: 460a 627309i bk12: 512a 627773i bk13: 512a 627552i bk14: 512a 627728i bk15: 512a 627165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188861
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623407 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02361
n_activity=35922 dram_eff=0.4156
bk0: 496a 627276i bk1: 496a 627350i bk2: 448a 627591i bk3: 448a 627086i bk4: 396a 627393i bk5: 396a 627309i bk6: 384a 627497i bk7: 384a 627448i bk8: 424a 627073i bk9: 424a 626833i bk10: 460a 626897i bk11: 460a 627539i bk12: 512a 626904i bk13: 512a 627027i bk14: 512a 626772i bk15: 512a 626867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623315 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.02363
n_activity=36646 dram_eff=0.4077
bk0: 496a 628506i bk1: 496a 627961i bk2: 448a 627604i bk3: 448a 627811i bk4: 396a 628148i bk5: 396a 627868i bk6: 384a 628113i bk7: 384a 628008i bk8: 424a 628069i bk9: 424a 627843i bk10: 460a 628250i bk11: 460a 628069i bk12: 512a 628000i bk13: 512a 627758i bk14: 516a 627625i bk15: 516a 627397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.174235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623261 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02361
n_activity=36653 dram_eff=0.4074
bk0: 496a 627238i bk1: 496a 627230i bk2: 448a 627944i bk3: 448a 627319i bk4: 396a 627699i bk5: 396a 627311i bk6: 384a 627634i bk7: 384a 627571i bk8: 424a 627315i bk9: 424a 627228i bk10: 460a 627645i bk11: 460a 627645i bk12: 512a 627574i bk13: 512a 627903i bk14: 516a 627220i bk15: 516a 627420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.151309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623336 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02362
n_activity=36421 dram_eff=0.4101
bk0: 496a 627690i bk1: 496a 627782i bk2: 448a 627581i bk3: 448a 627484i bk4: 396a 628024i bk5: 396a 627599i bk6: 384a 627572i bk7: 384a 627644i bk8: 424a 627885i bk9: 424a 627368i bk10: 460a 627752i bk11: 460a 627810i bk12: 512a 628002i bk13: 512a 627755i bk14: 516a 627615i bk15: 516a 627399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192226
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623368 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02357
n_activity=36014 dram_eff=0.4139
bk0: 492a 627317i bk1: 492a 627196i bk2: 448a 627875i bk3: 448a 627842i bk4: 396a 627830i bk5: 396a 627681i bk6: 384a 628010i bk7: 384a 627854i bk8: 424a 627824i bk9: 424a 627612i bk10: 460a 627804i bk11: 460a 627674i bk12: 512a 627700i bk13: 512a 627367i bk14: 512a 627332i bk15: 512a 626814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623371 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02359
n_activity=36172 dram_eff=0.4125
bk0: 492a 627504i bk1: 492a 627422i bk2: 448a 627406i bk3: 448a 627626i bk4: 396a 628037i bk5: 396a 627641i bk6: 384a 627974i bk7: 384a 627698i bk8: 424a 627542i bk9: 424a 627299i bk10: 460a 627583i bk11: 460a 627631i bk12: 516a 627282i bk13: 512a 627467i bk14: 512a 626960i bk15: 512a 626751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187265
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623397 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.0236
n_activity=35323 dram_eff=0.4225
bk0: 492a 627139i bk1: 492a 627442i bk2: 448a 627429i bk3: 448a 627523i bk4: 396a 627241i bk5: 396a 628118i bk6: 384a 627595i bk7: 384a 627241i bk8: 428a 627732i bk9: 428a 627383i bk10: 460a 627315i bk11: 460a 627376i bk12: 512a 627421i bk13: 512a 626668i bk14: 512a 627007i bk15: 512a 626674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=632343 n_nop=623434 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02357
n_activity=35445 dram_eff=0.4205
bk0: 492a 627665i bk1: 492a 627228i bk2: 448a 627517i bk3: 448a 627015i bk4: 392a 627815i bk5: 392a 627360i bk6: 384a 627539i bk7: 384a 627567i bk8: 428a 627163i bk9: 428a 627325i bk10: 460a 627404i bk11: 460a 628415i bk12: 512a 627615i bk13: 512a 627508i bk14: 512a 627577i bk15: 512a 627115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66964
	minimum = 6
	maximum = 39
Network latency average = 8.44377
	minimum = 6
	maximum = 31
Slowest packet = 2362940
Flit latency average = 8.23295
	minimum = 6
	maximum = 30
Slowest flit = 4064706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0378793
	minimum = 0.0292505 (at node 3)
	maximum = 0.0466179 (at node 44)
Accepted packet rate average = 0.0378793
	minimum = 0.0292505 (at node 3)
	maximum = 0.0466179 (at node 44)
Injected flit rate average = 0.056819
	minimum = 0.0292505 (at node 3)
	maximum = 0.0904936 (at node 44)
Accepted flit rate average= 0.056819
	minimum = 0.0420475 (at node 28)
	maximum = 0.0749543 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.5498 (18 samples)
	minimum = 6 (18 samples)
	maximum = 349.278 (18 samples)
Network latency average = 23.4712 (18 samples)
	minimum = 6 (18 samples)
	maximum = 271.389 (18 samples)
Flit latency average = 24.1822 (18 samples)
	minimum = 6 (18 samples)
	maximum = 270.611 (18 samples)
Fragmentation average = 0.00912889 (18 samples)
	minimum = 0 (18 samples)
	maximum = 109.833 (18 samples)
Injected packet rate average = 0.0481041 (18 samples)
	minimum = 0.0353487 (18 samples)
	maximum = 0.121289 (18 samples)
Accepted packet rate average = 0.0481041 (18 samples)
	minimum = 0.0353487 (18 samples)
	maximum = 0.121289 (18 samples)
Injected flit rate average = 0.077148 (18 samples)
	minimum = 0.0447627 (18 samples)
	maximum = 0.172657 (18 samples)
Accepted flit rate average = 0.077148 (18 samples)
	minimum = 0.0567281 (18 samples)
	maximum = 0.233697 (18 samples)
Injected packet size average = 1.60377 (18 samples)
Accepted packet size average = 1.60377 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 20 sec (4400 sec)
gpgpu_simulation_rate = 6634 (inst/sec)
gpgpu_simulation_rate = 988 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2237
gpu_sim_insn = 1245371
gpu_ipc =     556.7148
gpu_tot_sim_cycle = 4575693
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.6517
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981281
partiton_reqs_in_parallel = 49214
partiton_reqs_in_parallel_total    = 6539464
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.4399
partiton_reqs_in_parallel_util = 49214
partiton_reqs_in_parallel_util_total    = 6539464
gpu_sim_cycle_parition_util = 2237
gpu_tot_sim_cycle_parition_util    = 339299
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.2913
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.1317 GB/Sec
L2_BW_total  =      24.5517 GB/Sec
gpu_total_sim_rate=6872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2438, 2174, 2220, 1965, 2197, 2030, 2011, 2170, 1806, 2415, 2186, 2325, 1955, 2609, 2443, 2473, 1492, 1470, 1291, 1307, 1524, 1102, 1423, 1139, 1398, 1345, 1246, 1370, 1516, 1249, 1162, 1488, 1463, 1142, 1675, 1280, 1476, 1375, 1249, 1752, 1598, 1415, 1361, 977, 1414, 1441, 1184, 1289, 1579, 1144, 1437, 1603, 1513, 976, 1204, 1547, 1219, 1256, 1447, 1302, 1186, 1213, 1207, 1408, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3939774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3902540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4809796	W0_Idle:1089971	W0_Scoreboard:5162714	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 554 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 4574632 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851558 	304376 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	135872 	34196 	416231 	261932 	131185 	164524 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	164049 	237592 	450025 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	284479 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	353 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24637     25261     23850     23660     30274     29820     39216     39684     40552     41199     41288     41587     23892     22103     22042     22243
dram[1]:      23636     24861     23957     24815     29604     32150     36489     38936     39493     38821     40337     40364     22983     23083     21915     20956
dram[2]:      24251     23453     25275     25967     29984     30963     35210     36238     40984     40864     39501     40256     22692     22419     21710     22350
dram[3]:      23445     23386     24857     25175     30375     28464     37389     38189     39385     37196     41291     40161     23174     22706     21285     21389
dram[4]:      24339     24676     25150     24801     29536     29115     38899     39478     40232     40735     41041     41812     21707     23084     21282     21768
dram[5]:      23877     24028     26102     25479     30032     27736     37290     38546     39940     41120     40332     40801     23548     23214     21204     21372
dram[6]:      24075     24241     24073     24591     30027     28943     40268     39229     38390     40789     38560     40613     23402     24067     21621     21647
dram[7]:      24128     23923     24989     24712     29147     29508     38259     38847     40095     39189     39523     41046     23510     23359     22356     23783
dram[8]:      24235     22899     24480     25926     28668     29712     39073     37212     39806     38947     38912     38637     35271     21796     20847     22251
dram[9]:      23398     24333     26062     26180     29141     28064     40050     37069     40624     41038     41059     40955     23167     22230     21734     21686
dram[10]:      23932     23519     24266     23844     29963     31259     37880     38538     40668     40576     41205     40659     23008     22929     21783     21905
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627479 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02342
n_activity=36138 dram_eff=0.4125
bk0: 500a 632022i bk1: 496a 631889i bk2: 448a 631964i bk3: 448a 631955i bk4: 396a 632079i bk5: 396a 632016i bk6: 384a 631953i bk7: 384a 632090i bk8: 424a 630974i bk9: 424a 631599i bk10: 456a 631869i bk11: 456a 631858i bk12: 512a 632079i bk13: 512a 631294i bk14: 512a 631709i bk15: 512a 631227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.153304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627607 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02343
n_activity=35809 dram_eff=0.4165
bk0: 496a 631779i bk1: 496a 632377i bk2: 448a 632985i bk3: 448a 632200i bk4: 396a 631969i bk5: 396a 632145i bk6: 384a 632429i bk7: 384a 631921i bk8: 424a 631717i bk9: 424a 631552i bk10: 460a 632052i bk11: 460a 632070i bk12: 512a 632315i bk13: 512a 632357i bk14: 512a 632018i bk15: 512a 632069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.172311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627559 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02343
n_activity=35145 dram_eff=0.4243
bk0: 496a 631712i bk1: 496a 631649i bk2: 448a 631759i bk3: 448a 631604i bk4: 396a 631895i bk5: 396a 631349i bk6: 384a 631850i bk7: 384a 631738i bk8: 424a 631399i bk9: 424a 631344i bk10: 460a 631834i bk11: 460a 631461i bk12: 512a 631925i bk13: 512a 631704i bk14: 512a 631880i bk15: 512a 631317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627559 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02345
n_activity=35922 dram_eff=0.4156
bk0: 496a 631428i bk1: 496a 631502i bk2: 448a 631743i bk3: 448a 631238i bk4: 396a 631545i bk5: 396a 631461i bk6: 384a 631649i bk7: 384a 631600i bk8: 424a 631225i bk9: 424a 630985i bk10: 460a 631049i bk11: 460a 631691i bk12: 512a 631056i bk13: 512a 631179i bk14: 512a 630924i bk15: 512a 631019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627467 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.02347
n_activity=36646 dram_eff=0.4077
bk0: 496a 632658i bk1: 496a 632113i bk2: 448a 631756i bk3: 448a 631963i bk4: 396a 632300i bk5: 396a 632020i bk6: 384a 632265i bk7: 384a 632160i bk8: 424a 632221i bk9: 424a 631995i bk10: 460a 632402i bk11: 460a 632221i bk12: 512a 632152i bk13: 512a 631910i bk14: 516a 631777i bk15: 516a 631549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627413 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02346
n_activity=36653 dram_eff=0.4074
bk0: 496a 631390i bk1: 496a 631382i bk2: 448a 632096i bk3: 448a 631471i bk4: 396a 631851i bk5: 396a 631463i bk6: 384a 631786i bk7: 384a 631723i bk8: 424a 631467i bk9: 424a 631380i bk10: 460a 631797i bk11: 460a 631797i bk12: 512a 631726i bk13: 512a 632055i bk14: 516a 631372i bk15: 516a 631572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.150322
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627488 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02347
n_activity=36421 dram_eff=0.4101
bk0: 496a 631842i bk1: 496a 631934i bk2: 448a 631733i bk3: 448a 631636i bk4: 396a 632176i bk5: 396a 631751i bk6: 384a 631724i bk7: 384a 631796i bk8: 424a 632037i bk9: 424a 631520i bk10: 460a 631904i bk11: 460a 631962i bk12: 512a 632154i bk13: 512a 631907i bk14: 516a 631767i bk15: 516a 631551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627520 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02342
n_activity=36014 dram_eff=0.4139
bk0: 492a 631469i bk1: 492a 631348i bk2: 448a 632027i bk3: 448a 631994i bk4: 396a 631982i bk5: 396a 631833i bk6: 384a 632162i bk7: 384a 632006i bk8: 424a 631976i bk9: 424a 631764i bk10: 460a 631956i bk11: 460a 631826i bk12: 512a 631852i bk13: 512a 631519i bk14: 512a 631484i bk15: 512a 630966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627523 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02344
n_activity=36172 dram_eff=0.4125
bk0: 492a 631656i bk1: 492a 631574i bk2: 448a 631558i bk3: 448a 631778i bk4: 396a 632189i bk5: 396a 631793i bk6: 384a 632126i bk7: 384a 631850i bk8: 424a 631694i bk9: 424a 631451i bk10: 460a 631735i bk11: 460a 631783i bk12: 516a 631434i bk13: 512a 631619i bk14: 512a 631112i bk15: 512a 630903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186044
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627549 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.02345
n_activity=35323 dram_eff=0.4225
bk0: 492a 631291i bk1: 492a 631594i bk2: 448a 631581i bk3: 448a 631675i bk4: 396a 631393i bk5: 396a 632270i bk6: 384a 631747i bk7: 384a 631393i bk8: 428a 631884i bk9: 428a 631535i bk10: 460a 631467i bk11: 460a 631528i bk12: 512a 631573i bk13: 512a 630820i bk14: 512a 631159i bk15: 512a 630826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217304
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636495 n_nop=627586 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02342
n_activity=35445 dram_eff=0.4205
bk0: 492a 631817i bk1: 492a 631380i bk2: 448a 631669i bk3: 448a 631167i bk4: 392a 631967i bk5: 392a 631512i bk6: 384a 631691i bk7: 384a 631719i bk8: 428a 631315i bk9: 428a 631477i bk10: 460a 631556i bk11: 460a 632567i bk12: 512a 631767i bk13: 512a 631660i bk14: 512a 631729i bk15: 512a 631267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.221414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.61923
	minimum = 6
	maximum = 18
Network latency average = 7.60986
	minimum = 6
	maximum = 17
Slowest packet = 2366385
Flit latency average = 7.21314
	minimum = 6
	maximum = 16
Slowest flit = 4068273
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0186047
	minimum = 0.0143113 (at node 3)
	maximum = 0.0223614 (at node 34)
Accepted packet rate average = 0.0186047
	minimum = 0.0143113 (at node 3)
	maximum = 0.0223614 (at node 34)
Injected flit rate average = 0.027907
	minimum = 0.0143113 (at node 3)
	maximum = 0.0444991 (at node 34)
Accepted flit rate average= 0.027907
	minimum = 0.0205725 (at node 28)
	maximum = 0.0427102 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8692 (19 samples)
	minimum = 6 (19 samples)
	maximum = 331.842 (19 samples)
Network latency average = 22.6364 (19 samples)
	minimum = 6 (19 samples)
	maximum = 258 (19 samples)
Flit latency average = 23.2891 (19 samples)
	minimum = 6 (19 samples)
	maximum = 257.211 (19 samples)
Fragmentation average = 0.00864842 (19 samples)
	minimum = 0 (19 samples)
	maximum = 104.053 (19 samples)
Injected packet rate average = 0.0465515 (19 samples)
	minimum = 0.0342415 (19 samples)
	maximum = 0.116083 (19 samples)
Accepted packet rate average = 0.0465515 (19 samples)
	minimum = 0.0342415 (19 samples)
	maximum = 0.116083 (19 samples)
Injected flit rate average = 0.0745564 (19 samples)
	minimum = 0.04316 (19 samples)
	maximum = 0.165912 (19 samples)
Accepted flit rate average = 0.0745564 (19 samples)
	minimum = 0.0548252 (19 samples)
	maximum = 0.223645 (19 samples)
Injected packet size average = 1.60159 (19 samples)
Accepted packet size average = 1.60159 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 49 sec (4429 sec)
gpgpu_simulation_rate = 6872 (inst/sec)
gpgpu_simulation_rate = 1033 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 975
gpu_sim_insn = 1114112
gpu_ipc =    1142.6790
gpu_tot_sim_cycle = 4798818
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.5746
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 952856
gpu_stall_icnt2sh    = 2981288
partiton_reqs_in_parallel = 21450
partiton_reqs_in_parallel_total    = 6588678
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.3774
partiton_reqs_in_parallel_util = 21450
partiton_reqs_in_parallel_util_total    = 6588678
gpu_sim_cycle_parition_util = 975
gpu_tot_sim_cycle_parition_util    = 341536
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.2990
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.0950 GB/Sec
L2_BW_total  =      23.4506 GB/Sec
gpu_total_sim_rate=7083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5518
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16399
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16399
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2480, 2216, 2262, 2007, 2239, 2072, 2053, 2212, 1848, 2457, 2228, 2367, 1997, 2651, 2485, 2515, 1513, 1491, 1312, 1328, 1545, 1123, 1444, 1160, 1419, 1366, 1267, 1391, 1537, 1270, 1183, 1509, 1484, 1163, 1696, 1301, 1497, 1396, 1270, 1773, 1619, 1436, 1382, 998, 1435, 1462, 1205, 1310, 1600, 1165, 1458, 1624, 1534, 997, 1225, 1568, 1240, 1277, 1468, 1323, 1207, 1234, 1228, 1429, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3939774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3902540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32348
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4814141	W0_Idle:1093081	W0_Scoreboard:5174169	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 904 
maxdqlatency = 0 
maxmflatency = 72238 
averagemflatency = 554 
max_icnt2mem_latency = 71933 
max_icnt2sh_latency = 4574632 
mrq_lat_table:15281 	312 	489 	1219 	847 	1055 	1172 	958 	578 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853606 	304376 	4665 	4992 	3553 	2107 	4857 	4739 	4097 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	137836 	34280 	416231 	261932 	131185 	164524 	15563 	3095 	3616 	3184 	2144 	4880 	4639 	4048 	120 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	165764 	237925 	450025 	36750 	1314 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	32 	288 	10464 	284479 	30 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	355 	94 	77 	55 	15 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        23        16        16        16        16        11         8        22         9        10        20        18        11 
dram[1]:        12        12        14        17        16        16        16        16         9        12        12        12        14        22        18        21 
dram[2]:        14        22        14        20        16        15        17        16         9        10         6        12        15        22        16        14 
dram[3]:        19        20        16        14        16        16        16        18        11        11        13        17        14        14        13        23 
dram[4]:        10        13        20        16        16        16        17        16        10         8        14         8        11        22        12        11 
dram[5]:        18        16        20        16        16        16        17        16         9         8        12        12        16        23        12        17 
dram[6]:        15        19        16        16        16        16        16        16         8        10        11        10        14        16        10        12 
dram[7]:        20        20        14        18        16        16        16        16        13        10        14        11        15        17        14        21 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        20        18 
dram[9]:        27        12        18        20        16        16        16        16        15        14        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        19        12        30        16        14 
maximum service time to same row:
dram[0]:     18396     27912     20401     25538     27199     31936     27263     26210     18650     18360     26666     27321     13512     22240     33069     13664 
dram[1]:     66572     31901     19176     34504     29092     35076     26211     14953     32418     20878     29306     28514     22995     14527     15450     17458 
dram[2]:     30290     23651     61343     14136     18957     17270     17040     16780     42262     17219     24279     28411     23095     24514     15765     23539 
dram[3]:     34814     66238     65956     30608     46212     16300     13668     29497     21850     21414     20762     24164     22004     23650     13545     13508 
dram[4]:     18365     14705     13466     31617     19778     15987     33399     15906     40335     20609     39840     27708     48325     25243     16619     21098 
dram[5]:     19038     19068     18306     24550     13767     18506     18650     13473     16506     66052     61980     28625     22007     18768     20226     28135 
dram[6]:     20191     21156     27414     20016     17325     18096     20092     16952     14593     49090     22145     26033     21366     24379     17607     31946 
dram[7]:     67308     17757     20026     32179     17890     16925     31394     27743     16820     17353     31382     37365     15272     25171     18214     61611 
dram[8]:     23130     36212     17055     21335     16859     13899      9843     19523     22511     32912     28361     22750     24539     21530     65676     65589 
dram[9]:     23515     27841     63382     62190     14256     17308     17059     24458     26360     14015     64868     30524     61611     41821     17547     15573 
dram[10]:     18220     24301     24977     21514     24100     15144     37381     17527     15981     11865     27958     63877     18837     17832     14527     24064 
average row accesses per activate:
dram[0]:  2.840000  2.745098  2.509804  3.394737  2.756757  2.756757  2.285714  2.823529  2.250000  2.416667  2.588235  2.183333  2.440678  2.843137  2.360656  2.196970 
dram[1]:  2.916667  2.820000  2.744681  3.000000  2.615385  3.090909  2.526316  2.461539  2.697675  3.078947  2.183333  2.620000  3.200000  2.979592  2.880000  2.862745 
dram[2]:  2.857143  3.500000  3.394737  2.826087  2.487805  2.266667  2.552632  2.666667  2.416667  2.468085  2.425926  2.568627  2.543860  2.900000  2.666667  2.666667 
dram[3]:  3.021277  3.255814  3.307692  2.844445  2.756757  2.512195  2.400000  2.578947  2.340000  2.785714  2.588235  2.640000  2.526316  2.618182  2.672727  2.685185 
dram[4]:  2.545455  2.711539  2.509804  2.687500  2.861111  2.487805  2.621622  2.742857  2.437500  2.320000  2.640000  2.046875  2.788461  2.474576  2.561404  2.826923 
dram[5]:  2.916667  2.500000  2.580000  2.744681  2.318182  2.615385  2.487180  2.400000  2.230769  2.274510  2.112903  2.046875  2.703704  2.377049  2.517241  2.862745 
dram[6]:  2.698113  3.279070  2.844445  3.250000  2.756757  2.428571  2.181818  2.000000  2.188679  2.230769  2.490566  2.425926  2.862745  2.654546  2.735849  2.685185 
dram[7]:  2.840000  2.957447  2.844445  3.657143  2.914286  2.428571  2.461539  2.133333  2.681818  2.437500  2.490566  2.425926  2.416667  2.703704  2.571429  2.338710 
dram[8]:  2.857143  3.204545  2.415094  2.976744  2.684211  2.372093  2.181818  2.341463  2.521739  2.510638  2.425926  2.400000  2.903846  2.716981  3.106383  2.618182 
dram[9]:  2.857143  2.438596  2.909091  3.200000  2.102041  2.340909  2.285714  2.232558  2.720930  3.025000  2.673469  2.588235  2.938776  2.607143  2.959184  3.222222 
dram[10]:  2.836735  2.764706  2.977273  2.976744  2.777778  2.631579  2.425000  2.400000  2.902439  2.622222  2.425926  2.557692  2.938776  3.200000  2.862745  2.482759 
average row locality = 22137/8402 = 2.634730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        17        16        16        17         3         3         0         0        11        10        18        17        16        17        16        17 
dram[1]:        16        17        17        17         3         3         0         0        10        11        16        16        16        18        16        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        17        17        16        16 
dram[3]:        18        16        17        16         3         4         0         2        11        11        17        17        16        16        19        17 
dram[4]:        16        17        16        17         4         3         1         0        11        10        17        16        17        18        17        18 
dram[5]:        16        16        17        17         3         3         1         0        10        10        16        16        18        17        17        17 
dram[6]:        19        17        16        18         3         3         0         0        10        10        17        16        18        18        16        16 
dram[7]:        19        16        16        16         3         3         0         0        12        11        17        16        17        18        16        17 
dram[8]:        17        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        17        16        16        16         4         4         0         0        10        14        16        17        16        18        17        17 
dram[10]:        16        18        19        16         2         2         1         0        12        11        16        18        16        16        18        16 
total reads: 2161
min_bank_accesses = 0!
chip skew: 200/192 = 1.04
average mf latency per bank:
dram[0]:      24637     25261     23850     23660     30279     29825     39305     39773     40579     41227     41288     41587     23892     22103     22042     22243
dram[1]:      23636     24861     23957     24815     29609     32155     36578     39025     39520     38848     40337     40364     22983     23083     21915     20956
dram[2]:      24251     23453     25275     25967     29989     30969     35298     36326     41011     40891     39501     40256     22692     22419     21710     22350
dram[3]:      23445     23386     24857     25175     30380     28470     37477     38276     39412     37223     41291     40161     23174     22706     21285     21389
dram[4]:      24339     24676     25150     24801     29541     29120     38987     39566     40259     40762     41041     41812     21707     23084     21282     21768
dram[5]:      23877     24028     26102     25479     30037     27741     37378     38635     39967     41147     40332     40801     23548     23214     21204     21372
dram[6]:      24075     24241     24073     24591     30037     28954     40356     39318     38417     40816     38560     40613     23402     24067     21621     21647
dram[7]:      24128     23923     24989     24712     29157     29518     38347     38934     40122     39216     39523     41046     23510     23359     22356     23783
dram[8]:      24235     22899     24480     25926     28678     29722     39161     37301     39833     38974     38912     38637     35271     21796     20847     22251
dram[9]:      23398     24333     26062     26180     29151     28074     40138     37157     40647     41059     41059     40955     23167     22230     21734     21686
dram[10]:      23932     23519     24266     23844     29974     31270     37968     38627     40689     40599     41205     40659     23008     22929     21783     21905
maximum mf latency per bank:
dram[0]:      59942     60013     66140     66750     57292     57282     71963     71985     55934     56152     64039     64113     59928     57247     61344     61084
dram[1]:      59809     56295     66784     66857     57116     57254     71936     72013     55954     56182     63973     64278     59329     59265     56119     56195
dram[2]:      56297     54945     66853     66848     56687     56738     71120     71027     56052     56167     63966     64144     59222     59241     56064     56161
dram[3]:      59880     59837     66832     66904     56751     56970     71114     71127     56262     56298     64265     64101     59725     59813     56277     56975
dram[4]:      59866     59938     66857     66045     57283     57331     71270     71278     56103     55781     64151     64104     59834     59706     56968     57179
dram[5]:      60631     60896     67067     67048     57313     57311     72238     71096     55934     55823     64216     67633     59840     59823     57196     57157
dram[6]:      56024     55928     67011     65940     57573     57656     71870     71939     55786     55865     63927     67660     59804     59863     57164     61097
dram[7]:      55858     55858     65955     66779     57276     57013     72005     71939     56089     56098     67623     58597     59953     59954     61058     61084
dram[8]:      55888     52580     66870     65926     57300     54434     71839     71848     56199     56314     58529     63977     59796     58634     61060     57074
dram[9]:      53562     59910     66779     66897     57292     57280     72143     71213     56184     56141     63971     64018     57313     57308     56909     61058
dram[10]:      59771     59902     66787     66001     57430     57408     72163     71891     55944     55892     64069     64121     59681     59549     61096     61028
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629288 n_act=789 n_pre=773 n_req=2009 n_rd=7260 n_write=194 bw_util=0.02336
n_activity=36138 dram_eff=0.4125
bk0: 500a 633831i bk1: 496a 633698i bk2: 448a 633773i bk3: 448a 633764i bk4: 396a 633888i bk5: 396a 633825i bk6: 384a 633762i bk7: 384a 633899i bk8: 424a 632783i bk9: 424a 633408i bk10: 456a 633678i bk11: 456a 633667i bk12: 512a 633888i bk13: 512a 633103i bk14: 512a 633518i bk15: 512a 633036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.152869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629416 n_act=723 n_pre=707 n_req=2010 n_rd=7264 n_write=194 bw_util=0.02337
n_activity=35809 dram_eff=0.4165
bk0: 496a 633588i bk1: 496a 634186i bk2: 448a 634794i bk3: 448a 634009i bk4: 396a 633778i bk5: 396a 633954i bk6: 384a 634238i bk7: 384a 633730i bk8: 424a 633526i bk9: 424a 633361i bk10: 460a 633861i bk11: 460a 633879i bk12: 512a 634124i bk13: 512a 634166i bk14: 512a 633827i bk15: 512a 633878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.171823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629368 n_act=748 n_pre=732 n_req=2008 n_rd=7264 n_write=192 bw_util=0.02336
n_activity=35145 dram_eff=0.4243
bk0: 496a 633521i bk1: 496a 633458i bk2: 448a 633568i bk3: 448a 633413i bk4: 396a 633704i bk5: 396a 633158i bk6: 384a 633659i bk7: 384a 633547i bk8: 424a 633208i bk9: 424a 633153i bk10: 460a 633643i bk11: 460a 633270i bk12: 512a 633734i bk13: 512a 633513i bk14: 512a 633689i bk15: 512a 633126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629368 n_act=744 n_pre=728 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02339
n_activity=35922 dram_eff=0.4156
bk0: 496a 633237i bk1: 496a 633311i bk2: 448a 633552i bk3: 448a 633047i bk4: 396a 633354i bk5: 396a 633270i bk6: 384a 633458i bk7: 384a 633409i bk8: 424a 633034i bk9: 424a 632794i bk10: 460a 632858i bk11: 460a 633500i bk12: 512a 632865i bk13: 512a 632988i bk14: 512a 632733i bk15: 512a 632828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629276 n_act=787 n_pre=771 n_req=2016 n_rd=7272 n_write=198 bw_util=0.02341
n_activity=36646 dram_eff=0.4077
bk0: 496a 634467i bk1: 496a 633922i bk2: 448a 633565i bk3: 448a 633772i bk4: 396a 634109i bk5: 396a 633829i bk6: 384a 634074i bk7: 384a 633969i bk8: 424a 634030i bk9: 424a 633804i bk10: 460a 634211i bk11: 460a 634030i bk12: 512a 633961i bk13: 512a 633719i bk14: 516a 633586i bk15: 516a 633358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629222 n_act=816 n_pre=800 n_req=2012 n_rd=7272 n_write=194 bw_util=0.02339
n_activity=36653 dram_eff=0.4074
bk0: 496a 633199i bk1: 496a 633191i bk2: 448a 633905i bk3: 448a 633280i bk4: 396a 633660i bk5: 396a 633272i bk6: 384a 633595i bk7: 384a 633532i bk8: 424a 633276i bk9: 424a 633189i bk10: 460a 633606i bk11: 460a 633606i bk12: 512a 633535i bk13: 512a 633864i bk14: 516a 633181i bk15: 516a 633381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.149896
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629297 n_act=777 n_pre=761 n_req=2015 n_rd=7272 n_write=197 bw_util=0.0234
n_activity=36421 dram_eff=0.4101
bk0: 496a 633651i bk1: 496a 633743i bk2: 448a 633542i bk3: 448a 633445i bk4: 396a 633985i bk5: 396a 633560i bk6: 384a 633533i bk7: 384a 633605i bk8: 424a 633846i bk9: 424a 633329i bk10: 460a 633713i bk11: 460a 633771i bk12: 512a 633963i bk13: 512a 633716i bk14: 516a 633576i bk15: 516a 633360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629329 n_act=769 n_pre=753 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02335
n_activity=36014 dram_eff=0.4139
bk0: 492a 633278i bk1: 492a 633157i bk2: 448a 633836i bk3: 448a 633803i bk4: 396a 633791i bk5: 396a 633642i bk6: 384a 633971i bk7: 384a 633815i bk8: 424a 633785i bk9: 424a 633573i bk10: 460a 633765i bk11: 460a 633635i bk12: 512a 633661i bk13: 512a 633328i bk14: 512a 633293i bk15: 512a 632775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629332 n_act=764 n_pre=748 n_req=2015 n_rd=7260 n_write=200 bw_util=0.02337
n_activity=36172 dram_eff=0.4125
bk0: 492a 633465i bk1: 492a 633383i bk2: 448a 633367i bk3: 448a 633587i bk4: 396a 633998i bk5: 396a 633602i bk6: 384a 633935i bk7: 384a 633659i bk8: 424a 633503i bk9: 424a 633260i bk10: 460a 633544i bk11: 460a 633592i bk12: 516a 633243i bk13: 512a 633428i bk14: 512a 632921i bk15: 512a 632712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629358 n_act=750 n_pre=734 n_req=2014 n_rd=7264 n_write=198 bw_util=0.02338
n_activity=35323 dram_eff=0.4225
bk0: 492a 633100i bk1: 492a 633403i bk2: 448a 633390i bk3: 448a 633484i bk4: 396a 633202i bk5: 396a 634079i bk6: 384a 633556i bk7: 384a 633202i bk8: 428a 633693i bk9: 428a 633344i bk10: 460a 633276i bk11: 460a 633337i bk12: 512a 633382i bk13: 512a 632629i bk14: 512a 632968i bk15: 512a 632635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=638304 n_nop=629395 n_act=736 n_pre=720 n_req=2011 n_rd=7256 n_write=197 bw_util=0.02335
n_activity=35445 dram_eff=0.4205
bk0: 492a 633626i bk1: 492a 633189i bk2: 448a 633478i bk3: 448a 632976i bk4: 392a 633776i bk5: 392a 633321i bk6: 384a 633500i bk7: 384a 633528i bk8: 428a 633124i bk9: 428a 633286i bk10: 460a 633365i bk11: 460a 634376i bk12: 512a 633576i bk13: 512a 633469i bk14: 512a 633538i bk15: 512a 633076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3361
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.81226
	minimum = 6
	maximum = 26
Network latency average = 8.68457
	minimum = 6
	maximum = 24
Slowest packet = 2371217
Flit latency average = 8.39583
	minimum = 6
	maximum = 24
Slowest flit = 4075283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0420534
	minimum = 0.0328542 (at node 3)
	maximum = 0.0492813 (at node 40)
Accepted packet rate average = 0.0420534
	minimum = 0.0328542 (at node 3)
	maximum = 0.0492813 (at node 40)
Injected flit rate average = 0.0630801
	minimum = 0.0328542 (at node 3)
	maximum = 0.0985626 (at node 40)
Accepted flit rate average= 0.0630801
	minimum = 0.0472279 (at node 28)
	maximum = 0.0821355 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4164 (20 samples)
	minimum = 6 (20 samples)
	maximum = 316.55 (20 samples)
Network latency average = 21.9388 (20 samples)
	minimum = 6 (20 samples)
	maximum = 246.3 (20 samples)
Flit latency average = 22.5444 (20 samples)
	minimum = 6 (20 samples)
	maximum = 245.55 (20 samples)
Fragmentation average = 0.008216 (20 samples)
	minimum = 0 (20 samples)
	maximum = 98.85 (20 samples)
Injected packet rate average = 0.0463266 (20 samples)
	minimum = 0.0341721 (20 samples)
	maximum = 0.112743 (20 samples)
Accepted packet rate average = 0.0463266 (20 samples)
	minimum = 0.0341721 (20 samples)
	maximum = 0.112743 (20 samples)
Injected flit rate average = 0.0739826 (20 samples)
	minimum = 0.0426447 (20 samples)
	maximum = 0.162544 (20 samples)
Accepted flit rate average = 0.0739826 (20 samples)
	minimum = 0.0544453 (20 samples)
	maximum = 0.21657 (20 samples)
Injected packet size average = 1.59698 (20 samples)
Accepted packet size average = 1.59698 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 14 sec (4454 sec)
gpgpu_simulation_rate = 7083 (inst/sec)
gpgpu_simulation_rate = 1077 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43440 Tlb_hit: 41980 Tlb_miss: 1460 Tlb_hit_rate: 0.966390
Shader1: Tlb_access: 46933 Tlb_hit: 45454 Tlb_miss: 1479 Tlb_hit_rate: 0.968487
Shader2: Tlb_access: 44775 Tlb_hit: 43259 Tlb_miss: 1516 Tlb_hit_rate: 0.966142
Shader3: Tlb_access: 44675 Tlb_hit: 43233 Tlb_miss: 1442 Tlb_hit_rate: 0.967722
Shader4: Tlb_access: 38364 Tlb_hit: 36987 Tlb_miss: 1377 Tlb_hit_rate: 0.964107
Shader5: Tlb_access: 44325 Tlb_hit: 42784 Tlb_miss: 1541 Tlb_hit_rate: 0.965234
Shader6: Tlb_access: 43835 Tlb_hit: 42391 Tlb_miss: 1444 Tlb_hit_rate: 0.967058
Shader7: Tlb_access: 36349 Tlb_hit: 34980 Tlb_miss: 1369 Tlb_hit_rate: 0.962337
Shader8: Tlb_access: 39095 Tlb_hit: 37722 Tlb_miss: 1373 Tlb_hit_rate: 0.964880
Shader9: Tlb_access: 39306 Tlb_hit: 37967 Tlb_miss: 1339 Tlb_hit_rate: 0.965934
Shader10: Tlb_access: 44944 Tlb_hit: 43445 Tlb_miss: 1499 Tlb_hit_rate: 0.966647
Shader11: Tlb_access: 44040 Tlb_hit: 42598 Tlb_miss: 1442 Tlb_hit_rate: 0.967257
Shader12: Tlb_access: 44825 Tlb_hit: 43468 Tlb_miss: 1357 Tlb_hit_rate: 0.969727
Shader13: Tlb_access: 43155 Tlb_hit: 41660 Tlb_miss: 1495 Tlb_hit_rate: 0.965357
Shader14: Tlb_access: 38954 Tlb_hit: 37557 Tlb_miss: 1397 Tlb_hit_rate: 0.964137
Shader15: Tlb_access: 39764 Tlb_hit: 38406 Tlb_miss: 1358 Tlb_hit_rate: 0.965849
Shader16: Tlb_access: 41688 Tlb_hit: 40357 Tlb_miss: 1331 Tlb_hit_rate: 0.968072
Shader17: Tlb_access: 41280 Tlb_hit: 39889 Tlb_miss: 1391 Tlb_hit_rate: 0.966303
Shader18: Tlb_access: 44952 Tlb_hit: 43466 Tlb_miss: 1486 Tlb_hit_rate: 0.966942
Shader19: Tlb_access: 41662 Tlb_hit: 40354 Tlb_miss: 1308 Tlb_hit_rate: 0.968605
Shader20: Tlb_access: 45032 Tlb_hit: 43674 Tlb_miss: 1358 Tlb_hit_rate: 0.969844
Shader21: Tlb_access: 39980 Tlb_hit: 38647 Tlb_miss: 1333 Tlb_hit_rate: 0.966658
Shader22: Tlb_access: 40085 Tlb_hit: 38712 Tlb_miss: 1373 Tlb_hit_rate: 0.965748
Shader23: Tlb_access: 39709 Tlb_hit: 38252 Tlb_miss: 1457 Tlb_hit_rate: 0.963308
Shader24: Tlb_access: 42514 Tlb_hit: 41085 Tlb_miss: 1429 Tlb_hit_rate: 0.966388
Shader25: Tlb_access: 41999 Tlb_hit: 40556 Tlb_miss: 1443 Tlb_hit_rate: 0.965642
Shader26: Tlb_access: 41925 Tlb_hit: 40616 Tlb_miss: 1309 Tlb_hit_rate: 0.968778
Shader27: Tlb_access: 41122 Tlb_hit: 39672 Tlb_miss: 1450 Tlb_hit_rate: 0.964739
Tlb_tot_access: 1178727 Tlb_tot_hit: 1139171, Tlb_tot_miss: 39556, Tlb_tot_hit_rate: 0.966442
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 209 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 220 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 206 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 202 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 208 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 209 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 199 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 198 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 209 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 207 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 201 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 204 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 203 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 5883 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1460 Page_hit: 1396 Page_miss: 64 Page_hit_rate: 0.956164 Page_fault: 1 Page_pending: 63
Shader1: Page_table_access:1479 Page_hit: 1399 Page_miss: 80 Page_hit_rate: 0.945909 Page_fault: 7 Page_pending: 73
Shader2: Page_table_access:1516 Page_hit: 1420 Page_miss: 96 Page_hit_rate: 0.936675 Page_fault: 0 Page_pending: 96
Shader3: Page_table_access:1442 Page_hit: 1376 Page_miss: 66 Page_hit_rate: 0.954230 Page_fault: 0 Page_pending: 66
Shader4: Page_table_access:1377 Page_hit: 1281 Page_miss: 96 Page_hit_rate: 0.930283 Page_fault: 0 Page_pending: 96
Shader5: Page_table_access:1541 Page_hit: 1461 Page_miss: 80 Page_hit_rate: 0.948086 Page_fault: 0 Page_pending: 80
Shader6: Page_table_access:1444 Page_hit: 1380 Page_miss: 64 Page_hit_rate: 0.955679 Page_fault: 0 Page_pending: 64
Shader7: Page_table_access:1369 Page_hit: 1289 Page_miss: 80 Page_hit_rate: 0.941563 Page_fault: 0 Page_pending: 80
Shader8: Page_table_access:1373 Page_hit: 1293 Page_miss: 80 Page_hit_rate: 0.941733 Page_fault: 0 Page_pending: 80
Shader9: Page_table_access:1339 Page_hit: 1257 Page_miss: 82 Page_hit_rate: 0.938760 Page_fault: 1 Page_pending: 81
Shader10: Page_table_access:1499 Page_hit: 1417 Page_miss: 82 Page_hit_rate: 0.945297 Page_fault: 1 Page_pending: 81
Shader11: Page_table_access:1442 Page_hit: 1362 Page_miss: 80 Page_hit_rate: 0.944521 Page_fault: 0 Page_pending: 80
Shader12: Page_table_access:1357 Page_hit: 1275 Page_miss: 82 Page_hit_rate: 0.939573 Page_fault: 1 Page_pending: 81
Shader13: Page_table_access:1495 Page_hit: 1415 Page_miss: 80 Page_hit_rate: 0.946488 Page_fault: 0 Page_pending: 80
Shader14: Page_table_access:1397 Page_hit: 1315 Page_miss: 82 Page_hit_rate: 0.941303 Page_fault: 1 Page_pending: 81
Shader15: Page_table_access:1358 Page_hit: 1278 Page_miss: 80 Page_hit_rate: 0.941090 Page_fault: 0 Page_pending: 80
Shader16: Page_table_access:1331 Page_hit: 1251 Page_miss: 80 Page_hit_rate: 0.939895 Page_fault: 0 Page_pending: 80
Shader17: Page_table_access:1391 Page_hit: 1311 Page_miss: 80 Page_hit_rate: 0.942487 Page_fault: 0 Page_pending: 80
Shader18: Page_table_access:1486 Page_hit: 1422 Page_miss: 64 Page_hit_rate: 0.956931 Page_fault: 0 Page_pending: 64
Shader19: Page_table_access:1308 Page_hit: 1242 Page_miss: 66 Page_hit_rate: 0.949541 Page_fault: 1 Page_pending: 65
Shader20: Page_table_access:1358 Page_hit: 1292 Page_miss: 66 Page_hit_rate: 0.951399 Page_fault: 2 Page_pending: 64
Shader21: Page_table_access:1333 Page_hit: 1269 Page_miss: 64 Page_hit_rate: 0.951988 Page_fault: 0 Page_pending: 64
Shader22: Page_table_access:1373 Page_hit: 1309 Page_miss: 64 Page_hit_rate: 0.953387 Page_fault: 0 Page_pending: 64
Shader23: Page_table_access:1457 Page_hit: 1393 Page_miss: 64 Page_hit_rate: 0.956074 Page_fault: 0 Page_pending: 64
Shader24: Page_table_access:1429 Page_hit: 1365 Page_miss: 64 Page_hit_rate: 0.955213 Page_fault: 0 Page_pending: 64
Shader25: Page_table_access:1443 Page_hit: 1379 Page_miss: 64 Page_hit_rate: 0.955648 Page_fault: 0 Page_pending: 64
Shader26: Page_table_access:1309 Page_hit: 1243 Page_miss: 66 Page_hit_rate: 0.949580 Page_fault: 1 Page_pending: 65
Shader27: Page_table_access:1450 Page_hit: 1386 Page_miss: 64 Page_hit_rate: 0.955862 Page_fault: 0 Page_pending: 64
Page_talbe_tot_access: 39556 Page_tot_hit: 37476, Page_tot_miss 2080, Page_tot_hit_rate: 0.947416 Page_tot_fault: 16 Page_tot_pending: 2064
Total_memory_access_page_fault: 16, Average_latency 474904.968750
========================================Page threshing statistics==============================
Page_validate: 752 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.662178
[0-25]: 0.025974, [26-50]: 0.042133, [51-75]: 0.931892, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:      633 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:   222784----T:   246861 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(16.257259)
F:   223707----T:   224564 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.578663)
F:   224564----T:   226280 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(1.158677)
F:   226280----T:   226931 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   226931----T:   228991 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   228991----T:   229642 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   229642----T:   231702 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   231702----T:   232559 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.578663)
F:   232559----T:   234275 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(1.158677)
F:   234275----T:   234926 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   234926----T:   236986 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   236986----T:   237843 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.578663)
F:   237843----T:   239559 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(1.158677)
F:   239559----T:   241619 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   241619----T:   242270 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   242270----T:   244561 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(1.546928)
F:   244561----T:   246621 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   469011----T:   470993 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.338285)
F:   470993----T:   471626 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:   471627----T:   472260 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:   694411----T:   762393 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(45.902767)
F:   694959----T:   695912 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.643484)
F:   695912----T:   697515 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(1.082377)
F:   697515----T:   699690 	 St: c0020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   699690----T:   701865 	 St: c0030000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   701865----T:   703025 	 St: c0040000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.783255)
F:   703025----T:   710000 	 St: c0047000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(4.709656)
F:   710000----T:   711945 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(1.313302)
F:   711945----T:   712645 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   712645----T:   714820 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   714820----T:   716995 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   716995----T:   718485 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(1.006077)
F:   718485----T:   725108 	 St: c012a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(4.471978)
F:   725108----T:   726162 	 St: c0170000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.711681)
F:   726162----T:   740782 	 St: c0176000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(9.871708)
F:   740782----T:   744822 	 St: c00c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(2.727887)
F:   744822----T:   746997 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   746997----T:   749172 	 St: c0160000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   749172----T:   755795 	 St: c01f0000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(4.471978)
F:   755795----T:   772298 	 St: c0226000 Sz: 565248 	 Sm: 0 	 T: memcpy_h2d(11.143147)
F:   984543----T:   985859 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.888589)
F:   985859----T:   986492 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:   986493----T:   987126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  1209277----T:  1221015 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.925726)
F:  1443165----T:  1444629 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.988521)
F:  1444629----T:  1445262 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  1445263----T:  1445896 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  1668047----T:  1679750 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.902093)
F:  1901900----T:  1904843 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.987171)
F:  1904843----T:  1905476 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  1905477----T:  1906110 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  2128261----T:  2148776 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.852127)
F:  2370926----T:  2375272 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.934504)
F:  2375272----T:  2375905 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  2375906----T:  2376539 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  2598690----T:  2652560 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(36.374073)
F:  2874710----T:  2878948 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.861580)
F:  2878948----T:  2879581 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  2879582----T:  2880215 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  3102366----T:  3189693 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(58.964890)
F:  3411843----T:  3416037 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.831870)
F:  3416037----T:  3416670 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  3416671----T:  3417304 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  3639455----T:  3673843 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(23.219446)
F:  3895993----T:  3898042 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.383525)
F:  3898042----T:  3898675 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  3898676----T:  3899309 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  4121460----T:  4126793 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.600945)
F:  4348943----T:  4350038 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.739365)
F:  4350038----T:  4350671 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  4350672----T:  4351305 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.427414)
F:  4573456----T:  4575693 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.510466)
F:  4797843----T:  4798818 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.658339)
F:  4798818----T:  4799451 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.427414)
F:  4799452----T:  4800103 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:  4799452----T:  4801512 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:  4802163----T:  4802814 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:  4802163----T:  4804223 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:  4804874----T:  4805525 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:  4804874----T:  4808797 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F:  4809448----T:  4810099 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:  4809448----T:  4815248 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(3.916273)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 343772(cycle), 232.121536(us)
Tot_kernel_exec_time_and_fault_time: 1410092(cycle), 952.121521(us)
Tot_memcpy_h2d_time: 106583(cycle), 71.966911(us)
Tot_memcpy_d2h_time: 6330(cycle), 4.274139(us)
Tot_memcpy_time: 112913(cycle), 76.241051(us)
Tot_devicesync_time: 16447(cycle), 11.105334(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 22777(cycle), 15.379474(us)
GPGPU-Sim: *** exit detected ***
