/*
 * @UBERXMHF_LICENSE_HEADER_START@
 *
 * uber eXtensible Micro-Hypervisor Framework (Raspberry Pi)
 *
 * Copyright 2018 Carnegie Mellon University. All Rights Reserved.
 *
 * NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING
 * INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON
 * UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED,
 * AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR
 * PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF
 * THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF
 * ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT
 * INFRINGEMENT.
 *
 * Released under a BSD (SEI)-style license, please see LICENSE or
 * contact permission@sei.cmu.edu for full terms.
 *
 * [DISTRIBUTION STATEMENT A] This material has been approved for public
 * release and unlimited distribution.  Please see Copyright notice for
 * non-US Government use and distribution.
 *
 * Carnegie Mellon is registered in the U.S. Patent and Trademark Office by
 * Carnegie Mellon University.
 *
 * @UBERXMHF_LICENSE_HEADER_END@
 */

/*
 * Author: Amit Vasudevan (amitvasudevan@acm.org)
 *
 */

/*
	ARM 8 32-bit (aarch32) architecture definitions

	author: amit vasudevan (amitvasudevan@acm.org)
*/

#ifndef __ARM8_32_H__
#define __ARM8_32_H__

//
// memory shareability types
//
#define	MEM_NON_SHAREABLE		0x0
#define MEM_OUTER_SHAREABLE		0x2
#define	MEM_INNER_SHAREABLE		0x3

//
// memory cacheability types
//
#define	MEM_NON_CACHEABLE								0x0
#define MEM_WRITEBACK_READALLOCATE_WRITEALLOCATE		0x1
#define	MEM_WRITETHROUGH_READALLOCATE_NOWRITEALLOCATE	0x2
#define MEM_WRITEBACK_READALLOCATE_NOWRITEALLOCATE		0x3


//
// VTCR (virtualization translation control register) bit definitions
// G6.2.161 ARMv8
//
#define VTCR_RES1_MASK		0x80000000
#define	VTCR_SH0_MASK		0x00003000
#define VTCR_SH0_SHIFT		12
#define	VTCR_ORGN0_MASK		0x00000C00
#define VTCR_ORGN0_SHIFT	10
#define	VTCR_IRGN0_MASK		0x00000300
#define VTCR_IRGN0_SHIFT	8
#define	VTCR_SL0_MASK		0x000000C0
#define VTCR_SL0_SHIFT		6
#define	VTCR_S_MASK			0x00000010
#define	VTCR_S_SHIFT		4
#define	VTCR_T0SZ_MASK		0x0000000F
#define	VTCR_T0SZ_SHIFT		0

//
// HDCR (hyp debug control register) bit definitions
// 4.5.38 Cortex-A53 TRM
//
#define HDCR_TDRA_MASK		0x00000800
#define HDCR_TDRA_SHIFT		11
#define HDCR_TDOSA_MASK		0x00000400
#define HDCR_TDOSA_SHIFT	10
#define HDCR_TDA_MASK		0x00000200
#define HDCR_TDA_SHIFT		9
#define HDCR_TDE_MASK		0x00000100
#define HDCR_TDE_SHIFT		8
#define HDCR_HPME_MASK		0x00000080
#define HDCR_HPME_SHIFT		7
#define HDCR_TPM_MASK		0x00000060
#define HDCR_TPM_SHIFT		6
#define HDCR_TPMCR_MASK		0x00000020
#define HDCR_TPMCR_SHIFT	5
#define HDCR_HPMN_MASK		0x0000001f
#define HDCR_HPMN_SHIFT		0


//
// HCPTR (hyp architectural feature trap register) bit definitions
// G6.2.57 ARMv8
//
#define HCPTR_RES1_MASK		0x000033ff
#define HCPTR_TTA_MASK		0x00100000
#define HCPTR_TTA_SHIFT		20
#define HCPTR_TASE_MASK		0x00008000
#define HCPTR_TASE_SHIFT	15
#define HCPTR_TCP11_MASK	0x00000800
#define HCPTR_TCP11_SHIFT	11
#define HCPTR_TCP10_MASK	0x00000600
#define HCPTR_TCP10_SHIFT	10


//
// HSCTLR (hyp system control register) bit definitions
// G6.2.66 ARMv8
//
#define HSCTLR_M_MASK		0x00000001UL
#define HSCTLR_M_SHIFT		0



//
// stage-1 long descriptor table attribute bit definitions for
// TABLE descriptors
// G4.5.3 ARMv8
//
#define LDESC_S1_TABLEATTR_NSTABLE_MASK		0x8000000000000000ULL
#define LDESC_S1_TABLEATTR_NSTABLE_SHIFT	63
#define LDESC_S1_TABLEATTR_APTABLE_MASK		0x6000000000000000ULL
#define LDESC_S1_TABLEATTR_APTABLE_SHIFT	61
#define LDESC_S1_TABLEATTR_XNTABLE_MASK		0x1000000000000000ULL
#define LDESC_S1_TABLEATTR_XNTABLE_SHIFT	60
#define LDESC_S1_TABLEATTR_PXNTABLE_MASK	0x0800000000000000ULL
#define LDESC_S1_TABLEATTR_PXNTABLE_SHIFT	59

//
// stage-1 long descriptor table, table attribute APTABLE bit definitions for
// TABLE descriptors
// G4.6.1 ARMv8
//
#define LDESC_S1_TABLEATTR_APTABLE_NONE								0x0
#define LDESC_S1_TABLEATTR_APTABLE_NOACCESSPL0						0x1
#define LDESC_S1_TABLEATTR_APTABLE_NOWRITEACCESSEXCP				0x2
#define LDESC_S1_TABLEATTR_APTABLE_NOACCESSPL0_NOWRITEACCESSEXCP	0x3

//
// stage-1 ldesc memory attribute bit definitions for
// BLOCK and PAGE descriptors
// G4.5.3 ARMv8
//
#define LDESC_S1_MEMATTR_XN_MASK		0x0040000000000000ULL
#define LDESC_S1_MEMATTR_XN_SHIFT		54
#define LDESC_S1_MEMATTR_PXN_MASK		0x0020000000000000ULL
#define LDESC_S1_MEMATTR_PXN_SHIFT		53
#define LDESC_S1_MEMATTR_C_MASK			0x0010000000000000ULL
#define LDESC_S1_MEMATTR_C_SHIFT		52
#define LDESC_S1_MEMATTR_nG_MASK		0x0000000000000600ULL
#define LDESC_S1_MEMATTR_nG_SHIFT		11
#define LDESC_S1_MEMATTR_AF_MASK		0x0000000000000400ULL
#define LDESC_S1_MEMATTR_AF_SHIFT		10
#define LDESC_S1_MEMATTR_SH_MASK		0x0000000000000300ULL
#define LDESC_S1_MEMATTR_SH_SHIFT		8
#define LDESC_S1_MEMATTR_AP_MASK		0x00000000000000C0ULL
#define LDESC_S1_MEMATTR_AP_SHIFT		6
#define LDESC_S1_MEMATTR_NS_MASK		0x0000000000000020ULL
#define LDESC_S1_MEMATTR_NS_SHIFT		5
#define LDESC_S1_MEMATTR_ATTRINDX_MASK	0x000000000000001CULL
#define LDESC_S1_MEMATTR_ATTRINDX_SHIFT	2

//
// stage-1 ldesc memory access permission definitions for
// BLOCK and PAGE descriptors
// G4.6.1 ARMv8
//
#define LDESC_S1_AP_READWRITE_PL1		0x0			//invalid in HYP mode
#define LDESC_S1_AP_READWRITE			0x1
#define LDESC_S1_AP_READONLY_PL1		0x2			//invalid in HYP mode
#define LDESC_S1_AP_READONLY			0x3


//
// stage-1 ldesc memory attribute indirection register bit definitions for
// BLOCK and PAGE descriptors
// G6.2.100 ARMv8
//
#define LDESC_S1_MAIR_LO_DEVnGnRnE															0b0000
#define LDESC_S1_MAIR_LO_DEVnGnRE															0b0100
#define LDESC_S1_MAIR_LO_DEVnGRE															0b1000
#define LDESC_S1_MAIR_LO_DEVGRE																0b1100

#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITENOALLOCATE_INNER_WRITE_THROUGH_TRANSIENT		0b0000
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITEALLOCATE_INNER_WRITE_THROUGH_TRANSIENT			0b0001
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITENOALLOCATE_INNER_WRITE_THROUGH_TRANSIENT			0b0010
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITEALLOCATE_INNER_WRITE_THROUGH_TRANSIENT			0b0011
#define LDESC_S1_MAIR_LO_INNER_NON_CACHEABLE												0b0100
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITEALLOCATE_INNER_WRITE_BACK_TRANSIENT			0b0101
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITENOALLOCATE_INNER_WRITE_BACK_TRANSIENT			0b0110
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITEALLOCATE_INNER_WRITE_BACK_TRANSIENT				0b0111
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITENOALLOCATE_INNER_WRITE_THROUGH_NONTRANSIENT	0b1000
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITEALLOCATE_INNER_WRITE_THROUGH_NONTRANSIENT		0b1001
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITENOALLOCATE_INNER_WRITE_THROUGH_NONTRANSIENT		0b1010
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITEALLOCATE_INNER_WRITE_THROUGH_NONTRANSIENT		0b1011
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITENOALLOCATE_INNER_WRITE_BACK_NONTRANSIENT		0b1100
#define LDESC_S1_MAIR_LO_READNOALLOCATE_WRITEALLOCATE_INNER_WRITE_BACK_NONTRANSIENT			0b1101
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITENOALLOCATE_INNER_WRITE_BACK_NONTRANSIENT			0b1110
#define LDESC_S1_MAIR_LO_READALLOCATE_WRITEALLOCATE_INNER_WRITE_BACK_NONTRANSIENT			0b1111


#define LDESC_S1_MAIR_HI_DEV																0b00000000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITEALLOCATE_OUTER_WRITE_THROUGH_TRANSIENT			0b00010000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITENOALLOCATE_OUTER_WRITE_THROUGH_TRANSIENT			0b00100000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITEALLOCATE_OUTER_WRITE_THROUGH_TRANSIENT			0b00110000
#define LDESC_S1_MAIR_HI_OUTER_NON_CACHEABLE												0b01000000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITEALLOCATE_OUTER_WRITE_BACK_TRANSIENT			0b01010000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITENOALLOCATE_OUTER_WRITE_BACK_TRANSIENT			0b01100000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITEALLOCATE_OUTER_WRITE_BACK_TRANSIENT				0b01110000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITENOALLOCATE_OUTER_WRITE_THROUGH_NONTRANSIENT	0b10000000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITEALLOCATE_OUTER_WRITE_THROUGH_NONTRANSIENT		0b10010000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITENOALLOCATE_OUTER_WRITE_THROUGH_NONTRANSIENT		0b10100000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITEALLOCATE_OUTER_WRITE_THROUGH_NONTRANSIENT		0b10110000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITENOALLOCATE_OUTER_WRITE_BACK_NONTRANSIENT		0b11000000
#define LDESC_S1_MAIR_HI_READNOALLOCATE_WRITEALLOCATE_OUTER_WRITE_BACK_NONTRANSIENT			0b11010000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITENOALLOCATE_OUTER_WRITE_BACK_NONTRANSIENT			0b11100000
#define LDESC_S1_MAIR_HI_READALLOCATE_WRITEALLOCATE_OUTER_WRITE_BACK_NONTRANSIENT			0b11110000


//
// stage-1 long descriptor translation table format descriptor macros
// G4.5.2 ARMv8
//
#define ldesc_make_s1_l1e_invalid()	0x0ULL

#define ldesc_make_s1_l1e_table(addr, attrs)	\
		((addr & 0x000000FFFFFFF000ULL) | attrs | 0x3ULL)

#define ldesc_make_s1_l1e_block(addr, attrs)	\
		((addr & 0x000000FFC0000000ULL) | attrs | 0x1ULL)

#define ldesc_make_s1_l2e_invalid()	0x0ULL

#define ldesc_make_s1_l2e_block(addr, attrs)	\
		((addr & 0x000000FFFFE00000ULL) | attrs | 0x1ULL)

#define ldesc_make_s1_l2e_table(addr)	\
		((addr & 0x000000FFFFFFF000ULL) | 0x3ULL)




//
// stage-2 long descriptor memory attribute bit definitions for
// BLOCK and PAGE descriptors
// G4.5.3 ARMv8
//
#define LDESC_S2_MEMATTR_XN_MASK	0x0040000000000000ULL
#define LDESC_S2_MEMATTR_XN_SHIFT	54
#define LDESC_S2_MEMATTR_C_MASK		0x0010000000000000ULL
#define LDESC_S2_MEMATTR_C_SHIFT	52
#define LDESC_S2_MEMATTR_AF_MASK	0x0000000000000400ULL
#define LDESC_S2_MEMATTR_AF_SHIFT	10
#define LDESC_S2_MEMATTR_SH_MASK	0x0000000000000300ULL
#define LDESC_S2_MEMATTR_SH_SHIFT	8
#define LDESC_S2_MEMATTR_S2AP_MASK	0x00000000000000C0ULL
#define LDESC_S2_MEMATTR_S2AP_SHIFT	6
#define LDESC_S2_MEMATTR_MC_MASK	0x000000000000003CULL
#define LDESC_S2_MEMATTR_MC_SHIFT	2


//
// stage-2 long descriptor memory access permission definitions for
// BLOCK and PAGE descriptors
// G4.6.5 ARMv8
//
#define LDESC_S2_S2AP_NO_ACCESS		0x0
#define LDESC_S2_S2AP_READ_ONLY		0x1
#define LDESC_S2_S2AP_WRITE_ONLY	0x2
#define LDESC_S2_S2AP_READ_WRITE	0x3


//
// stage-2 long descriptor memory cacheability definitions for
// BLOCK and PAGE descriptors
// G4.7.5 ARMv8
//
#define LDESC_S2_MC_DEVnGnRnE														0x0
#define LDESC_S2_MC_DEVnGnRE														0x1
#define LDESC_S2_MC_DEVnGRE															0x2
#define LDESC_S2_MC_DEVGRE															0x3
#define LDESC_S2_MC_OUTER_NON_CACHEABLE_RESERVED 									0x4
#define LDESC_S2_MC_OUTER_NON_CACHEABLE_INNER_NON_CACHEABLE 						0x5
#define LDESC_S2_MC_OUTER_NON_CACHEABLE_INNER_WRITE_THROUGH_CACHEABLE 				0x6
#define LDESC_S2_MC_OUTER_NON_CACHEABLE_INNER_WRITE_BACK_CACHEABLE 					0x7
#define LDESC_S2_MC_OUTER_WRITE_THROUGH_CACHEABLE_RESERVED 							0x8
#define LDESC_S2_MC_OUTER_WRITE_THROUGH_CACHEABLE_INNER_NON_CACHEABLE 				0x9
#define LDESC_S2_MC_OUTER_WRITE_THROUGH_CACHEABLE_INNER_WRITE_THROUGH_CACHEABLE 	0xa
#define LDESC_S2_MC_OUTER_WRITE_THROUGH_CACHEABLE_INNER_WRITE_BACK_CACHEABLE 		0xb
#define LDESC_S2_MC_OUTER_WRITE_BACK_CACHEABLE_RESERVED 							0xc
#define LDESC_S2_MC_OUTER_WRITE_BACK_CACHEABLE_INNER_NON_CACHEABLE 					0xd
#define LDESC_S2_MC_OUTER_WRITE_BACK_CACHEABLE_INNER_WRITE_THROUGH_CACHEABLE 		0xe
#define LDESC_S2_MC_OUTER_WRITE_BACK_CACHEABLE_INNER_WRITE_BACK_CACHEABLE 			0xf


//
// stage-2 long descriptor translation table format descriptor macros
// G4.5.2 ARMv8
//
#define ldesc_make_s2_l1e_invalid()	0x0ULL

#define ldesc_make_s2_l1e_table(addr)	\
		((addr & 0x000000FFFFFFF000ULL) | 0x3ULL)

#define ldesc_make_s2_l1e_block(addr, attrs)	\
		((addr & 0x000000FFC0000000ULL) | attrs | 0x1ULL)

#define ldesc_make_s2_l2e_invalid()	0x0ULL

#define ldesc_make_s2_l2e_block(addr, attrs)	\
		((addr & 0x000000FFFFE00000ULL) | attrs | 0x1ULL)

#define ldesc_make_s2_l2e_table(addr)	\
		((addr & 0x000000FFFFFFF000ULL) | 0x3ULL)

#define ldesc_make_s2_l3e_invalid()	0x0ULL

#define ldesc_make_s2_l3e_resinvalid()	0x1ULL

#define ldesc_make_s2_l3e_page(addr, attrs)	\
		((addr & 0x000000FFFFFFF000ULL) | attrs | 0x3ULL)


#define ldesc_get_s2_l3e_page_attrs(entry)	\
		((entry & 0xFFF0000000000FF3ULL))



#define L1_LDESC_TABLE_MAXENTRIES	1024
#define L1_LDESC_TABLE_ENTRIES		3
#define L2_LDESC_TABLE_MAXENTRIES	512
#define L3_LDESC_TABLE_MAXENTRIES	512

#define PAGE_SIZE_4K					4096
#define PAGE_SIZE_2M					0x00200000UL
#define PAGE_SIZE_1G					0x40000000UL

//
// VTTBR (virtualization translation table base register) bit definitions
// G6.2.162 ARMv8
//
#define VTTBR_VMID_MASK				0x00FF000000000000ULL
#define VTTBR_VMID_SHIFT			48
#define VTTBR_BADDR_MASK			0x0000FFFFFFFFFFFFULL
#define VTTBR_BADDR_SHIFT			0


//
// HTTBR (Hyp translation table base register) bit definitions
// G6.2.71 ARMv8
//
#define HTTBR_BADDR_MASK			0x0000FFFFFFFFFFFFULL
#define HTTBR_BADDR_SHIFT			0


//
// HTCR (hyp translation control register) bit definitions
// G6.2.69 ARMv8
//
#define HTCR_RES1_MASK		0x80800000UL
#define HTCR_IMPDEF_MASK	0x60000000UL
#define HTCR_SH0_MASK		0x00003000UL
#define HTCR_SH0_SHIFT		12
#define HTCR_ORGN0_MASK		0x00000C00UL
#define HTCR_ORGN0_SHIFT	10
#define HTCR_IRGN0_MASK		0x00000300UL
#define HTCR_IRGN0_SHIFT	8
#define HTCR_T0SZ_MASK		0x00000007UL
#define HTCR_T0SZ_SHIFT		0


//
// HCR (hyp configuration register) bit definitions
// G6.2.58 ARMv8
//
#define HCR_VM_MASK					0x00000001UL
#define HCR_VM_SHIFT				0


//
// HSR (hyp syndrome register) bit definitions
// G6.2.67 ARMv8
//
#define HSR_EC_MASK			0xFC000000UL
#define HSR_EC_SHIFT		26
#define HSR_IL_MASK			0x02000000UL
#define HSR_IL_SHIFT		25
#define HSR_ISS_MASK		0x1FFFFFFFUL
#define HSR_ISS_SHIFT		0

//
// HSR (hyp syndrome register) EC values
// G6.2.67 ARMv8
//
#define HSR_EC_CP15_TRAP					0x3
#define HSR_EC_HVC							0x12
#define HSR_EC_PREFETCH_ABORT_ELCHANGE		0x20
#define HSR_EC_PREFETCH_ABORT_NOELCHANGE	0x21
#define HSR_EC_DATA_ABORT_ELCHANGE			0x24
#define HSR_EC_DATA_ABORT_NOELCHANGE		0x25



#ifndef __ASSEMBLY__


typedef struct {
	u32 r0;
	u32 r1;
	u32 r2;
	u32 r3;
	u32 r4;
	u32 r5;
	u32 r6;
	u32 r7;
	u32 r8;
	u32 r9;
	u32 r10;
	u32 r11;
	u32 r12;
	//u32 r13;
	//u32 r14;
} arm8_32_regs_t;

static inline u32 cpu_bswap_u32(u32 val){
    val = ((val << 8) & 0xFF00FF00 ) | ((val >> 8) & 0xFF00FF );
    return (val << 16) | (val >> 16);
}

static inline u64 cpu_bswap_u64(u64 val){
	val = ((val << 8) & 0xFF00FF00FF00FF00ULL ) | ((val >> 8) & 0x00FF00FF00FF00FFULL );
    val = ((val << 16) & 0xFFFF0000FFFF0000ULL ) | ((val >> 16) & 0x0000FFFF0000FFFFULL );
    return (val << 32) | (val >> 32);
}


#define cpu_be2le_u32(be_val_u32)	cpu_bswap_u32(be_val_u32)
#define cpu_be2le_u64(be_val_u64)	cpu_bswap_u64(be_val_u64)
#define cpu_le2be_u32(le_val_u32)	cpu_bswap_u32(le_val_u32)
#define cpu_le2be_u64(le_val_u64)	cpu_bswap_u64(le_val_u64)


CASM_FUNCDECL(u32 mmio_read32 (u32 address));
CASM_FUNCDECL(void mmio_write32 (u32 address, u32 value));

CASM_FUNCDECL(u32 sysreg_read_scr(void *noparam));

CASM_FUNCDECL(u32 sysreg_read_cpsr(void *noparam));
CASM_FUNCDECL(void sysreg_write_cpsr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hvbar(void *noparam));
CASM_FUNCDECL(void sysreg_write_hvbar(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hcr(void *noparam));
CASM_FUNCDECL(void sysreg_write_hcr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_spsr_hyp(void *noparam));

CASM_FUNCDECL(u32 sysreg_read_hsctlr(void *noparam));
CASM_FUNCDECL(void sysreg_write_hsctlr(u32 value));

CASM_FUNCDECL(void hypcall(void *noparam));

CASM_FUNCDECL(void svccall(void *noparam));

CASM_FUNCDECL(u32 sysreg_read_sctlr(void *noparam));
CASM_FUNCDECL(void sysreg_write_sctlr(u32 value));


CASM_FUNCDECL(u32 sysreg_read_vbar(void *noparam));
CASM_FUNCDECL(void sysreg_write_vbar(u32 value));

CASM_FUNCDECL(u32 sysreg_read_vtcr(void *noparam));
CASM_FUNCDECL(void sysreg_write_vtcr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hdcr(void *noparam));
CASM_FUNCDECL(void sysreg_write_hdcr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hcptr(void *noparam));
CASM_FUNCDECL(void sysreg_write_hcptr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hstr(void *noparam));
CASM_FUNCDECL(void sysreg_write_hstr(u32 value));

CASM_FUNCDECL(u64 sysreg_read_vttbr(void *noparam));
CASM_FUNCDECL(void sysreg_write_vttbr(u64 value));

CASM_FUNCDECL(u32 sysreg_read_hsr(void *noparam));

CASM_FUNCDECL(u32 sysreg_read_elrhyp(void *noparam));
CASM_FUNCDECL(void sysreg_write_elrhyp(u32 value));

CASM_FUNCDECL(u32 sysreg_read_mair0(void *noparam));
CASM_FUNCDECL(void sysreg_write_mair0(u32 value));

CASM_FUNCDECL(u32 sysreg_read_mair1(void *noparam));
CASM_FUNCDECL(void sysreg_write_mair1(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hmair0(void *noparam));
CASM_FUNCDECL(void sysreg_write_hmair0(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hmair1(void *noparam));
CASM_FUNCDECL(void sysreg_write_hmair1(u32 value));


CASM_FUNCDECL(void sysreg_tlbiallh(void *noparam));
CASM_FUNCDECL(void sysreg_iciallu(void *noparam));
CASM_FUNCDECL(void sysreg_tlbiipas2is(u32 ipa));
CASM_FUNCDECL(void sysreg_tlbiallis(void *noparam));

CASM_FUNCDECL(u64 sysreg_read_httbr(void *noparam));
CASM_FUNCDECL(void sysreg_write_httbr(u64 value));

CASM_FUNCDECL(u32 sysreg_read_htcr(void *noparam));
CASM_FUNCDECL(void sysreg_write_htcr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_actlr(void *noparam));
CASM_FUNCDECL(void sysreg_write_actlr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_dacr(void *noparam));
CASM_FUNCDECL(void sysreg_write_dacr(u32 value));

CASM_FUNCDECL(u32 sysreg_read_hdfar(void *noparam));
CASM_FUNCDECL(u32 sysreg_read_hpfar(void *noparam));

CASM_FUNCDECL(void cpu_isb(void *noparam));
CASM_FUNCDECL(void cpu_dsb(void *noparam));
CASM_FUNCDECL(void cpu_dmbish(void *noparam));
CASM_FUNCDECL(u32 cpu_read_sp(void *noparam));


CASM_FUNCDECL(u32 sysreg_read_idisar4(void *noparam));


CASM_FUNCDECL(void sysreg_ats12nsour(u32 value));
CASM_FUNCDECL(void sysreg_ats1cpr(u32 value));
CASM_FUNCDECL(u32 sysreg_read_par(void *noparam));

CASM_FUNCDECL(void spin_lock(u32 *lock));
CASM_FUNCDECL(void spin_unlock(u32 *lock));


//////
// pl0,1 system register access functions
// chiefly used for emulation/pass-thru
//////
CASM_FUNCDECL(u32 sysreg_read_ttbcr(void *noparam));
CASM_FUNCDECL(void sysreg_write_ttbcr(u32 value));
CASM_FUNCDECL(u32 sysreg_read_ttbr0(void *noparam));
CASM_FUNCDECL(void sysreg_write_ttbr0(u32 value));
CASM_FUNCDECL(u32 sysreg_read_ttbr1(void *noparam));
CASM_FUNCDECL(void sysreg_write_ttbr1(u32 value));


//////
// generic timer system register access functions
//////
CASM_FUNCDECL(u64 sysreg_read_cntpct(void *noparam));
CASM_FUNCDECL(int sysreg_read_cnthp_tval(void *noparam));
CASM_FUNCDECL(void sysreg_write_cnthp_tval(int value));
CASM_FUNCDECL(u32 sysreg_read_cnthp_ctl(void *noparam));
CASM_FUNCDECL(void sysreg_write_cnthp_ctl(u32 value));



#endif // __ASSEMBLY__

#endif //__ARM8_32_H__
;
