Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 12:34:54 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (48)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (48)
-------------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.558     -189.892                     75                   75        0.053        0.000                      0                   75       16.667        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 19.999}     39.998          25.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.461        0.000                      0                   75        0.348        0.000                      0                   75       19.499        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.440        0.000                      0                   75        0.348        0.000                      0                   75       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.003        0.000                      0                   75        0.053        0.000                      0                   75  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.558     -189.892                     75                   75        0.053        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.461ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.515 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    -0.888    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461     0.029    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.153 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463     0.616    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.001 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.001    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.158 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499     1.656    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329     1.985 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280     2.265    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120     2.385 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.385    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.515    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.090    
                         clock uncertainty           -0.273    38.817    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.029    38.846    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 36.461    

Slack (MET) :             36.462ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.515 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    -0.888    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461     0.029    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.153 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463     0.616    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.001 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.001    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.158 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499     1.656    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329     1.985 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280     2.265    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120     2.385 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.385    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.515    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.090    
                         clock uncertainty           -0.273    38.817    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.030    38.847    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 36.462    

Slack (MET) :             36.711ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.515 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372     1.663    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.515    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.273    38.803    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.374    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 36.711    

Slack (MET) :             36.711ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.515 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372     1.663    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.515    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.273    38.803    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.374    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 36.711    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.513 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360     1.650    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.513    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.561    39.074    
                         clock uncertainty           -0.273    38.801    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 36.722    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.513 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360     1.650    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.513    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.561    39.074    
                         clock uncertainty           -0.273    38.801    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.372    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.372    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 36.722    

Slack (MET) :             36.723ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.514 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373     1.664    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.514    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.089    
                         clock uncertainty           -0.273    38.816    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.387    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 36.723    

Slack (MET) :             36.723ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.514 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373     1.664    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.514    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.089    
                         clock uncertainty           -0.273    38.816    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.387    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 36.723    

Slack (MET) :             36.728ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.842ns (34.315%)  route 1.612ns (65.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.516 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.831     0.362    vga_driver/h_cnt_reg[4]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.299     0.661 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.451     1.112    vga_driver/hsync_i_3_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124     1.236 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     1.566    vga_driver/hsync0
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.516    vga_driver/CLK
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.273    38.818    
    SLICE_X64Y73         FDRE (Setup_fdre_C_R)       -0.524    38.294    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                 36.728    

Slack (MET) :             36.770ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.716ns (28.590%)  route 1.788ns (71.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.516 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X63Y73         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=7, routed)           1.188     0.722    vga_driver/h_cnt_reg[8]
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.297     1.019 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.600     1.619    vga_driver/clear
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.516    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.273    38.818    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429    38.389    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 36.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.575%)  route 0.265ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.265    -0.191    vga_driver/v_cnt_reg[8]
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.012    -0.539    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y75         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.330    -0.113    vga_driver/v_cnt_reg[2]
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070    -0.482    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.245ns (49.843%)  route 0.247ns (50.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.097    -0.092 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vga_driver/plusOp__0[9]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.107    -0.463    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.074%)  route 0.328ns (69.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.583    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=4, routed)           0.328    -0.114    vga_driver/h_cnt_reg[10]
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.066    -0.485    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.454%)  route 0.282ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.282    -0.154    vga_driver/h_cnt_reg[6]
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.017    -0.535    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.034%)  route 0.345ns (70.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.345    -0.098    vga_driver/v_cnt_reg[7]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.070    -0.482    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.253    -0.571    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.098    -0.473    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.343    -0.099    vga_driver/v_cnt_reg[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066    -0.486    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.246ns (49.945%)  route 0.247ns (50.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.098    -0.091 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    vga_driver/plusOp__0[10]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092    -0.478    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.097    -0.474    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.998
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.998      37.843     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.998      38.749     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X61Y76     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y74     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y73     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X64Y74     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y74     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y74     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y74     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X64Y74     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.998      173.362    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y74     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y74     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y74     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y74     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y74     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y74     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y74     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y75     vga_driver/v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y75     vga_driver/v_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y75     vga_driver/v_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y73     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y73     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y73     vga_driver/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y73     vga_driver/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X64Y73     vga_driver/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y76     vga_driver/pixel_col_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y76     vga_driver/pixel_col_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y76     vga_driver/vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X62Y76     vga_driver/vsync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y76     vga_driver/blue_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.440ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    -0.888    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461     0.029    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.153 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463     0.616    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.001 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.001    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.158 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499     1.656    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329     1.985 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280     2.265    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120     2.385 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.385    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.029    38.825    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 36.440    

Slack (MET) :             36.441ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    -0.888    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461     0.029    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.153 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463     0.616    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.001 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.001    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.158 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499     1.656    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329     1.985 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280     2.265    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120     2.385 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.385    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.030    38.826    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 36.441    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372     1.663    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.561    39.078    
                         clock uncertainty           -0.295    38.782    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.353    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372     1.663    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.561    39.078    
                         clock uncertainty           -0.295    38.782    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.353    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360     1.650    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.515    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.295    38.780    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.351    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360     1.650    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.515    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.295    38.780    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.351    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373     1.664    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.516    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.295    38.795    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.366    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 36.702    

Slack (MET) :             36.702ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720     0.289    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124     0.413 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284     0.697    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.821 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346     1.167    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.291 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373     1.664    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.516    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.295    38.795    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.366    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 36.702    

Slack (MET) :             36.707ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.842ns (34.315%)  route 1.612ns (65.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    -0.887    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419    -0.468 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.831     0.362    vga_driver/h_cnt_reg[4]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.299     0.661 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.451     1.112    vga_driver/hsync_i_3_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124     1.236 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330     1.566    vga_driver/hsync0
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X64Y73         FDRE (Setup_fdre_C_R)       -0.524    38.273    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                 36.707    

Slack (MET) :             36.749ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.716ns (28.590%)  route 1.788ns (71.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.885    vga_driver/CLK
    SLICE_X63Y73         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=7, routed)           1.188     0.722    vga_driver/h_cnt_reg[8]
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.297     1.019 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.600     1.619    vga_driver/clear
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429    38.368    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 36.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.575%)  route 0.265ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.265    -0.191    vga_driver/v_cnt_reg[8]
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.012    -0.539    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y75         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.330    -0.113    vga_driver/v_cnt_reg[2]
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070    -0.482    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.245ns (49.843%)  route 0.247ns (50.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.097    -0.092 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vga_driver/plusOp__0[9]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.107    -0.463    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.074%)  route 0.328ns (69.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.583    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=4, routed)           0.328    -0.114    vga_driver/h_cnt_reg[10]
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.066    -0.485    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.454%)  route 0.282ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.282    -0.154    vga_driver/h_cnt_reg[6]
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.017    -0.535    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.034%)  route 0.345ns (70.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.345    -0.098    vga_driver/v_cnt_reg[7]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.070    -0.482    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.253    -0.571    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.098    -0.473    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.343    -0.099    vga_driver/v_cnt_reg[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066    -0.486    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.246ns (49.945%)  route 0.247ns (50.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.098    -0.091 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    vga_driver/plusOp__0[10]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092    -0.478    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.097    -0.474    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y76     vga_driver/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y74     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y73     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y74     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y74     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y74     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y74     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y74     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y75     vga_driver/v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y75     vga_driver/v_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y75     vga_driver/v_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y76     vga_driver/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y73     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y73     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y74     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y74     vga_driver/h_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605 39878.957    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461 39879.875    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124 39880.000 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463 39880.461    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385 39880.848 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000 39880.848    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157 39881.004 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499 39881.504    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329 39881.832 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280 39882.113    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120 39882.234 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000 39882.234    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493 39916.914    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.029 39917.219    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                      39917.227    
                         arrival time                       -39882.227    
  -------------------------------------------------------------------
                         slack                                 35.003    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605 39878.957    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461 39879.875    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124 39880.000 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463 39880.461    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385 39880.848 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000 39880.848    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157 39881.004 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499 39881.504    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329 39881.832 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280 39882.113    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120 39882.234 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000 39882.234    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493 39916.914    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.030 39917.223    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                      39917.227    
                         arrival time                       -39882.227    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372 39881.512    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493 39916.914    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.561 39917.477    
                         clock uncertainty           -0.295 39917.180    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429 39916.750    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      39916.754    
                         arrival time                       -39881.504    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372 39881.512    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493 39916.914    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.561 39917.477    
                         clock uncertainty           -0.295 39917.180    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429 39916.750    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.754    
                         arrival time                       -39881.504    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.264ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360 39881.500    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491 39916.914    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.561 39917.477    
                         clock uncertainty           -0.295 39917.180    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429 39916.750    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39916.754    
                         arrival time                       -39881.492    
  -------------------------------------------------------------------
                         slack                                 35.264    

Slack (MET) :             35.264ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360 39881.500    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491 39916.914    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.561 39917.477    
                         clock uncertainty           -0.295 39917.180    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429 39916.750    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39916.754    
                         arrival time                       -39881.492    
  -------------------------------------------------------------------
                         slack                                 35.264    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373 39881.516    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492 39916.914    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429 39916.762    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      39916.770    
                         arrival time                       -39881.504    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 39916.918 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456 39879.414 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720 39880.133    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124 39880.258 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284 39880.543    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124 39880.668 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346 39881.016    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124 39881.141 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373 39881.516    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492 39916.914    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429 39916.762    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                      39916.770    
                         arrival time                       -39881.504    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.454ns  (logic 0.842ns (34.315%)  route 1.612ns (65.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606 39878.957    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419 39879.375 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.831 39880.207    vga_driver/h_cnt_reg[4]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.299 39880.508 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.451 39880.957    vga_driver/hsync_i_3_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124 39881.082 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330 39881.414    vga_driver/hsync0
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494 39916.914    vga_driver/CLK
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X64Y73         FDRE (Setup_fdre_C_R)       -0.524 39916.668    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                      39916.676    
                         arrival time                       -39881.406    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.504ns  (logic 0.716ns (28.590%)  route 1.788ns (71.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39916.922 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39878.953 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608 39878.961    vga_driver/CLK
    SLICE_X63Y73         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.419 39879.379 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=7, routed)           1.188 39880.566    vga_driver/h_cnt_reg[8]
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.297 39880.863 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.600 39881.465    vga_driver/clear
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494 39916.914    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575 39917.488    
                         clock uncertainty           -0.295 39917.191    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429 39916.762    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                      39916.773    
                         arrival time                       -39881.461    
  -------------------------------------------------------------------
                         slack                                 35.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.575%)  route 0.265ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.265    -0.191    vga_driver/v_cnt_reg[8]
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.551    
                         clock uncertainty            0.295    -0.255    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.012    -0.243    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y75         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.330    -0.113    vga_driver/v_cnt_reg[2]
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070    -0.186    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.245ns (49.843%)  route 0.247ns (50.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.097    -0.092 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vga_driver/plusOp__0[9]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.295    -0.274    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.107    -0.167    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.074%)  route 0.328ns (69.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.583    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=4, routed)           0.328    -0.114    vga_driver/h_cnt_reg[10]
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.551    
                         clock uncertainty            0.295    -0.255    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.066    -0.189    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.454%)  route 0.282ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.282    -0.154    vga_driver/h_cnt_reg[6]
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.017    -0.239    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.034%)  route 0.345ns (70.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.345    -0.098    vga_driver/v_cnt_reg[7]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.070    -0.186    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.295    -0.275    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.098    -0.177    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.343    -0.099    vga_driver/v_cnt_reg[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066    -0.190    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.246ns (49.945%)  route 0.247ns (50.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.098    -0.091 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    vga_driver/plusOp__0[10]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.295    -0.274    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092    -0.182    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.295    -0.275    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.097    -0.178    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           75  Failing Endpoints,  Worst Slack       -3.558ns,  Total Violation     -189.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.558ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.110 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    39.110    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    39.566 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461    40.027    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.151 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463    40.614    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    40.999 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.999    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.156 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499    41.655    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329    41.984 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280    42.263    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120    42.383 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    42.383    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.029    38.825    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                         -42.383    
  -------------------------------------------------------------------
                         slack                                 -3.558    

Slack (VIOLATED) :        -3.557ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.273ns  (logic 1.571ns (47.997%)  route 1.702ns (52.003%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.110 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.605    39.110    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.456    39.566 r  vga_driver/pixel_row_reg[6]/Q
                         net (fo=4, routed)           0.461    40.027    add_ball/geqOp_inferred__0/i__carry__0_0[4]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.151 r  add_ball/i__carry_i_1__0/O
                         net (fo=1, routed)           0.463    40.614    add_ball/i__carry_i_1__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    40.999 r  add_ball/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.999    add_ball/geqOp_inferred__0/i__carry_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.156 f  add_ball/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.499    41.655    vga_driver/CO[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.329    41.984 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.280    42.263    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.120    42.383 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    42.383    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.030    38.826    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                         -42.383    
  -------------------------------------------------------------------
                         slack                                 -3.557    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372    41.662    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.561    39.078    
                         clock uncertainty           -0.295    38.782    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.353    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -41.661    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.550ns  (logic 0.828ns (32.466%)  route 1.722ns (67.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.372    41.662    vga_driver/v_cnt0
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    38.517    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.561    39.078    
                         clock uncertainty           -0.295    38.782    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429    38.353    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -41.661    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.298ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360    41.649    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.515    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.295    38.780    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.351    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -41.649    
  -------------------------------------------------------------------
                         slack                                 -3.298    

Slack (VIOLATED) :        -3.298ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.538ns  (logic 0.828ns (32.628%)  route 1.710ns (67.372%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.360    41.649    vga_driver/v_cnt0
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.491    38.515    vga_driver/CLK
    SLICE_X58Y74         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.561    39.076    
                         clock uncertainty           -0.295    38.780    
    SLICE_X58Y74         FDRE (Setup_fdre_C_R)       -0.429    38.351    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                         -41.649    
  -------------------------------------------------------------------
                         slack                                 -3.298    

Slack (VIOLATED) :        -3.296ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373    41.662    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.516    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.295    38.795    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.366    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -41.662    
  -------------------------------------------------------------------
                         slack                                 -3.296    

Slack (VIOLATED) :        -3.296ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.551ns  (logic 0.828ns (32.454%)  route 1.723ns (67.546%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    39.567 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.720    40.287    vga_driver/h_cnt_reg[3]
    SLICE_X64Y74         LUT5 (Prop_lut5_I3_O)        0.124    40.411 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=1, routed)           0.284    40.695    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I3_O)        0.124    40.819 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.346    41.165    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.124    41.289 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=6, routed)           0.373    41.662    vga_driver/v_cnt0
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    38.516    vga_driver/CLK
    SLICE_X62Y74         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.575    39.091    
                         clock uncertainty           -0.295    38.795    
    SLICE_X62Y74         FDRE (Setup_fdre_C_R)       -0.429    38.366    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -41.662    
  -------------------------------------------------------------------
                         slack                                 -3.296    

Slack (VIOLATED) :        -3.292ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.454ns  (logic 0.842ns (34.315%)  route 1.612ns (65.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 39.111 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.606    39.111    vga_driver/CLK
    SLICE_X65Y74         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.419    39.530 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=7, routed)           0.831    40.361    vga_driver/h_cnt_reg[4]
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.299    40.660 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.451    41.111    vga_driver/hsync_i_3_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    41.235 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.330    41.565    vga_driver/hsync0
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X64Y73         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X64Y73         FDRE (Setup_fdre_C_R)       -0.524    38.273    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                         -41.565    
  -------------------------------------------------------------------
                         slack                                 -3.292    

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.504ns  (logic 0.716ns (28.590%)  route 1.788ns (71.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 39.113 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    39.113    vga_driver/CLK
    SLICE_X63Y73         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.419    39.532 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=7, routed)           1.188    40.720    vga_driver/h_cnt_reg[8]
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.297    41.017 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.600    41.618    vga_driver/clear
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.494    38.518    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.575    39.093    
                         clock uncertainty           -0.295    38.797    
    SLICE_X65Y73         FDRE (Setup_fdre_C_R)       -0.429    38.368    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                 -3.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.575%)  route 0.265ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.265    -0.191    vga_driver/v_cnt_reg[8]
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.551    
                         clock uncertainty            0.295    -0.255    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.012    -0.243    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.921%)  route 0.330ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y75         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=8, routed)           0.330    -0.113    vga_driver/v_cnt_reg[2]
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y75         FDRE                                         r  vga_driver/pixel_row_reg[2]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.070    -0.186    vga_driver/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.245ns (49.843%)  route 0.247ns (50.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.097    -0.092 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vga_driver/plusOp__0[9]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.295    -0.274    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.107    -0.167    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.074%)  route 0.328ns (69.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.581    -0.583    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=4, routed)           0.328    -0.114    vga_driver/h_cnt_reg[10]
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X61Y76         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.551    
                         clock uncertainty            0.295    -0.255    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.066    -0.189    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.454%)  route 0.282ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.282    -0.154    vga_driver/h_cnt_reg[6]
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X59Y74         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.017    -0.239    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.034%)  route 0.345ns (70.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X61Y73         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.345    -0.098    vga_driver/v_cnt_reg[7]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.070    -0.186    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.295    -0.275    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.098    -0.177    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X63Y74         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.343    -0.099    vga_driver/v_cnt_reg[6]
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.845    -0.825    vga_driver/CLK
    SLICE_X61Y75         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.552    
                         clock uncertainty            0.295    -0.256    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066    -0.190    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.246ns (49.945%)  route 0.247ns (50.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X64Y74         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.247    -0.189    vga_driver/h_cnt_reg[6]
    SLICE_X65Y73         LUT5 (Prop_lut5_I2_O)        0.098    -0.091 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.091    vga_driver/plusOp__0[10]
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.848    -0.822    vga_driver/CLK
    SLICE_X65Y73         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.295    -0.274    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.092    -0.182    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.260ns (52.326%)  route 0.237ns (47.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.580    -0.584    vga_driver/CLK
    SLICE_X60Y76         FDRE                                         r  vga_driver/pixel_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  vga_driver/pixel_col_reg[8]/Q
                         net (fo=1, routed)           0.138    -0.281    vga_driver/S_pixel_col[8]
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.236 r  vga_driver/red_out_i_2/O
                         net (fo=1, routed)           0.099    -0.138    vga_driver/red_out_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.051    -0.087 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.000    -0.087    vga_driver/red_out0
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.846    -0.824    vga_driver/CLK
    SLICE_X58Y76         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.295    -0.275    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.097    -0.178    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.092    





