<dec f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.h' l='42' type='void llvm::ARMBaseTargetMachine::ARMBaseTargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool isLittle)'/>
<def f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='203' ll='243' type='void llvm::ARMBaseTargetMachine::ARMBaseTargetMachine(const llvm::Target &amp; T, const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS, const llvm::TargetOptions &amp; Options, Optional&lt;Reloc::Model&gt; RM, Optional&lt;CodeModel::Model&gt; CM, CodeGenOpt::Level OL, bool isLittle)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='305' u='c' c='_ZN4llvm18ARMLETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model4553264'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='313' u='c' c='_ZN4llvm18ARMBETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model3607793'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='201'>/// Create an ARM architecture model.
///</doc>
