Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxInstall/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 179d2f49d5224cfc893da50c54aac376 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot voting_machine_tb_behav xil_defaultlib.voting_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port leds [C:/Users/anubh/Core-ground/voting-machine/voting-machine.srcs/sources_1/new/voting_machine.v:207]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buttonControl
Compiling module xil_defaultlib.voteLogger
Compiling module xil_defaultlib.modeControl
Compiling module xil_defaultlib.voting_Machine
Compiling module xil_defaultlib.voting_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot voting_machine_tb_behav
