üöÄ Dadda Algorithm Based 8√ó8 Multiplier

A high-speed, area-efficient hardware multiplier designed using the Dadda reduction tree, implemented and synthesized in Cadence RTL-to-GDS flow as part of a semi-custom VLSI design project.

       üìå This project implements and analyzes an optimized 8-bit Dadda multiplier with synthesis reports for Area, Timing, and Power.

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Key points :

| Feature          | Explanation                                              |
| ---------------- | -------------------------------------------------------- |
| Input size       | 8√ó8 multiplier                                           |
| Partial products | 64 bits                                                  |
| Technique        | Minimum adders, staged compression                       |
| Adders used      | Full adders & half adders                                |
| Final stage      | CPA for 2-row sum                                        |
| Benefit          | Faster than array multiplier, less hardware than Wallace |





This project implements an efficient 8√ó8 Dadda multiplier by :

   *   Generating 64 partial products

   *   Reducing matrix height in controlled stages (6 ‚Üí 4 ‚Üí 3 ‚Üí 2)

   *   Using only Full/Half adders for compression

   *   Producing final 16-bit output using structured carry propagation

     

‚úÖ Why Dadda Algorithm ?

   *   Uses fewer adders compared to Wallace multipliers

   *   Maintains high speed with controlled wiring complexity

   *   Ideal for VLSI / ASIC / FPGA implementations

   *   Demonstrates deep structural digital logic handling




‚úÖ Why dadda algorithm multiplier is considered among other multipliers  ?

| Feature          |         Dadda Multiplier                | Wallace Tree                         | Array Multiplier            | Booth Multiplier                            |
| ---------------- | --------------------------------------- | ------------------------------------ | --------------------------- | ------------------------------------------- |
| Key Idea         | Optimized partial-product reduction     | Aggressive partial-product reduction | Direct summation array      | Encoded multiplication to reduce operations |
| Speed            | **Very High**                           | Very High                            | Low                         | Medium-High                                 |
| Hardware Usage   | **Moderate (optimized)**                | High                                 | Low                         | Medium                                      |
| Area Requirement | **Low-Medium**                          | High                                 | **Lowest**                  | Medium                                      |
| Routing & Layout | **Better structured, easier placement** | Complex routing                      | Very regular                | Moderate                                    |
| Best Use Case    | **Speed + Area balance (ASIC/VLSI)**    | Maximum speed priority               | Low-cost, low-power designs | Signed multiplication & DSP                 |




üß† Dadda Reduction Stages (8√ó8 Multiplier) 

| Stage           | Operation                       | Goal Height      | What Happens in Code                                            |
| --------------- | ------------------------------- | ---------------- | --------------------------------------------------------------- |
| **Stage-0**     | **Partial Product Generation**  | 8 ‚Üí input matrix | `pp[i] = A & {8{B[i]}};`                                        |
| **Stage-1**     | First compression               | Reduce to ‚â§ 6    | First layer of **HA/FA** to shrink tallest columns              |
| **Stage-2**     | Second compression              | Reduce to ‚â§ 4    | Deeper **FA chain** to bring product matrix height further down |
| **Stage-3**     | Final partial-product reduction | Reduce to ‚â§ 3    | Remaining **FA/HA** to get only 2 rows                          |
| **Final Stage** | Final addition                  | 2 ‚Üí 1            | Ripple/CPA add: `assign P = row1 + row2;`                       |




Report Analysis

This section summarizes the synthesis results (Area, Timing, and Power) for the Dadda 8√ó8 Multiplier synthesized using Cadence Genus.

üîß Area Summary

| Metric       | Value                |
| ------------ | -------------------- |
| Design       | Dadda 8√ó8 Multiplier |
| Total Cells  | 120                  |
| Total Area   | **1332.144 Œºm¬≤**     |
| Library Mode | Timing-Driven        |
| Condition    | Slow Corner          |


‚è±Ô∏è Timing Summary

| Metric           | Value              |
| ---------------- | ------------------ |
| Timing Mode      | Setup Analysis     |
| Critical Path    | ‚úÖ Meets Constraint |
| Violations       | **None**           |
| Operating Corner | Slow / Worst-Case  |


‚ö° Power Summary

| Power Type      | Value                      | Share |
| --------------- | -------------------------- | ----- |
| Leakage Power   | 6.49 √ó 10‚Åª‚Å∂ W              | 9.79% |
| Internal Power  | 2.81 √ó 10‚Åª‚Åµ W              | 42.3% |
| Switching Power | 3.17 √ó 10‚Åª‚Åµ W              | 47.9% |
| **Total Power** | **6.63 √ó 10‚Åª‚Åµ W (‚âà66 ¬µW)** | 100%  |


üìä  Overall Design Efficiency

| Metric                  | Value                        | Remarks                    |
| ----------------------- | ---------------------------- | -------------------------- |
| Total Area              | 1332.144 Œºm¬≤                 | Compact layout             |
| Critical Path Delay     | Within constraint            | Timing closure achieved    |
| Total Power             | 6.63√ó10‚Åª‚Åµ W                  | Very low power             |
| Design Type             | Semi-Custom (Cadence Genus)  | Synthesized successfully   |
