-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
-- Date        : Sun Jun 23 20:36:29 2019
-- Host        : linux-e4n3 running 64-bit openSUSE Leap 42.2
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_sw_new_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_sw_new_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi is
  port (
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \output_read_reg_877_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_reg_313_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi is
  signal \/FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \/FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_2_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_2_[0]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[21]_i_4_n_2\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_2_n_2 : STD_LOGIC;
  signal int_gie_i_3_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_input_r_r0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_input_r_r[31]_i_1_n_2\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal int_output_r_r0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_output_r_r[31]_i_1_n_2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \^output_read_reg_877_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_2\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_input_r_r[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_r_r[10]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_r_r[11]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_r_r[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_r_r[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_r_r[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_input_r_r[15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_input_r_r[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_input_r_r[17]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_input_r_r[18]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_input_r_r[19]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_input_r_r[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_r_r[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_input_r_r[21]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_input_r_r[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_r_r[23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_r_r[24]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r_r[25]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_input_r_r[26]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_r_r[27]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_r_r[28]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_r_r[29]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_r_r[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_input_r_r[30]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_r_r[31]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_r_r[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_input_r_r[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_input_r_r[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_input_r_r[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_input_r_r[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_input_r_r[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_input_r_r[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_output_r_r[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_output_r_r[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_output_r_r[11]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_output_r_r[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_output_r_r[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_output_r_r[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r_r[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_output_r_r[16]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r_r[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_output_r_r[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_output_r_r[19]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_output_r_r[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_output_r_r[20]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_output_r_r[21]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_output_r_r[22]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_output_r_r[23]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_output_r_r[24]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_output_r_r[25]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_output_r_r[26]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r_r[27]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_output_r_r[28]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r_r[29]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_output_r_r[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r_r[30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_output_r_r[31]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_output_r_r[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_output_r_r[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r_r[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_output_r_r[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_output_r_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_output_r_r[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_output_r_r[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of s_axi_CTRL_BUS_RVALID_INST_0 : label is "soft_lutpair31";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_enable_reg_pp1_iter0_reg <= \^ap_enable_reg_pp1_iter0_reg\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \output_read_reg_877_reg[31]\(31 downto 0) <= \^output_read_reg_877_reg[31]\(31 downto 0);
\/FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFF0B"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => s_axi_CTRL_BUS_AWVALID,
      O => \/FSM_onehot_wstate[1]_i_1_n_2\
    );
\/FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_AWVALID,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => s_axi_CTRL_BUS_WVALID,
      O => \/FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_CTRL_BUS_WVALID,
      I4 => \^out\(0),
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^out\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => ap_done,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg[10]\(0),
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \ap_CS_fsm_reg[15]\,
      I4 => \ap_CS_fsm_reg[21]\,
      I5 => \ap_CS_fsm_reg[5]\,
      O => D(1)
    );
\ap_CS_fsm[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_reg_313_reg[8]\(4),
      I1 => \i_reg_313_reg[8]\(5),
      I2 => \i_reg_313_reg[8]\(2),
      I3 => \i_reg_313_reg[8]\(3),
      I4 => \ap_CS_fsm[21]_i_4_n_2\,
      O => \^ap_enable_reg_pp1_iter0_reg\
    );
\ap_CS_fsm[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \i_reg_313_reg[8]\(7),
      I1 => \i_reg_313_reg[8]\(6),
      I2 => \i_reg_313_reg[8]\(0),
      I3 => \i_reg_313_reg[8]\(1),
      O => \ap_CS_fsm[21]_i_4_n_2\
    );
\input_read_reg_882[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(0),
      I1 => ap_start,
      O => E(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => \rdata[7]_i_2_n_2\,
      I1 => rstate(1),
      I2 => rstate(0),
      I3 => s_axi_CTRL_BUS_ARVALID,
      I4 => ap_done,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart,
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_2_[4]\,
      I2 => s_axi_CTRL_BUS_WDATA(0),
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_ier[1]_i_2_n_2\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \int_ier[1]_i_2_n_2\,
      I5 => int_auto_restart,
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_gie_i_2_n_2,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => int_gie_i_3_n_2,
      I5 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_2_[4]\,
      O => int_gie_i_2_n_2
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \^out\(1),
      I2 => \waddr_reg_n_2_[1]\,
      I3 => \waddr_reg_n_2_[0]\,
      O => int_gie_i_3_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \int_ier[1]_i_2_n_2\,
      I5 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \int_ier[1]_i_2_n_2\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_2_[0]\,
      I1 => \waddr_reg_n_2_[1]\,
      I2 => \^out\(1),
      I3 => s_axi_CTRL_BUS_WVALID,
      I4 => \waddr_reg_n_2_[2]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_input_r_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(0),
      O => int_input_r_r0(0)
    );
\int_input_r_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(10),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(10),
      O => int_input_r_r0(10)
    );
\int_input_r_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(11),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(11),
      O => int_input_r_r0(11)
    );
\int_input_r_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(12),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(12),
      O => int_input_r_r0(12)
    );
\int_input_r_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(13),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(13),
      O => int_input_r_r0(13)
    );
\int_input_r_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(14),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(14),
      O => int_input_r_r0(14)
    );
\int_input_r_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(15),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(15),
      O => int_input_r_r0(15)
    );
\int_input_r_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(16),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(16),
      O => int_input_r_r0(16)
    );
\int_input_r_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(17),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(17),
      O => int_input_r_r0(17)
    );
\int_input_r_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(18),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(18),
      O => int_input_r_r0(18)
    );
\int_input_r_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(19),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(19),
      O => int_input_r_r0(19)
    );
\int_input_r_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(1),
      O => int_input_r_r0(1)
    );
\int_input_r_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(20),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(20),
      O => int_input_r_r0(20)
    );
\int_input_r_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(21),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(21),
      O => int_input_r_r0(21)
    );
\int_input_r_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(22),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(22),
      O => int_input_r_r0(22)
    );
\int_input_r_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(23),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^q\(23),
      O => int_input_r_r0(23)
    );
\int_input_r_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(24),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(24),
      O => int_input_r_r0(24)
    );
\int_input_r_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(25),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(25),
      O => int_input_r_r0(25)
    );
\int_input_r_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(26),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(26),
      O => int_input_r_r0(26)
    );
\int_input_r_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(27),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(27),
      O => int_input_r_r0(27)
    );
\int_input_r_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(28),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(28),
      O => int_input_r_r0(28)
    );
\int_input_r_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(29),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(29),
      O => int_input_r_r0(29)
    );
\int_input_r_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(2),
      O => int_input_r_r0(2)
    );
\int_input_r_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(30),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(30),
      O => int_input_r_r0(30)
    );
\int_input_r_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \int_ier[1]_i_2_n_2\,
      O => \int_input_r_r[31]_i_1_n_2\
    );
\int_input_r_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(31),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^q\(31),
      O => int_input_r_r0(31)
    );
\int_input_r_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(3),
      O => int_input_r_r0(3)
    );
\int_input_r_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(4),
      O => int_input_r_r0(4)
    );
\int_input_r_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(5),
      O => int_input_r_r0(5)
    );
\int_input_r_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(6),
      O => int_input_r_r0(6)
    );
\int_input_r_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(7),
      O => int_input_r_r0(7)
    );
\int_input_r_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(8),
      O => int_input_r_r0(8)
    );
\int_input_r_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(9),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^q\(9),
      O => int_input_r_r0(9)
    );
\int_input_r_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\int_input_r_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_r_r[31]_i_1_n_2\,
      D => int_input_r_r0(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_2_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => int_gie_i_3_n_2,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_output_r_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(0),
      O => int_output_r_r0(0)
    );
\int_output_r_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(10),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(10),
      O => int_output_r_r0(10)
    );
\int_output_r_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(11),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(11),
      O => int_output_r_r0(11)
    );
\int_output_r_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(12),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(12),
      O => int_output_r_r0(12)
    );
\int_output_r_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(13),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(13),
      O => int_output_r_r0(13)
    );
\int_output_r_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(14),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(14),
      O => int_output_r_r0(14)
    );
\int_output_r_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(15),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(15),
      O => int_output_r_r0(15)
    );
\int_output_r_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(16),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(16),
      O => int_output_r_r0(16)
    );
\int_output_r_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(17),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(17),
      O => int_output_r_r0(17)
    );
\int_output_r_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(18),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(18),
      O => int_output_r_r0(18)
    );
\int_output_r_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(19),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(19),
      O => int_output_r_r0(19)
    );
\int_output_r_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(1),
      O => int_output_r_r0(1)
    );
\int_output_r_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(20),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(20),
      O => int_output_r_r0(20)
    );
\int_output_r_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(21),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(21),
      O => int_output_r_r0(21)
    );
\int_output_r_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(22),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(22),
      O => int_output_r_r0(22)
    );
\int_output_r_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(23),
      I1 => s_axi_CTRL_BUS_WSTRB(2),
      I2 => \^output_read_reg_877_reg[31]\(23),
      O => int_output_r_r0(23)
    );
\int_output_r_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(24),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(24),
      O => int_output_r_r0(24)
    );
\int_output_r_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(25),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(25),
      O => int_output_r_r0(25)
    );
\int_output_r_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(26),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(26),
      O => int_output_r_r0(26)
    );
\int_output_r_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(27),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(27),
      O => int_output_r_r0(27)
    );
\int_output_r_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(28),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(28),
      O => int_output_r_r0(28)
    );
\int_output_r_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(29),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(29),
      O => int_output_r_r0(29)
    );
\int_output_r_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(2),
      O => int_output_r_r0(2)
    );
\int_output_r_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(30),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(30),
      O => int_output_r_r0(30)
    );
\int_output_r_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \int_ier[1]_i_2_n_2\,
      O => \int_output_r_r[31]_i_1_n_2\
    );
\int_output_r_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(31),
      I1 => s_axi_CTRL_BUS_WSTRB(3),
      I2 => \^output_read_reg_877_reg[31]\(31),
      O => int_output_r_r0(31)
    );
\int_output_r_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(3),
      O => int_output_r_r0(3)
    );
\int_output_r_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(4),
      O => int_output_r_r0(4)
    );
\int_output_r_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(5),
      O => int_output_r_r0(5)
    );
\int_output_r_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(6),
      O => int_output_r_r0(6)
    );
\int_output_r_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^output_read_reg_877_reg[31]\(7),
      O => int_output_r_r0(7)
    );
\int_output_r_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(8),
      O => int_output_r_r0(8)
    );
\int_output_r_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(9),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^output_read_reg_877_reg[31]\(9),
      O => int_output_r_r0(9)
    );
\int_output_r_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(0),
      Q => \^output_read_reg_877_reg[31]\(0),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(10),
      Q => \^output_read_reg_877_reg[31]\(10),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(11),
      Q => \^output_read_reg_877_reg[31]\(11),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(12),
      Q => \^output_read_reg_877_reg[31]\(12),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(13),
      Q => \^output_read_reg_877_reg[31]\(13),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(14),
      Q => \^output_read_reg_877_reg[31]\(14),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(15),
      Q => \^output_read_reg_877_reg[31]\(15),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(16),
      Q => \^output_read_reg_877_reg[31]\(16),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(17),
      Q => \^output_read_reg_877_reg[31]\(17),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(18),
      Q => \^output_read_reg_877_reg[31]\(18),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(19),
      Q => \^output_read_reg_877_reg[31]\(19),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(1),
      Q => \^output_read_reg_877_reg[31]\(1),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(20),
      Q => \^output_read_reg_877_reg[31]\(20),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(21),
      Q => \^output_read_reg_877_reg[31]\(21),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(22),
      Q => \^output_read_reg_877_reg[31]\(22),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(23),
      Q => \^output_read_reg_877_reg[31]\(23),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(24),
      Q => \^output_read_reg_877_reg[31]\(24),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(25),
      Q => \^output_read_reg_877_reg[31]\(25),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(26),
      Q => \^output_read_reg_877_reg[31]\(26),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(27),
      Q => \^output_read_reg_877_reg[31]\(27),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(28),
      Q => \^output_read_reg_877_reg[31]\(28),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(29),
      Q => \^output_read_reg_877_reg[31]\(29),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(2),
      Q => \^output_read_reg_877_reg[31]\(2),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(30),
      Q => \^output_read_reg_877_reg[31]\(30),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(31),
      Q => \^output_read_reg_877_reg[31]\(31),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(3),
      Q => \^output_read_reg_877_reg[31]\(3),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(4),
      Q => \^output_read_reg_877_reg[31]\(4),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(5),
      Q => \^output_read_reg_877_reg[31]\(5),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(6),
      Q => \^output_read_reg_877_reg[31]\(6),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(7),
      Q => \^output_read_reg_877_reg[31]\(7),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(8),
      Q => \^output_read_reg_877_reg[31]\(8),
      R => ap_rst_n_inv
    );
\int_output_r_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_r_r[31]_i_1_n_2\,
      D => int_output_r_r0(9),
      Q => \^output_read_reg_877_reg[31]\(9),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_2_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_2,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(0),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \rdata[31]_i_4_n_2\,
      I3 => \^q\(0),
      I4 => \rdata[0]_i_2_n_2\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFCCECCC"
    )
        port map (
      I0 => \int_ier_reg_n_2_[0]\,
      I1 => \rdata[0]_i_3_n_2\,
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \rdata[1]_i_4_n_2\,
      I4 => ap_start,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => \rdata[0]_i_4_n_2\,
      I1 => s_axi_CTRL_BUS_ARADDR(2),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => int_gie_reg_n_2,
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \int_isr_reg_n_2_[0]\,
      O => \rdata[0]_i_3_n_2\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(0),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[0]_i_4_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(10),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(10),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(11),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(11),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(12),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(12),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(13),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(13),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(14),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(14),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(15),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(15),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(16),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(16),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(17),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(17),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(18),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(18),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(19),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(19),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_2\,
      I1 => \rdata[31]_i_4_n_2\,
      I2 => \^q\(1),
      I3 => \^output_read_reg_877_reg[31]\(1),
      I4 => \rdata[31]_i_3_n_2\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAFAAA"
    )
        port map (
      I0 => \rdata[1]_i_3_n_2\,
      I1 => p_0_in,
      I2 => int_ap_done,
      I3 => \rdata[1]_i_4_n_2\,
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_1_in,
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      I4 => s_axi_CTRL_BUS_ARADDR(1),
      I5 => s_axi_CTRL_BUS_ARADDR(0),
      O => \rdata[1]_i_3_n_2\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      O => \rdata[1]_i_4_n_2\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(20),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(20),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(21),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(21),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(22),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(22),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(23),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(23),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(24),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(24),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(25),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(25),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(26),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(26),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(27),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(27),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(28),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(28),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(29),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(29),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(2),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[10]\(0),
      I4 => \rdata[7]_i_2_n_2\,
      I5 => \rdata[2]_i_2_n_2\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(3),
      I1 => s_axi_CTRL_BUS_ARADDR(2),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(1),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => \^q\(2),
      O => \rdata[2]_i_2_n_2\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(30),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(30),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_CTRL_BUS_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(31),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(31),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[31]_i_3_n_2\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[31]_i_4_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ap_done,
      I1 => \rdata[7]_i_2_n_2\,
      I2 => \rdata[31]_i_4_n_2\,
      I3 => \^q\(3),
      I4 => \^output_read_reg_877_reg[31]\(3),
      I5 => \rdata[31]_i_3_n_2\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(1),
      I1 => \i_reg_313_reg[8]\(8),
      I2 => \^ap_enable_reg_pp1_iter0_reg\,
      O => ap_done
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(4),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(4),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(5),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(5),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(6),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(6),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[7]_i_2_n_2\,
      I1 => int_auto_restart,
      I2 => \rdata[31]_i_4_n_2\,
      I3 => \^q\(7),
      I4 => \^output_read_reg_877_reg[31]\(7),
      I5 => \rdata[31]_i_3_n_2\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(8),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(8),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^output_read_reg_877_reg[31]\(9),
      I1 => \rdata[31]_i_3_n_2\,
      I2 => \^q\(9),
      I3 => \rdata[31]_i_4_n_2\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_CTRL_BUS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_CTRL_BUS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_CTRL_BUS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_CTRL_BUS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_CTRL_BUS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_CTRL_BUS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_CTRL_BUS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_CTRL_BUS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_CTRL_BUS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_CTRL_BUS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_CTRL_BUS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_CTRL_BUS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_CTRL_BUS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_CTRL_BUS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_CTRL_BUS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_CTRL_BUS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_CTRL_BUS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_CTRL_BUS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_CTRL_BUS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_CTRL_BUS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_CTRL_BUS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_CTRL_BUS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_CTRL_BUS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_CTRL_BUS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_CTRL_BUS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_CTRL_BUS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_BUS_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020E"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_CTRL_BUS_RREADY,
      O => \rstate[0]_i_1_n_2\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_2\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_CTRL_BUS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_CTRL_BUS_ARREADY
    );
s_axi_CTRL_BUS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_CTRL_BUS_RVALID
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_CTRL_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0\ is
  port (
    m_axi_INPUT_r_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.data_buf_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_r_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_split : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dout_valid_reg_0 : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    burst_valid : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_valid_reg_1 : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0\ : entity is "sobel_sw_new_INPUT_r_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]_0\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_2_n_2 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \full_n_i_4__1_n_2\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^m_axi_input_r_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal mem_reg_i_11_n_2 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_2_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair73";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair91";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \bus_wide_gen.data_buf_reg[0]\ <= \^bus_wide_gen.data_buf_reg[0]\;
  \bus_wide_gen.data_buf_reg[0]_0\ <= \^bus_wide_gen.data_buf_reg[0]_0\;
  full_n_reg_0(8 downto 0) <= \^full_n_reg_0\(8 downto 0);
  m_axi_INPUT_r_RREADY <= \^m_axi_input_r_rready\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[0]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(0),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[0]\,
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => \dout_buf_reg_n_2_[8]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[16]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[0]\,
      O => \bus_wide_gen.data_buf[0]_i_2_n_2\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[10]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(10),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[18]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(2),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_2\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[11]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(11),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[19]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(3),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_2\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[12]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(12),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[20]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(4),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_2\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[13]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(13),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[21]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(5),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_2\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[14]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(14),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[22]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(6),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_2\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(15),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[23]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(7),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_2_n_2\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[16]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(16),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[16]\,
      O => D(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[16]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_2\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[17]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(17),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[17]\,
      O => D(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(1),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[17]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_2\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[18]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(18),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[18]\,
      O => D(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(2),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[18]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_2\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[19]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(19),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[19]\,
      O => D(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(3),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[19]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_2\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[1]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(1),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[1]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(1),
      I1 => \dout_buf_reg_n_2_[9]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[17]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[1]\,
      O => \bus_wide_gen.data_buf[1]_i_2_n_2\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[20]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(20),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[20]\,
      O => D(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(4),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[20]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_2\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[21]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(21),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[21]\,
      O => D(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(5),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[21]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_2\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[22]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(22),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[22]\,
      O => D(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(6),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[22]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_2\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(23),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[23]\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(7),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_2_[23]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_2\
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[2]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(2),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[2]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(2),
      I1 => \dout_buf_reg_n_2_[10]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[18]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[2]\,
      O => \bus_wide_gen.data_buf[2]_i_2_n_2\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFEF00EFEF"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I2 => \^bus_wide_gen.data_buf_reg[0]\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      I5 => \^beat_valid\,
      O => E(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[0]_0\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \^bus_wide_gen.data_buf_reg[0]\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => \^beat_valid\,
      I5 => burst_valid,
      O => \^bus_wide_gen.data_buf_reg[0]_0\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[3]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(3),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[3]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(3),
      I1 => \dout_buf_reg_n_2_[11]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[19]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[3]\,
      O => \bus_wide_gen.data_buf[3]_i_2_n_2\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[4]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(4),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[4]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(4),
      I1 => \dout_buf_reg_n_2_[12]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[20]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[4]\,
      O => \bus_wide_gen.data_buf[4]_i_2_n_2\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[5]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(5),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[5]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(5),
      I1 => \dout_buf_reg_n_2_[13]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[21]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[5]\,
      O => \bus_wide_gen.data_buf[5]_i_2_n_2\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[6]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(6),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[6]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(6),
      I1 => \dout_buf_reg_n_2_[14]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[22]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[6]\,
      O => \bus_wide_gen.data_buf[6]_i_2_n_2\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[7]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(7),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[7]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(7),
      I1 => \dout_buf_reg_n_2_[15]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_2_[23]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_2_[7]\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_2\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[8]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(8),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[16]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(0),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_2\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[9]_i_2_n_2\,
      I1 => \q_reg[11]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(9),
      I3 => dout_valid_reg_0,
      I4 => \dout_buf_reg_n_2_[9]\,
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[17]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(1),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_2_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_2\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^q_tmp_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[0]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[10]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[11]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[12]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[13]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[14]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[15]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[16]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[17]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[18]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[19]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[1]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[20]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[21]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[22]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[23]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => \^full_n_reg_0\(0),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => \^full_n_reg_0\(1),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => \^full_n_reg_0\(2),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => \^full_n_reg_0\(3),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => \^full_n_reg_0\(4),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => \^full_n_reg_0\(5),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[2]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => \^full_n_reg_0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => \^full_n_reg_0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_2\,
      Q => \^full_n_reg_0\(8),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[3]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[4]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[5]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[6]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[7]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[8]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[9]\,
      R => \^q_tmp_reg[0]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => last_split,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^beat_valid\,
      R => \^q_tmp_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDF0F0F0F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_n_i_2_n_2,
      I2 => push,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => empty_n_i_3_n_2,
      O => empty_n_i_2_n_2
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => \^q_tmp_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF33F333F3"
    )
        port map (
      I0 => \full_n_i_2__1_n_2\,
      I1 => ap_rst_n,
      I2 => empty_n_reg_n_2,
      I3 => dout_valid_reg_1,
      I4 => m_axi_INPUT_r_RVALID,
      I5 => \^m_axi_input_r_rready\,
      O => full_n_i_1_n_2
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_4__1_n_2\,
      O => \full_n_i_2__1_n_2\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_4__1_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^m_axi_input_r_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_2\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_INPUT_r_RLAST(15 downto 0),
      DIBDI(15 downto 0) => m_axi_INPUT_r_RLAST(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_INPUT_r_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_INPUT_r_RLAST(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_input_r_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_INPUT_r_RVALID,
      WEBWE(2) => m_axi_INPUT_r_RVALID,
      WEBWE(1) => m_axi_INPUT_r_RVALID,
      WEBWE(0) => m_axi_INPUT_r_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6AAAAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_2,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => mem_reg_i_10_n_2
    );
mem_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => mem_reg_i_11_n_2
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FF00"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_2,
      I3 => raddr(6),
      I4 => mem_reg_i_9_n_2,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => raddr(5),
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_2,
      I4 => \raddr[5]_i_1_n_2\,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_2,
      I4 => mem_reg_i_10_n_2,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A99AAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => mem_reg_i_11_n_2,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => empty_n_reg_n_2,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB0FF00FF00FF00"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_2,
      I3 => raddr(2),
      I4 => raddr(1),
      I5 => raddr(0),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_2,
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66A6"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_2,
      I2 => \^beat_valid\,
      I3 => last_split,
      O => \mem_reg_i_8__0_n_2\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_9_n_2
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595555595959595"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^m_axi_input_r_rready\,
      I2 => m_axi_INPUT_r_RVALID,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(0),
      Q => q_tmp(0),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(10),
      Q => q_tmp(10),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(11),
      Q => q_tmp(11),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(12),
      Q => q_tmp(12),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(13),
      Q => q_tmp(13),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(14),
      Q => q_tmp(14),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(15),
      Q => q_tmp(15),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(16),
      Q => q_tmp(16),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(17),
      Q => q_tmp(17),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(18),
      Q => q_tmp(18),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(19),
      Q => q_tmp(19),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(1),
      Q => q_tmp(1),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(20),
      Q => q_tmp(20),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(21),
      Q => q_tmp(21),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(22),
      Q => q_tmp(22),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(23),
      Q => q_tmp(23),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(24),
      Q => q_tmp(24),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(25),
      Q => q_tmp(25),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(26),
      Q => q_tmp(26),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(27),
      Q => q_tmp(27),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(28),
      Q => q_tmp(28),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(29),
      Q => q_tmp(29),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(2),
      Q => q_tmp(2),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(30),
      Q => q_tmp(30),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(31),
      Q => q_tmp(31),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(32),
      Q => q_tmp(34),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(3),
      Q => q_tmp(3),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(4),
      Q => q_tmp(4),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(5),
      Q => q_tmp(5),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(6),
      Q => q_tmp(6),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(7),
      Q => q_tmp(7),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(8),
      Q => q_tmp(8),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_INPUT_r_RLAST(9),
      Q => q_tmp(9),
      R => \^q_tmp_reg[0]_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_2\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr[2]_i_1_n_2\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \raddr[5]_i_1_n_2\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => last_split,
      O => pop
    );
\raddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_9_n_2,
      O => \raddr[6]_i_2_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_2\,
      Q => raddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_2\,
      Q => raddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_2\,
      Q => raddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_2\,
      Q => raddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_2_n_2\,
      Q => raddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^q_tmp_reg[0]_0\
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B04F0000"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_2,
      I3 => \^q\(0),
      I4 => push,
      I5 => empty_n_i_2_n_2,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^q_tmp_reg[0]_0\
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2A2A2"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => last_split,
      I3 => m_axi_INPUT_r_RVALID,
      I4 => \^m_axi_input_r_rready\,
      O => \usedw[7]_i_1__1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw[0]_i_1_n_2\,
      Q => \^q\(0),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_2\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_2\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_2\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_2\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_input_r_rready\,
      I1 => m_axi_INPUT_r_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_2\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_2\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_2\,
      Q => waddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_2\,
      Q => waddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_2\,
      Q => waddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_2\,
      Q => waddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_2\,
      Q => waddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_2\,
      Q => waddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_2\,
      Q => waddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_2\,
      Q => waddr(7),
      R => \^q_tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    next_loop : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    last_split : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    \sect_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : out STD_LOGIC;
    fifo_rreq_valid_buf_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.len_cnt_reg[6]\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    m_axi_INPUT_r_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[24]\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_8_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_i_2_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.rdata_valid_t_reg\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal data_vld_i_1_n_2 : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal full_n_i_2_n_2 : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal full_n_i_4_n_2 : STD_LOGIC;
  signal \full_n_i_5__0_n_2\ : STD_LOGIC;
  signal full_n_i_5_n_2 : STD_LOGIC;
  signal \full_n_i_6__0_n_2\ : STD_LOGIC;
  signal full_n_i_6_n_2 : STD_LOGIC;
  signal \full_n_i_7__0_n_2\ : STD_LOGIC;
  signal full_n_i_7_n_2 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^last_split\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3_n_2\ : STD_LOGIC;
  signal \pout[2]_i_4_n_2\ : STD_LOGIC;
  signal \pout[2]_i_5_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  signal \^sect_end_buf_reg[1]\ : STD_LOGIC;
  signal tail_split : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of full_n_i_5 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of full_n_i_6 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of full_n_i_7 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \full_n_i_7__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of invalid_len_event_i_2 : label is "soft_lutpair94";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair106";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair106";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair104";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pout[2]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair97";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_buf_reg[24]\ <= \^bus_wide_gen.data_buf_reg[24]\;
  \bus_wide_gen.rdata_valid_t_reg\ <= \^bus_wide_gen.rdata_valid_t_reg\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_split <= \^last_split\;
  next_loop <= \^next_loop\;
  \sect_end_buf_reg[1]\ <= \^sect_end_buf_reg[1]\;
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(0),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(0)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(1),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(1)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(2),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(2)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(3),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(3)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(4),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(4)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(5),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(5)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(6),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(6)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^bus_wide_gen.data_buf_reg[24]\,
      I3 => \dout_buf_reg[31]\(7),
      I4 => \^bus_wide_gen.rdata_valid_t_reg\,
      O => D(7)
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008723"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      I5 => \bus_wide_gen.rdata_valid_t_reg_1\,
      O => \^bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFDF0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I2 => beat_valid,
      I3 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      I5 => \bus_wide_gen.data_buf[31]_i_7_n_2\,
      O => \^bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFFAEEFFAFFFEA"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I1 => \bus_wide_gen.len_cnt_reg[2]\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \^q\(1),
      O => \bus_wide_gen.data_buf[31]_i_7_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_2\,
      I1 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900A900A0"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I1 => tail_split(0),
      I2 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I4 => tail_split(1),
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      O => \^last_split\
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000828200"
    )
        port map (
      I0 => \full_n_i_5__0_n_2\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I2 => tail_split(0),
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I4 => tail_split(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg_1\,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_8_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(1),
      I2 => \q_reg_n_2_[1]\,
      I3 => \bus_wide_gen.len_cnt_reg[6]\,
      O => \bus_wide_gen.len_cnt[7]_i_5_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[2]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      I3 => \q_reg_n_2_[3]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(0),
      I5 => \q_reg_n_2_[0]\,
      O => \bus_wide_gen.len_cnt[7]_i_8_n_2\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F075"
    )
        port map (
      I0 => \^bus_wide_gen.rdata_valid_t_reg\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_2\,
      I3 => \bus_wide_gen.rdata_valid_t_i_2_n_2\,
      O => \bus_wide_gen.rdata_valid_t_reg_0\
    );
\bus_wide_gen.rdata_valid_t_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE6AEECE"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      I4 => \^q\(1),
      O => \bus_wide_gen.rdata_valid_t_i_2_n_2\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => E(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I3 => ap_rst_n,
      I4 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => E(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I4 => ap_rst_n,
      I5 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^q\(1),
      I2 => \bus_wide_gen.len_cnt_reg[2]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_INPUT_r_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      O => \^next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]_0\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sect_end_buf_reg[1]\,
      O => \could_multi_bursts.loop_cnt_reg[0]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_0,
      I4 => \^next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => data_vld_reg_n_2,
      I4 => \pout[2]_i_2_n_2\,
      I5 => \^next_loop\,
      O => data_vld_i_1_n_2
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_2,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout[2]_i_2_n_2\,
      O => pop0
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^sect_end_buf_reg[1]\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FD000"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^sect_end_buf_reg[1]\,
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      O => fifo_rreq_valid_buf_reg
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => full_n_i_2_n_2,
      I2 => \full_n_i_3__0_n_2\,
      I3 => \^fifo_burst_ready\,
      I4 => ap_rst_n,
      I5 => full_n_i_4_n_2,
      O => full_n_i_1_n_2
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      O => full_n_i_2_n_2
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0A2AAAAAAA2"
    )
        port map (
      I0 => beat_valid,
      I1 => full_n_i_5_n_2,
      I2 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I3 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      I4 => full_n_i_6_n_2,
      I5 => \full_n_i_7__0_n_2\,
      O => full_n_reg_0
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDF0000"
    )
        port map (
      I0 => \full_n_i_5__0_n_2\,
      I1 => full_n_i_6_n_2,
      I2 => full_n_i_5_n_2,
      I3 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I4 => \^burst_valid\,
      I5 => \full_n_i_6__0_n_2\,
      O => \full_n_i_3__0_n_2\
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \full_n_i_5__0_n_2\,
      I2 => full_n_i_6_n_2,
      I3 => full_n_i_5_n_2,
      I4 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I5 => \^burst_valid\,
      O => full_n_i_4_n_2
    );
full_n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999A99"
    )
        port map (
      I0 => tail_split(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.len_cnt_reg[2]\,
      I3 => \^q\(1),
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => full_n_i_5_n_2
    );
\full_n_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => beat_valid,
      I2 => full_n_i_7_n_2,
      I3 => \pout[2]_i_4_n_2\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(6),
      I5 => \bus_wide_gen.len_cnt_reg[7]_0\(7),
      O => \full_n_i_5__0_n_2\
    );
full_n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AA9A"
    )
        port map (
      I0 => tail_split(0),
      I1 => \bus_wide_gen.len_cnt_reg[2]\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => full_n_i_6_n_2
    );
\full_n_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF7FFF"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^fifo_burst_ready\,
      I4 => m_axi_INPUT_r_ARREADY,
      I5 => \could_multi_bursts.ARVALID_Dummy_reg\,
      O => \full_n_i_6__0_n_2\
    );
full_n_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(4),
      I2 => \q_reg_n_2_[3]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      O => full_n_i_7_n_2
    );
\full_n_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.len_cnt_reg[2]\,
      I3 => \^q\(1),
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \full_n_i_7__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
invalid_len_event_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F00"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^sect_end_buf_reg[1]\,
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      O => invalid_len_event_reg
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I1 => \sect_addr_buf_reg[1]_0\(0),
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I2 => \sect_addr_buf_reg[1]_0\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[1]_1\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \^next_loop\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F0F0F0A4F0F0"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2_n_2\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[0]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2_n_2\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FB00FF00"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_1\,
      I1 => full_n_i_5_n_2,
      I2 => full_n_i_6_n_2,
      I3 => \^burst_valid\,
      I4 => beat_valid,
      I5 => \pout[2]_i_3_n_2\,
      O => \pout[2]_i_2_n_2\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(7),
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(6),
      I2 => \pout[2]_i_4_n_2\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_0\(5),
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(4),
      I5 => \pout[2]_i_5_n_2\,
      O => \pout[2]_i_3_n_2\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[0]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]_0\(2),
      I3 => \q_reg_n_2_[2]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(1),
      I5 => \q_reg_n_2_[1]\,
      O => \pout[2]_i_4_n_2\
    );
\pout[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      I1 => \q_reg_n_2_[3]\,
      O => \pout[2]_i_5_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => tail_split(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => tail_split(1),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => fifo_rreq_valid_buf_reg_0,
      I2 => invalid_len_event,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \^sect_end_buf_reg[1]\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_addr_buf_reg[31]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[1]_1\,
      O => \sect_end_buf_reg[1]_0\
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(2),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => \beat_len_buf_reg[9]\(1),
      I5 => \start_addr_buf_reg[11]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(4),
      I4 => \beat_len_buf_reg[9]\(2),
      I5 => \start_addr_buf_reg[11]\(2),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \beat_len_buf_reg[9]\(3),
      I5 => \start_addr_buf_reg[11]\(3),
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(6),
      I4 => \beat_len_buf_reg[9]\(4),
      I5 => \start_addr_buf_reg[11]\(4),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => \start_addr_buf_reg[11]\(5),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => \beat_len_buf_reg[9]\(6),
      I5 => \start_addr_buf_reg[11]\(6),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(9),
      I4 => \beat_len_buf_reg[9]\(7),
      I5 => \start_addr_buf_reg[11]\(7),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(10),
      I4 => \beat_len_buf_reg[9]\(8),
      I5 => \start_addr_buf_reg[11]\(8),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(11),
      I4 => \beat_len_buf_reg[9]\(9),
      I5 => \start_addr_buf_reg[11]\(9),
      O => \sect_len_buf_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    \sect_cnt_reg_19__s_port_]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC_VECTOR ( 33 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_buf_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    push : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \data_p1_reg[43]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0\ : entity is "sobel_sw_new_INPUT_r_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__0_n_2\ : STD_LOGIC;
  signal \full_n_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_i_4__0_n_2\ : STD_LOGIC;
  signal \full_n_i_5__1_n_2\ : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg_19__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair111";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  invalid_len_event_reg(33 downto 0) <= \^invalid_len_event_reg\(33 downto 0);
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
  \sect_cnt_reg_19__s_port_]\ <= \sect_cnt_reg_19__s_net_1\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(33),
      O => S(0)
    );
\align_len[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      O => D(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => data_vld_reg_n_2,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_0
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => invalid_len_event,
      I2 => \end_addr_buf_reg[31]\(0),
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => rreq_handling_reg,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_0
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \full_n_i_2__0_n_2\,
      I2 => \full_n_i_3__1_n_2\,
      I3 => \^rs2f_rreq_ack\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__0_n_2\,
      O => full_n_i_1_n_2
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      O => \full_n_i_2__0_n_2\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF75FFFF"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => \end_addr_buf_reg[31]\(0),
      I3 => invalid_len_event,
      I4 => \^fifo_rreq_valid\,
      I5 => \full_n_i_5__1_n_2\,
      O => \full_n_i_3__1_n_2\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A22AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => rreq_handling_reg,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => invalid_len_event,
      I5 => \^fifo_rreq_valid\,
      O => \full_n_i_4__0_n_2\
    );
\full_n_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \^rs2f_rreq_ack\,
      I2 => \state_reg[0]\(0),
      O => \full_n_i_5__1_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^invalid_len_event_reg\(32),
      I1 => \^fifo_rreq_valid\,
      I2 => \^invalid_len_event_reg\(33),
      I3 => rreq_handling_reg_0,
      I4 => invalid_len_event,
      O => invalid_len_event_reg_0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => sect_cnt_reg(18),
      O => \start_addr_buf_reg[31]_0\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => sect_cnt_reg(16),
      I5 => \end_addr_buf_reg[31]_0\(16),
      O => \start_addr_buf_reg[31]_0\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(14),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => sect_cnt_reg(13),
      I5 => \end_addr_buf_reg[31]_0\(13),
      O => \start_addr_buf_reg[31]_0\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => \end_addr_buf_reg[31]_0\(9),
      I2 => sect_cnt_reg(10),
      I3 => \end_addr_buf_reg[31]_0\(10),
      I4 => \end_addr_buf_reg[31]_0\(11),
      I5 => sect_cnt_reg(11),
      O => \start_addr_buf_reg[31]\(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => sect_cnt_reg(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => sect_cnt_reg(8),
      O => \start_addr_buf_reg[31]\(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(5),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => sect_cnt_reg(4),
      I5 => \end_addr_buf_reg[31]_0\(4),
      O => \start_addr_buf_reg[31]\(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(1),
      I1 => sect_cnt_reg(1),
      I2 => sect_cnt_reg(2),
      I3 => \end_addr_buf_reg[31]_0\(2),
      I4 => sect_cnt_reg(0),
      I5 => \end_addr_buf_reg[31]_0\(0),
      O => \start_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_2\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(32),
      Q => \mem_reg[4][43]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[43]\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFF0EF00000"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => push,
      I3 => pop0,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20F708DF20F700"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => pop0,
      I2 => push,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => pop0,
      I2 => push,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[2]\,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(11),
      R => ap_rst_n_0
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(12),
      R => ap_rst_n_0
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(13),
      R => ap_rst_n_0
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(14),
      R => ap_rst_n_0
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(15),
      R => ap_rst_n_0
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(16),
      R => ap_rst_n_0
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(17),
      R => ap_rst_n_0
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(18),
      R => ap_rst_n_0
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(19),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(1),
      R => ap_rst_n_0
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(20),
      R => ap_rst_n_0
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(21),
      R => ap_rst_n_0
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(22),
      R => ap_rst_n_0
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(23),
      R => ap_rst_n_0
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(24),
      R => ap_rst_n_0
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(25),
      R => ap_rst_n_0
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(26),
      R => ap_rst_n_0
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(27),
      R => ap_rst_n_0
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(28),
      R => ap_rst_n_0
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(29),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(2),
      R => ap_rst_n_0
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(30),
      R => ap_rst_n_0
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(31),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(3),
      R => ap_rst_n_0
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(32),
      R => ap_rst_n_0
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][43]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(33),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^invalid_len_event_reg\(9),
      R => ap_rst_n_0
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
        port map (
      I0 => invalid_len_event,
      I1 => rreq_handling_reg,
      I2 => fifo_rreq_valid_buf_reg,
      I3 => \^fifo_rreq_valid\,
      I4 => \could_multi_bursts.sect_handling_reg\,
      O => \sect_cnt_reg_19__s_net_1\
    );
\sect_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3_n_2\
    );
\sect_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4_n_2\
    );
\sect_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5_n_2\
    );
\sect_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6_n_2\
    );
\sect_cnt[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_rreq\,
      O => \sect_cnt[0]_i_7_n_2\
    );
\sect_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2_n_2\
    );
\sect_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3_n_2\
    );
\sect_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4_n_2\
    );
\sect_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5_n_2\
    );
\sect_cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2_n_2\
    );
\sect_cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3_n_2\
    );
\sect_cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4_n_2\
    );
\sect_cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5_n_2\
    );
\sect_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2_n_2\
    );
\sect_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3_n_2\
    );
\sect_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4_n_2\
    );
\sect_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5_n_2\
    );
\sect_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2_n_2\
    );
\sect_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3_n_2\
    );
\sect_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4_n_2\
    );
\sect_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5_n_2\
    );
\sect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2_n_2\,
      CO(2) => \sect_cnt_reg[0]_i_2_n_3\,
      CO(1) => \sect_cnt_reg[0]_i_2_n_4\,
      CO(0) => \sect_cnt_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4_n_2\,
      S(2) => \sect_cnt[0]_i_5_n_2\,
      S(1) => \sect_cnt[0]_i_6_n_2\,
      S(0) => \sect_cnt[0]_i_7_n_2\
    );
\sect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1_n_2\,
      CO(3) => \sect_cnt_reg[12]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[12]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[12]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2_n_2\,
      S(2) => \sect_cnt[12]_i_3_n_2\,
      S(1) => \sect_cnt[12]_i_4_n_2\,
      S(0) => \sect_cnt[12]_i_5_n_2\
    );
\sect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1_n_2\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[16]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]_0\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2_n_2\,
      S(2) => \sect_cnt[16]_i_3_n_2\,
      S(1) => \sect_cnt[16]_i_4_n_2\,
      S(0) => \sect_cnt[16]_i_5_n_2\
    );
\sect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2_n_2\,
      CO(3) => \sect_cnt_reg[4]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[4]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[4]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2_n_2\,
      S(2) => \sect_cnt[4]_i_3_n_2\,
      S(1) => \sect_cnt[4]_i_4_n_2\,
      S(0) => \sect_cnt[4]_i_5_n_2\
    );
\sect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1_n_2\,
      CO(3) => \sect_cnt_reg[8]_i_1_n_2\,
      CO(2) => \sect_cnt_reg[8]_i_1_n_3\,
      CO(1) => \sect_cnt_reg[8]_i_1_n_4\,
      CO(0) => \sect_cnt_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2_n_2\,
      S(2) => \sect_cnt[8]_i_3_n_2\,
      S(1) => \sect_cnt[8]_i_4_n_2\,
      S(0) => \sect_cnt[8]_i_5_n_2\
    );
\start_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg,
      O => E(0)
    );
\start_addr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EEE0E0E"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      I5 => invalid_len_event,
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_INPUT_r_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1\ : entity is "sobel_sw_new_INPUT_r_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1\ is
  signal \data_vld_i_1__1_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__8_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair108";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\could_multi_bursts.ARVALID_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => fifo_burst_ready,
      I3 => m_axi_INPUT_r_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => next_loop,
      I1 => \pout[3]_i_3_n_2\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__1_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_reg_n_2,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      O => \empty_n_i_1__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_2\,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFFBBBBBBBB"
    )
        port map (
      I0 => \full_n_i_2__8_n_2\,
      I1 => ap_rst_n,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_2,
      I5 => data_vld_reg_n_2,
      O => full_n_i_1_n_2
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \pout[3]_i_4_n_2\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \full_n_i_2__8_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_4_n_2\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4_n_2\,
      O => \pout[2]_i_1_n_2\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808044848484"
    )
        port map (
      I0 => next_loop,
      I1 => data_vld_reg_n_2,
      I2 => empty_n_reg_n_2,
      I3 => \dout_buf_reg[34]\(0),
      I4 => beat_valid,
      I5 => \pout[3]_i_3_n_2\,
      O => \pout[3]_i_1_n_2\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout[3]_i_4_n_2\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_2\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_2\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777FFFF"
    )
        port map (
      I0 => next_loop,
      I1 => empty_n_reg_n_2,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_2,
      O => \pout[3]_i_4_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[3]_i_2_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \q_reg[43]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_INPUT_r_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    \INPUT_addr_1_reg_943_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_read_reg_882_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2f_rreq_ack : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice is
  signal INPUT_r_ARREADY : STD_LOGIC;
  signal \data_p1[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[43]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \data_p2[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[43]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p2[9]_i_1_n_2\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal s_ready_t_i_1_n_2 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[0]_i_2_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data_p1[43]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data_p2[30]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data_p2[31]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \data_p2[43]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair122";
begin
  s_ready_t_reg_0(0) <= \^s_ready_t_reg_0\(0);
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => ap_reg_ioackin_INPUT_r_ARREADY,
      I1 => INPUT_r_ARREADY,
      I2 => Q(3),
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => INPUT_r_ARREADY,
      I1 => ap_reg_ioackin_INPUT_r_ARREADY,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => Q(0),
      I1 => INPUT_r_ARREADY,
      I2 => ap_reg_ioackin_INPUT_r_ARREADY,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[9]\,
      O => \ap_CS_fsm_reg[1]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(1),
      I1 => ap_reg_ioackin_INPUT_r_ARREADY,
      I2 => INPUT_r_ARREADY,
      O => D(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(0),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(0),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(0),
      O => \data_p1[0]_i_1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(10),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(10),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(10),
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(11),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(11),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(11),
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(12),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(12),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(12),
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(13),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(13),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(13),
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(14),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(14),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(14),
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(15),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(15),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(15),
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(16),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(16),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(16),
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(17),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(17),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(17),
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(18),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(18),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(18),
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(19),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(19),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(19),
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(1),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(1),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(1),
      O => \data_p1[1]_i_1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(20),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(20),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(20),
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(21),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(21),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(21),
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(22),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(22),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(22),
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(23),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(23),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(23),
      O => \data_p1[23]_i_1_n_2\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(24),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(24),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(24),
      O => \data_p1[24]_i_1_n_2\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(25),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(25),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(25),
      O => \data_p1[25]_i_1_n_2\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(26),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(26),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(26),
      O => \data_p1[26]_i_1_n_2\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(27),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(27),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(27),
      O => \data_p1[27]_i_1_n_2\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(28),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(28),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(28),
      O => \data_p1[28]_i_1_n_2\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(29),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(29),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(29),
      O => \data_p1[29]_i_1_n_2\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(2),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(2),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(2),
      O => \data_p1[2]_i_1_n_2\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(30),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(30),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(30),
      O => \data_p1[30]_i_1_n_2\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(31),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(31),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(31),
      O => \data_p1[31]_i_1_n_2\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(3),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(3),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(3),
      O => \data_p1[3]_i_1_n_2\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDD088888888"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_rreq_ack,
      I2 => Q(3),
      I3 => Q(1),
      I4 => ap_reg_ioackin_INPUT_r_ARREADY,
      I5 => state(1),
      O => load_p1
    );
\data_p1[43]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7545"
    )
        port map (
      I0 => Q(3),
      I1 => state(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_2_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(4),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(4),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(4),
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(5),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(5),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(5),
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(6),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(6),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(6),
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(7),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(7),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(8),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(8),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(8),
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(9),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(9),
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      I5 => data_p2(9),
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_2\,
      Q => \q_reg[43]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => \q_reg[43]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => \q_reg[43]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => \q_reg[43]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => \q_reg[43]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => \q_reg[43]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => \q_reg[43]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => \q_reg[43]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => \q_reg[43]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => \q_reg[43]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => \q_reg[43]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_2\,
      Q => \q_reg[43]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => \q_reg[43]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => \q_reg[43]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => \q_reg[43]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_2\,
      Q => \q_reg[43]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_2\,
      Q => \q_reg[43]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_2\,
      Q => \q_reg[43]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_2\,
      Q => \q_reg[43]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_2\,
      Q => \q_reg[43]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_2\,
      Q => \q_reg[43]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_2\,
      Q => \q_reg[43]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_2\,
      Q => \q_reg[43]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_2\,
      Q => \q_reg[43]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_2\,
      Q => \q_reg[43]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_2\,
      Q => \q_reg[43]\(3),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_2_n_2\,
      Q => \q_reg[43]\(32),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => \q_reg[43]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => \q_reg[43]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => \q_reg[43]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_2\,
      Q => \q_reg[43]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => \q_reg[43]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => \q_reg[43]\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(0),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(0),
      O => \data_p2[0]_i_1_n_2\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(10),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(10),
      O => \data_p2[10]_i_1_n_2\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(11),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(11),
      O => \data_p2[11]_i_1_n_2\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(12),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(12),
      O => \data_p2[12]_i_1_n_2\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(13),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(13),
      O => \data_p2[13]_i_1_n_2\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(14),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(14),
      O => \data_p2[14]_i_1_n_2\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(15),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(15),
      O => \data_p2[15]_i_1_n_2\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(16),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(16),
      O => \data_p2[16]_i_1_n_2\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(17),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(17),
      O => \data_p2[17]_i_1_n_2\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(18),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(18),
      O => \data_p2[18]_i_1_n_2\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(19),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(19),
      O => \data_p2[19]_i_1_n_2\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(1),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(1),
      O => \data_p2[1]_i_1_n_2\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(20),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(20),
      O => \data_p2[20]_i_1_n_2\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(21),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(21),
      O => \data_p2[21]_i_1_n_2\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(22),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(22),
      O => \data_p2[22]_i_1_n_2\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(23),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(23),
      O => \data_p2[23]_i_1_n_2\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(24),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(24),
      O => \data_p2[24]_i_1_n_2\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(25),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(25),
      O => \data_p2[25]_i_1_n_2\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(26),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(26),
      O => \data_p2[26]_i_1_n_2\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(27),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(27),
      O => \data_p2[27]_i_1_n_2\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(28),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(28),
      O => \data_p2[28]_i_1_n_2\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(29),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(29),
      O => \data_p2[29]_i_1_n_2\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(2),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(2),
      O => \data_p2[2]_i_1_n_2\
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(30),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(30),
      O => \data_p2[30]_i_1_n_2\
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(31),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(31),
      O => \data_p2[31]_i_1__0_n_2\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(3),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(3),
      O => \data_p2[3]_i_1_n_2\
    );
\data_p2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => INPUT_r_ARREADY,
      I1 => ap_reg_ioackin_INPUT_r_ARREADY,
      I2 => Q(1),
      I3 => Q(3),
      O => load_p2
    );
\data_p2[43]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \data_p2[43]_i_2_n_2\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(4),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(4),
      O => \data_p2[4]_i_1_n_2\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(5),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(5),
      O => \data_p2[5]_i_1_n_2\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(6),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(6),
      O => \data_p2[6]_i_1_n_2\
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(7),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(7),
      O => \data_p2[7]_i_1__0_n_2\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(8),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(8),
      O => \data_p2[8]_i_1_n_2\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INPUT_addr_1_reg_943_reg[31]\(9),
      I1 => Q(3),
      I2 => \input_read_reg_882_reg[31]\(9),
      O => \data_p2[9]_i_1_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1_n_2\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1_n_2\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1_n_2\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1_n_2\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1_n_2\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1_n_2\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1_n_2\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1_n_2\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1_n_2\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1_n_2\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1_n_2\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1_n_2\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1_n_2\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1_n_2\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1_n_2\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1_n_2\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1_n_2\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1_n_2\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1_n_2\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1_n_2\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1_n_2\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1_n_2\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1_n_2\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1_n_2\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[31]_i_1__0_n_2\,
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1_n_2\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[43]_i_2_n_2\,
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1_n_2\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1_n_2\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1_n_2\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__0_n_2\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1_n_2\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1_n_2\,
      Q => data_p2(9),
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_rreq_ack,
      O => push
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0FC0"
    )
        port map (
      I0 => \state[0]_i_2_n_2\,
      I1 => rs2f_rreq_ack,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => state(1),
      I4 => INPUT_r_ARREADY,
      O => s_ready_t_i_1_n_2
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_2,
      Q => INPUT_r_ARREADY,
      R => ap_rst_n
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0F8F8"
    )
        port map (
      I0 => INPUT_r_ARREADY,
      I1 => state(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => rs2f_rreq_ack,
      I4 => \state[0]_i_2_n_2\,
      O => \state[0]_i_1__0_n_2\
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => state(1),
      I1 => ap_reg_ioackin_INPUT_r_ARREADY,
      I2 => Q(1),
      I3 => Q(3),
      O => \state[0]_i_2_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF100FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => ap_reg_ioackin_INPUT_r_ARREADY,
      I3 => state(1),
      I4 => rs2f_rreq_ack,
      I5 => \^s_ready_t_reg_0\(0),
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => \^s_ready_t_reg_0\(0),
      R => ap_rst_n
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => ap_rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_363_reg[0]\ : out STD_LOGIC;
    \indvar_reg_301_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_next_reg_9090 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_337_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp2_stage0_flag00011011 : out STD_LOGIC;
    \indvar1_reg_337_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_9_reg_958_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    \reg_363_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \indvar_reg_301_reg[5]\ : in STD_LOGIC;
    \exitcond3_reg_949_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : in STD_LOGIC;
    \indvar_next_reg_909_reg[8]\ : in STD_LOGIC;
    \indvar_next_reg_909_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond6_reg_905 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg_0 : in STD_LOGIC;
    ap_reg_pp2_iter1_exitcond3_reg_949 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \indvar1_reg_337_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0\ : entity is "sobel_sw_new_INPUT_r_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_block_pp0_stage0_flag00011011 : STD_LOGIC;
  signal \^ap_block_pp2_stage0_flag00011011\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_3_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_2 : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \reg_363[7]_i_2_n_2\ : STD_LOGIC;
  signal \^reg_363_reg[0]\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \exitcond3_reg_949[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \exitcond6_reg_905[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \indvar_next_reg_909[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \indvar_reg_301[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \indvar_reg_301[11]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ram_reg_i_39 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \reg_363[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_9_reg_958[10]_i_1\ : label is "soft_lutpair112";
begin
  Q(0) <= \^q\(0);
  ap_block_pp2_stage0_flag00011011 <= \^ap_block_pp2_stage0_flag00011011\;
  rdata_ack_t <= \^rdata_ack_t\;
  \reg_363_reg[0]\ <= \^reg_363_reg[0]\;
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm_reg[20]\(0),
      I2 => ap_rst_n,
      I3 => \indvar_reg_301_reg[5]\,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => ap_enable_reg_pp0_iter0_i_3_n_2,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[20]\(1),
      I1 => \exitcond6_reg_905_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \^q\(0),
      I4 => \indvar_next_reg_909_reg[8]\,
      I5 => \indvar_next_reg_909_reg[2]\,
      O => ap_enable_reg_pp0_iter0_i_3_n_2
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_block_pp0_stage0_flag00011011,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_i_3_n_2,
      I4 => ap_enable_reg_pp0_iter0_i_3_n_2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \exitcond6_reg_905_reg[0]\,
      I2 => \^q\(0),
      O => ap_block_pp0_stage0_flag00011011
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBFB"
    )
        port map (
      I0 => \exitcond6_reg_905_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[20]\(1),
      I4 => \indvar_reg_301_reg[5]\,
      O => ap_enable_reg_pp0_iter1_i_3_n_2
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC0800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => ap_rst_n,
      I2 => \ap_CS_fsm_reg[20]\(0),
      I3 => \^q\(0),
      I4 => \exitcond6_reg_905_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => \ap_CS_fsm_reg[20]\(2),
      I2 => ap_rst_n,
      I3 => \indvar1_reg_337_reg[3]\,
      I4 => \ap_CS_fsm_reg[20]\(3),
      I5 => \^ap_block_pp2_stage0_flag00011011\,
      O => ap_enable_reg_pp2_iter0_reg
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C8888000C0000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_rst_n,
      I2 => \^q\(0),
      I3 => \exitcond3_reg_949_reg[0]\,
      I4 => ap_enable_reg_pp2_iter1_reg_0,
      I5 => \indvar1_reg_337_reg[3]\,
      O => ap_enable_reg_pp2_iter1_reg
    );
ap_enable_reg_pp2_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC0800000000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2_reg_0,
      I1 => ap_rst_n,
      I2 => \ap_CS_fsm_reg[20]\(2),
      I3 => \^q\(0),
      I4 => \exitcond3_reg_949_reg[0]\,
      I5 => ap_enable_reg_pp2_iter1_reg_0,
      O => ap_enable_reg_pp2_iter2_reg
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[0]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_2\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[1]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_2\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[2]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_2\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[3]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_2\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[4]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_2\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[5]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_2\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[6]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B088"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^reg_363_reg[0]\,
      I3 => \^q\(0),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[7]\,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_2\,
      Q => \reg_363_reg[7]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_2\,
      Q => \reg_363_reg[7]\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\exitcond3_reg_949[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[20]\(3),
      I1 => ap_enable_reg_pp2_iter1_reg_0,
      I2 => \exitcond3_reg_949_reg[0]\,
      I3 => \^q\(0),
      O => \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0)
    );
\exitcond6_reg_905[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \exitcond6_reg_905_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \ap_CS_fsm_reg[20]\(1),
      O => \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0)
    );
\indvar1_reg_337[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => \ap_CS_fsm_reg[20]\(3),
      I2 => \^ap_block_pp2_stage0_flag00011011\,
      I3 => \indvar1_reg_337_reg[3]\,
      I4 => \ap_CS_fsm_reg[20]\(2),
      O => \indvar1_reg_337_reg[0]\(0)
    );
\indvar1_reg_337[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880800000000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => \ap_CS_fsm_reg[20]\(3),
      I2 => ap_enable_reg_pp2_iter1_reg_0,
      I3 => \exitcond3_reg_949_reg[0]\,
      I4 => \^q\(0),
      I5 => \indvar1_reg_337_reg[3]\,
      O => \indvar1_reg_337_reg[0]_0\(0)
    );
\indvar_next_reg_909[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[20]\(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^q\(0),
      I3 => \exitcond6_reg_905_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      O => indvar_next_reg_9090
    );
\indvar_reg_301[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \exitcond6_reg_905_reg[0]\,
      I3 => \ap_CS_fsm_reg[20]\(1),
      I4 => \ap_CS_fsm_reg[20]\(0),
      O => \indvar_reg_301_reg[0]\(0)
    );
\indvar_reg_301[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \exitcond6_reg_905_reg[0]\,
      I3 => \ap_CS_fsm_reg[20]\(1),
      O => E(0)
    );
ram_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond6_reg_905,
      I1 => ap_enable_reg_pp0_iter2_reg_0,
      I2 => \^q\(0),
      I3 => \exitcond6_reg_905_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      O => WEA(0)
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD00FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_0,
      I1 => \exitcond3_reg_949_reg[0]\,
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp2_iter2_reg_0,
      I4 => ap_reg_pp2_iter1_exitcond3_reg_949,
      I5 => ap_enable_reg_pp1_iter1_reg,
      O => WEBWE(0)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_0,
      I1 => \exitcond3_reg_949_reg[0]\,
      I2 => \^q\(0),
      O => \^ap_block_pp2_stage0_flag00011011\
    );
\reg_363[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FF00"
    )
        port map (
      I0 => \exitcond3_reg_949_reg[0]\,
      I1 => ap_enable_reg_pp2_iter1_reg_0,
      I2 => \ap_CS_fsm_reg[20]\(3),
      I3 => \^q\(0),
      I4 => \reg_363[7]_i_2_n_2\,
      O => \^reg_363_reg[0]\
    );
\reg_363[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \exitcond6_reg_905_reg[0]\,
      I2 => \ap_CS_fsm_reg[20]\(1),
      O => \reg_363[7]_i_2_n_2\
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F3C0C"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^q\(0),
      I3 => \^reg_363_reg[0]\,
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_2\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECC0CCC"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \^q\(0),
      I2 => \^reg_363_reg[0]\,
      I3 => state(1),
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^reg_363_reg[0]\,
      I3 => \^q\(0),
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^q\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => ap_rst_n_0
    );
\tmp_9_reg_958[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0000"
    )
        port map (
      I0 => \indvar1_reg_337_reg[3]\,
      I1 => \^q\(0),
      I2 => \exitcond3_reg_949_reg[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_0,
      I4 => \ap_CS_fsm_reg[20]\(3),
      O => \tmp_9_reg_958_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer is
  port (
    data_valid : out STD_LOGIC;
    small_input_ce0 : out STD_LOGIC;
    small_input_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \posx_assign_cast_reg_982_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_3_reg_992_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_reg_1047_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp2_iter2_reg : in STD_LOGIC;
    ap_block_pp2_stage0_flag00011011 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_WREADY : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    ap_reg_pp3_iter1_exitcond_reg_963 : in STD_LOGIC;
    \tmp_15_reg_1093_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_reg_1084 : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer is
  signal OUTPUT_r_WREADY : STD_LOGIC;
  signal OUTPUT_r_WVALID : STD_LOGIC;
  signal \^ap_cs_fsm_reg[24]\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_2_n_2\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_2\ : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \empty_n_i_2__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_i_2__6_n_2\ : STD_LOGIC;
  signal \full_n_i_3__4_n_2\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_2\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_12_n_2 : STD_LOGIC;
  signal mem_reg_i_13_n_2 : STD_LOGIC;
  signal mem_reg_i_14_n_2 : STD_LOGIC;
  signal mem_reg_i_15_n_2 : STD_LOGIC;
  signal mem_reg_i_16_n_2 : STD_LOGIC;
  signal mem_reg_i_18_n_2 : STD_LOGIC;
  signal mem_reg_i_19_n_2 : STD_LOGIC;
  signal mem_reg_i_20_n_2 : STD_LOGIC;
  signal mem_reg_i_21_n_2 : STD_LOGIC;
  signal mem_reg_i_22_n_2 : STD_LOGIC;
  signal \mem_reg_i_9__0_n_2\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_38_n_2 : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_2 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_2\ : STD_LOGIC;
  signal \^usedw_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \abscond4_reg_1064[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair183";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of mem_reg_i_21 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \posx_assign_cast_reg_982[9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of show_ahead_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair190";
begin
  \ap_CS_fsm_reg[24]\ <= \^ap_cs_fsm_reg[24]\;
  data_valid <= \^data_valid\;
  \usedw_reg[7]_0\(5 downto 0) <= \^usedw_reg[7]_0\(5 downto 0);
\abscond4_reg_1064[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => Q(1),
      I1 => OUTPUT_r_WREADY,
      I2 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => ap_reg_pp3_iter1_exitcond_reg_963,
      O => \res_reg_1047_reg[0]\(0)
    );
\ap_CS_fsm[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => OUTPUT_r_WREADY,
      I1 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I2 => ap_enable_reg_pp3_iter2,
      O => \ap_CS_fsm_reg[23]\
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I2 => OUTPUT_r_WREADY,
      I3 => Q(1),
      O => \^ap_cs_fsm_reg[24]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_OUTPUT_r_WREADY,
      I3 => \^data_valid\,
      I4 => empty_n_reg_n_2,
      O => pop
    );
\dout_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_2_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_2_n_2\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => m_axi_OUTPUT_r_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_2\,
      Q => \^data_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_2\,
      I1 => \^usedw_reg[7]_0\(4),
      I2 => \empty_n_i_3__0_n_2\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(3),
      O => \empty_n_i_2__1_n_2\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(5),
      I3 => \^usedw_reg[7]_0\(0),
      I4 => \^usedw_reg[7]_0\(1),
      O => \empty_n_i_3__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFCFFFFFFAAFF"
    )
        port map (
      I0 => OUTPUT_r_WREADY,
      I1 => \full_n_i_2__6_n_2\,
      I2 => \full_n_i_3__4_n_2\,
      I3 => ap_rst_n,
      I4 => pop,
      I5 => push,
      O => \full_n_i_1__0_n_2\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(2),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => \^usedw_reg[7]_0\(0),
      O => \full_n_i_2__6_n_2\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \^usedw_reg[7]_0\(5),
      I3 => \^usedw_reg[7]_0\(4),
      O => \full_n_i_3__4_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_2\,
      Q => OUTPUT_r_WREADY,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7) => \mem_reg_i_9__0_n_2\,
      DIADI(6) => \mem_reg_i_10__0_n_2\,
      DIADI(5) => \mem_reg_i_11__0_n_2\,
      DIADI(4) => mem_reg_i_12_n_2,
      DIADI(3) => mem_reg_i_13_n_2,
      DIADI(2) => mem_reg_i_14_n_2,
      DIADI(1) => mem_reg_i_15_n_2,
      DIADI(0) => mem_reg_i_16_n_2,
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => OUTPUT_r_WREADY,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => OUTPUT_r_WVALID,
      WEA(0) => OUTPUT_r_WVALID,
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(6),
      I1 => icmp_reg_1084,
      O => \mem_reg_i_10__0_n_2\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(5),
      I1 => icmp_reg_1084,
      O => \mem_reg_i_11__0_n_2\
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(4),
      I1 => icmp_reg_1084,
      O => mem_reg_i_12_n_2
    );
mem_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(3),
      I1 => icmp_reg_1084,
      O => mem_reg_i_13_n_2
    );
mem_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(2),
      I1 => icmp_reg_1084,
      O => mem_reg_i_14_n_2
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(1),
      I1 => icmp_reg_1084,
      O => mem_reg_i_15_n_2
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(0),
      I1 => icmp_reg_1084,
      O => mem_reg_i_16_n_2
    );
mem_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_reg_ioackin_OUTPUT_r_WREADY,
      O => OUTPUT_r_WVALID
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_22_n_2,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(4),
      I4 => raddr(5),
      I5 => pop,
      O => mem_reg_i_18_n_2
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_19_n_2
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => mem_reg_i_19_n_2,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_20_n_2
    );
mem_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_21_n_2
    );
mem_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_22_n_2
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(6),
      I3 => mem_reg_i_19_n_2,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(5),
      I3 => mem_reg_i_20_n_2,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_21_n_2,
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_18_n_2,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_18_n_2,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => mem_reg_i_18_n_2,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_15_reg_1093_reg[7]\(7),
      I1 => icmp_reg_1084,
      O => \mem_reg_i_9__0_n_2\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_1\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_1\(1)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(5),
      O => \usedw_reg[7]_1\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => OUTPUT_r_WREADY,
      I1 => Q(1),
      I2 => ap_enable_reg_pp3_iter2,
      I3 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I4 => pop,
      O => DI(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655555555555555"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => pop,
      I2 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => Q(1),
      I5 => OUTPUT_r_WREADY,
      O => S(0)
    );
\posx_assign_cast_reg_982[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => Q(1),
      I1 => OUTPUT_r_WREADY,
      I2 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => \exitcond_reg_963_reg[0]\,
      O => \posx_assign_cast_reg_982_reg[0]\(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_i_16_n_2,
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_i_15_n_2,
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_i_14_n_2,
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_i_13_n_2,
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_i_12_n_2,
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \mem_reg_i_11__0_n_2\,
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \mem_reg_i_10__0_n_2\,
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \mem_reg_i_9__0_n_2\,
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDDDFD"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0_reg,
      I1 => ram_reg_i_38_n_2,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \exitcond6_reg_905_reg[0]\,
      I5 => \state_reg[0]\(0),
      O => small_input_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ram_reg_i_38_n_2,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => Q(0),
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ap_block_pp2_stage0_flag00011011,
      O => small_input_ce1
    );
ram_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F0F0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[24]\,
      I1 => ap_enable_reg_pp3_iter2_reg,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => Q(2),
      I4 => ap_enable_reg_pp3_iter3_reg,
      O => ram_reg_i_38_n_2
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(2),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => show_ahead_i_2_n_2,
      I4 => \^usedw_reg[7]_0\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(5),
      I2 => push,
      I3 => \usedw_reg__0\(6),
      I4 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\small_input_load_3_reg_992[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \exitcond_reg_963_reg[0]\,
      I1 => ap_enable_reg_pp3_iter0,
      I2 => Q(1),
      I3 => OUTPUT_r_WREADY,
      I4 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I5 => ap_enable_reg_pp3_iter2,
      O => \small_input_load_3_reg_992_reg[0]\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => Q(1),
      I3 => OUTPUT_r_WREADY,
      I4 => pop,
      O => \usedw[7]_i_1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw[0]_i_1__0_n_2\,
      Q => \^usedw_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(0),
      Q => \^usedw_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(1),
      Q => \^usedw_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(2),
      Q => \^usedw_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(3),
      Q => \^usedw_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(4),
      Q => \^usedw_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_2\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_2\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_2\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_2\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_2\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_2\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_2\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_reg_ioackin_OUTPUT_r_WREADY,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => Q(1),
      I3 => OUTPUT_r_WREADY,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_2\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_2\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_2\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_2\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_2\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_2\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_2\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_2\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_2\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_2\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0\ is
  port (
    beat_valid : out STD_LOGIC;
    m_axi_OUTPUT_r_RREADY : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_OUTPUT_r_RVALID : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0\ : entity is "sobel_sw_new_OUTPUT_r_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \full_n_i_2__7_n_2\ : STD_LOGIC;
  signal \full_n_i_3__5_n_2\ : STD_LOGIC;
  signal \^m_axi_output_r_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \full_n_i_3__5\ : label is "soft_lutpair176";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_OUTPUT_r_RREADY <= \^m_axi_output_r_rready\;
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C800C8CC0000C8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => ap_rst_n,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      I5 => rdata_ack_t,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAEEEEEEEEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \^beat_valid\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      O => \dout_valid_i_1__1_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_2\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__2_n_2\,
      I1 => \empty_n_i_3__1_n_2\,
      I2 => pop,
      I3 => m_axi_OUTPUT_r_RVALID,
      I4 => \^m_axi_output_r_rready\,
      I5 => empty_n_reg_n_2,
      O => \empty_n_i_1__0_n_2\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \empty_n_i_2__2_n_2\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => \empty_n_i_3__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_2\,
      Q => empty_n_reg_n_2,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF0FFF0F"
    )
        port map (
      I0 => \full_n_i_2__7_n_2\,
      I1 => \full_n_i_3__5_n_2\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => m_axi_OUTPUT_r_RVALID,
      I5 => \^m_axi_output_r_rready\,
      O => \full_n_i_1__1_n_2\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_2__7_n_2\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \full_n_i_3__5_n_2\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF00000000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_2,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_2\,
      Q => \^m_axi_output_r_rready\,
      R => '0'
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_output_r_rready\,
      I1 => m_axi_OUTPUT_r_RVALID,
      I2 => pop,
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \^m_axi_output_r_rready\,
      I1 => m_axi_OUTPUT_r_RVALID,
      I2 => pop,
      I3 => \^q\(1),
      O => S(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__1_n_2\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => m_axi_OUTPUT_r_RVALID,
      I2 => \^m_axi_output_r_rready\,
      O => \usedw[7]_i_1__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw[0]_i_1__1_n_2\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => D(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_78_in : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_74_in : out STD_LOGIC;
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    next_loop : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[4].data_buf_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_pad : out STD_LOGIC;
    p_0_in50_in : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[1].data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[4].data_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awaddr_buf_reg[31]\ : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    \align_len_reg[31]_0\ : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[2]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ready_for_data__1\ : in STD_LOGIC;
    invalid_len_event_reg2_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_resp_ready : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    \sect_len_buf_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[4]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[6]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC;
    \sect_addr_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    m_axi_OUTPUT_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[2].data_buf_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[4].data_buf_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[4].data_buf_reg[24]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.first_pad_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_3_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.awaddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_i_2__2_n_2\ : STD_LOGIC;
  signal head_pads : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_pad__0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_i_2_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal \^p_0_in50_in\ : STD_LOGIC;
  signal \^p_74_in\ : STD_LOGIC;
  signal \^p_78_in\ : STD_LOGIC;
  signal p_79_in : STD_LOGIC;
  signal p_81_in : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[15]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[15]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[23]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[23]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_6\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bus_wide_gen.first_pad_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair194";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair196";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair206";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \start_addr[31]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair198";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  E(0) <= \^e\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0);
  \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0);
  \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) <= \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0);
  \bus_wide_gen.data_gen[4].data_buf_reg[24]\(0) <= \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0);
  \bus_wide_gen.data_gen[4].data_buf_reg[24]_0\(0) <= \^bus_wide_gen.data_gen[4].data_buf_reg[24]_0\(0);
  \could_multi_bursts.awaddr_buf_reg[31]\ <= \^could_multi_bursts.awaddr_buf_reg[31]\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_loop <= \^next_loop\;
  p_0_in50_in <= \^p_0_in50_in\;
  p_74_in <= \^p_74_in\;
  p_78_in <= \^p_78_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70000000FF000000"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_74_in\,
      I2 => wreq_handling_reg_0,
      I3 => \align_len_reg[31]_0\,
      I4 => ap_rst_n,
      I5 => fifo_wreq_valid,
      O => \align_len_reg[31]\
    );
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => p_79_in,
      I1 => \^p_78_in\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_OUTPUT_r_WREADY,
      I4 => m_axi_OUTPUT_r_WLAST,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^p_78_in\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_OUTPUT_r_WREADY,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      I2 => m_axi_OUTPUT_r_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => p_81_in,
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200020002000A000"
    )
        port map (
      I0 => \ready_for_data__1\,
      I1 => p_81_in,
      I2 => data_valid,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => burst_pack(11),
      I5 => head_pads(0),
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0)
    );
\bus_wide_gen.data_gen[1].strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WSTRB(0),
      I1 => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0),
      O => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02020002"
    )
        port map (
      I0 => p_79_in,
      I1 => burst_pack(8),
      I2 => burst_pack(9),
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_OUTPUT_r_WREADY,
      I5 => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2\,
      O => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_OUTPUT_r_WREADY,
      I2 => \^p_0_in50_in\,
      O => \^e\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => burst_pack(11),
      I3 => p_81_in,
      O => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2\
    );
\bus_wide_gen.data_gen[2].strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WSTRB(1),
      I1 => \^e\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_gen[2].strb_buf_reg[1]\
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80800080"
    )
        port map (
      I0 => p_81_in,
      I1 => head_pads(0),
      I2 => burst_pack(11),
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_OUTPUT_r_WREADY,
      I5 => \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2\,
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_OUTPUT_r_WREADY,
      I2 => \^d\(1),
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => burst_pack(9),
      I3 => p_79_in,
      O => \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2\
    );
\bus_wide_gen.data_gen[3].strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WSTRB(2),
      I1 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0),
      O => \bus_wide_gen.data_gen[3].strb_buf_reg[2]\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70770000"
    )
        port map (
      I0 => burst_pack(8),
      I1 => burst_pack(9),
      I2 => m_axi_OUTPUT_r_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => p_79_in,
      O => \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088000000880000"
    )
        port map (
      I0 => \ready_for_data__1\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\(2),
      I2 => p_81_in,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => data_valid,
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2\,
      O => \^bus_wide_gen.data_gen[4].data_buf_reg[24]_0\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(6),
      I1 => \^burst_valid\,
      I2 => Q(7),
      I3 => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2\,
      I4 => \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2\,
      O => p_79_in
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_81_in
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_2_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_2_[1]\,
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_2_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2\
    );
\bus_wide_gen.data_gen[4].strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WSTRB(3),
      I1 => \^bus_wide_gen.data_gen[4].data_buf_reg[24]_0\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0),
      O => \bus_wide_gen.data_gen[4].strb_buf_reg[3]\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_OUTPUT_r_WREADY,
      I4 => \last_pad__0\,
      O => first_pad
    );
\bus_wide_gen.first_pad_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFFFFF400000"
    )
        port map (
      I0 => burst_pack(9),
      I1 => burst_pack(8),
      I2 => \^p_0_in50_in\,
      I3 => \bus_wide_gen.first_pad_i_3_n_2\,
      I4 => p_79_in,
      I5 => p_0_in34_in,
      O => \last_pad__0\
    );
\bus_wide_gen.first_pad_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => burst_pack(8),
      I3 => burst_pack(9),
      O => \bus_wide_gen.first_pad_i_3_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_79_in,
      I1 => \^p_78_in\,
      I2 => ap_rst_n,
      O => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000008A00"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_OUTPUT_r_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => p_0_in34_in,
      I4 => p_79_in,
      I5 => \empty_n_i_2__0_n_2\,
      O => \^p_78_in\
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(2),
      O => p_0_in34_in
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000F000F000F000"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => data_valid,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\,
      I5 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\,
      O => \^d\(0)
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[2]_i_2_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(0),
      O => \^p_0_in50_in\
    );
\bus_wide_gen.pad_oh_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      O => \bus_wide_gen.pad_oh_reg[2]_i_2_n_2\
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_OUTPUT_r_WREADY,
      O => \bus_wide_gen.first_pad_reg\(0)
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_3_n_2\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(1),
      O => \^d\(1)
    );
\bus_wide_gen.pad_oh_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => burst_pack(11),
      I1 => head_pads(0),
      O => \bus_wide_gen.pad_oh_reg[3]_i_3_n_2\
    );
\bus_wide_gen.pad_oh_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^burst_valid\,
      O => \bus_wide_gen.pad_oh_reg[3]_i_4_n_2\
    );
\bus_wide_gen.pad_oh_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \bus_wide_gen.pad_oh_reg[3]_i_5_n_2\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => AWREADY_Dummy,
      I2 => \^next_loop\,
      I3 => ap_rst_n,
      I4 => invalid_len_event_reg2_reg(0),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_3_n_2\,
      I1 => fifo_resp_ready,
      I2 => AWVALID_Dummy,
      I3 => \throttl_cnt_reg[7]\,
      I4 => \throttl_cnt_reg[3]\,
      I5 => m_axi_OUTPUT_r_AWREADY,
      O => \^next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      O => \^could_multi_bursts.awaddr_buf_reg[31]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[0]_0\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[1]_0\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[2]_0\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[3]_0\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[8]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I2 => \sect_len_buf_reg[7]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I5 => \sect_len_buf_reg[9]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[5]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I2 => \sect_len_buf_reg[4]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I5 => \sect_len_buf_reg[6]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_74_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_74_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^next_loop\,
      I4 => wreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => pop0_0,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => push,
      O => \data_vld_i_1__2_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FFFF"
    )
        port map (
      I0 => p_79_in,
      I1 => m_axi_OUTPUT_r_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => \empty_n_i_2__0_n_2\,
      I4 => \^burst_valid\,
      O => pop0_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^p_0_in50_in\,
      I1 => p_0_in34_in,
      I2 => burst_pack(9),
      I3 => burst_pack(8),
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => \empty_n_i_2__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4F4F"
    )
        port map (
      I0 => \full_n_i_2__2_n_2\,
      I1 => fifo_burst_ready,
      I2 => ap_rst_n,
      I3 => data_vld_reg_n_2,
      I4 => pop0_0,
      O => \full_n_i_1__0_n_2\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => push,
      O => \full_n_i_2__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_2\,
      Q => fifo_burst_ready,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => invalid_len_event_reg2_reg(0),
      I1 => fifo_burst_ready,
      I2 => \^next_loop\,
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I3 => \sect_addr_buf_reg[1]_0\(0),
      I4 => \mem_reg[4][10]_srl5_i_2_n_2\,
      O => tmp_burst_info(10)
    );
\mem_reg[4][10]_srl5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      O => \mem_reg[4][10]_srl5_i_2_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      I1 => O(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I5 => \sect_addr_buf_reg[1]_0\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[1]_0\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0_0,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => pop0_0,
      I5 => push,
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => pop0_0,
      I5 => push,
      O => \pout[2]_i_1__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => head_pads(0),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => burst_pack(11),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => burst_pack(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => burst_pack(9),
      R => ap_rst_n_inv
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_74_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_74_in\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_74_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(0),
      I1 => \start_addr_buf_reg[11]\(0),
      I2 => \end_addr_buf_reg[11]\(2),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(1),
      I1 => \start_addr_buf_reg[11]\(1),
      I2 => \end_addr_buf_reg[11]\(3),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(2),
      I1 => \start_addr_buf_reg[11]\(2),
      I2 => \end_addr_buf_reg[11]\(4),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(3),
      I1 => \start_addr_buf_reg[11]\(3),
      I2 => \end_addr_buf_reg[11]\(5),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(4),
      I1 => \start_addr_buf_reg[11]\(4),
      I2 => \end_addr_buf_reg[11]\(6),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(5),
      I1 => \start_addr_buf_reg[11]\(5),
      I2 => \end_addr_buf_reg[11]\(7),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(6),
      I1 => \start_addr_buf_reg[11]\(6),
      I2 => \end_addr_buf_reg[11]\(8),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(7),
      I1 => \start_addr_buf_reg[11]\(7),
      I2 => \end_addr_buf_reg[11]\(9),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(8),
      I1 => \start_addr_buf_reg[11]\(8),
      I2 => \end_addr_buf_reg[11]\(10),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => wreq_handling_reg_0,
      O => \^p_74_in\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(9),
      I1 => \start_addr_buf_reg[11]\(9),
      I2 => \end_addr_buf_reg[11]\(11),
      I3 => \^p_74_in\,
      I4 => CO(0),
      I5 => \sect_cnt_reg[18]\(0),
      O => \sect_len_buf_reg[9]\
    );
\start_addr[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_wreq_valid,
      O => \start_addr_reg[31]\(0)
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_wreq_valid_buf_reg,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_wreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg_0__s_port_]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg_0 : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_74_in : in STD_LOGIC;
    wreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0\ : entity is "sobel_sw_new_OUTPUT_r_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__3_n_2\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg_0__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair214";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair214";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  next_wreq <= \^next_wreq\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
  \sect_cnt_reg_0__s_port_]\ <= \sect_cnt_reg_0__s_net_1\;
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => pop0,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => push,
      O => \data_vld_i_1__3_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_74_in,
      I4 => wreq_handling_reg,
      O => \^next_wreq\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFF4F4F4FFF4F"
    )
        port map (
      I0 => \full_n_i_2__3_n_2\,
      I1 => \^rs2f_wreq_ack\,
      I2 => ap_rst_n,
      I3 => data_vld_reg_n_2,
      I4 => \^fifo_wreq_valid\,
      I5 => \^next_wreq\,
      O => full_n_i_1_n_2
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_2__3_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_data(32),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => sect_cnt_reg(19),
      O => fifo_wreq_valid_buf_reg(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => sect_cnt_reg(17),
      I5 => \end_addr_buf_reg[31]\(17),
      O => fifo_wreq_valid_buf_reg(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => sect_cnt_reg(14),
      I5 => \end_addr_buf_reg[31]\(14),
      O => fifo_wreq_valid_buf_reg(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => sect_cnt_reg(11),
      I5 => \end_addr_buf_reg[31]\(11),
      O => S(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => sect_cnt_reg(8),
      I5 => \end_addr_buf_reg[31]\(8),
      O => S(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => sect_cnt_reg(5),
      I5 => \end_addr_buf_reg[31]\(5),
      O => S(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => sect_cnt_reg(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => sect_cnt_reg(2),
      I5 => \end_addr_buf_reg[31]\(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => data_vld_reg_n_2,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \start_addr_reg[31]\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \start_addr_reg[31]\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \start_addr_reg[31]\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \start_addr_reg[31]\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \start_addr_reg[31]\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \start_addr_reg[31]\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \start_addr_reg[31]\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \start_addr_reg[31]\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \start_addr_reg[31]\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \start_addr_reg[31]\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \start_addr_reg[31]\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \start_addr_reg[31]\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \start_addr_reg[31]\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \start_addr_reg[31]\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \start_addr_reg[31]\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \start_addr_reg[31]\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \start_addr_reg[31]\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \start_addr_reg[31]\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \start_addr_reg[31]\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \start_addr_reg[31]\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \start_addr_reg[31]\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \start_addr_reg[31]\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \start_addr_reg[31]\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \start_addr_reg[31]\(30),
      R => ap_rst_n_inv
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \start_addr_reg[31]\(31),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => fifo_wreq_data(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \start_addr_reg[31]\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \start_addr_reg[31]\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \start_addr_reg[31]\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \start_addr_reg[31]\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \start_addr_reg[31]\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \start_addr_reg[31]\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \start_addr_reg[31]\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => \^fifo_wreq_valid\,
      I3 => p_74_in,
      O => \sect_cnt_reg_0__s_net_1\
    );
\sect_cnt[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3__0_n_2\
    );
\sect_cnt[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4__0_n_2\
    );
\sect_cnt[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5__0_n_2\
    );
\sect_cnt[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6__0_n_2\
    );
\sect_cnt[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_wreq\,
      O => \sect_cnt[0]_i_7__0_n_2\
    );
\sect_cnt[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2__0_n_2\
    );
\sect_cnt[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3__0_n_2\
    );
\sect_cnt[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4__0_n_2\
    );
\sect_cnt[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5__0_n_2\
    );
\sect_cnt[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2__0_n_2\
    );
\sect_cnt[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3__0_n_2\
    );
\sect_cnt[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4__0_n_2\
    );
\sect_cnt[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5__0_n_2\
    );
\sect_cnt[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2__0_n_2\
    );
\sect_cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3__0_n_2\
    );
\sect_cnt[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4__0_n_2\
    );
\sect_cnt[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5__0_n_2\
    );
\sect_cnt[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2__0_n_2\
    );
\sect_cnt[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3__0_n_2\
    );
\sect_cnt[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4__0_n_2\
    );
\sect_cnt[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5__0_n_2\
    );
\sect_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(2) => \sect_cnt_reg[0]_i_2__0_n_3\,
      CO(1) => \sect_cnt_reg[0]_i_2__0_n_4\,
      CO(0) => \sect_cnt_reg[0]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3__0_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4__0_n_2\,
      S(2) => \sect_cnt[0]_i_5__0_n_2\,
      S(1) => \sect_cnt[0]_i_6__0_n_2\,
      S(0) => \sect_cnt[0]_i_7__0_n_2\
    );
\sect_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(3) => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[12]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[12]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[12]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2__0_n_2\,
      S(2) => \sect_cnt[12]_i_3__0_n_2\,
      S(1) => \sect_cnt[12]_i_4__0_n_2\,
      S(0) => \sect_cnt[12]_i_5__0_n_2\
    );
\sect_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[16]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[16]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2__0_n_2\,
      S(2) => \sect_cnt[16]_i_3__0_n_2\,
      S(1) => \sect_cnt[16]_i_4__0_n_2\,
      S(0) => \sect_cnt[16]_i_5__0_n_2\
    );
\sect_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(3) => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[4]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[4]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[4]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2__0_n_2\,
      S(2) => \sect_cnt[4]_i_3__0_n_2\,
      S(1) => \sect_cnt[4]_i_4__0_n_2\,
      S(0) => \sect_cnt[4]_i_5__0_n_2\
    );
\sect_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(3) => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(2) => \sect_cnt_reg[8]_i_1__0_n_3\,
      CO(1) => \sect_cnt_reg[8]_i_1__0_n_4\,
      CO(0) => \sect_cnt_reg[8]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2__0_n_2\,
      S(2) => \sect_cnt[8]_i_3__0_n_2\,
      S(1) => \sect_cnt[8]_i_4__0_n_2\,
      S(0) => \sect_cnt[8]_i_5__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    m_axi_OUTPUT_r_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1\ : entity is "sobel_sw_new_OUTPUT_r_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__4_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__5_n_2\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__4_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair209";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair209";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44C444C444C4"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => next_loop,
      I5 => \^fifo_resp_ready\,
      O => \data_vld_i_1__4_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__5_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_2\,
      Q => need_wrsp,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \full_n_i_2__4_n_2\,
      I1 => next_loop,
      I2 => \^fifo_resp_ready\,
      I3 => ap_rst_n,
      I4 => p_10_in,
      O => full_n_i_1_n_2
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__4_n_2\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => need_wrsp,
      I2 => next_resp,
      O => p_10_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => full_n_reg_0,
      I3 => aw2b_bdata(0),
      I4 => aw2b_bdata(1),
      O => push
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => next_loop,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.last_sect_buf_reg\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_OUTPUT_r_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAA59555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => push_0,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_2,
      I2 => push_0,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_2\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15C0151500000000"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_2\,
      I1 => \^fifo_resp_ready\,
      I2 => next_loop,
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => data_vld_reg_n_2,
      O => \pout[3]_i_1__0_n_2\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_2\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_2\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => next_loop,
      I4 => \^fifo_resp_ready\,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[3]_i_2__0_n_2\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_7_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_14_reg_1074_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter3_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_0 : out STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp3_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    ap_reg_pp3_iter1_exitcond_reg_963 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2\ : entity is "sobel_sw_new_OUTPUT_r_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2\ is
  signal \^ap_enable_reg_pp3_iter3_reg\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__5_n_2\ : STD_LOGIC;
  signal \^m_axi_output_r_bready\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter3_i_2 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_17_reg_1079[3]_i_1\ : label is "soft_lutpair213";
begin
  ap_enable_reg_pp3_iter3_reg <= \^ap_enable_reg_pp3_iter3_reg\;
  m_axi_OUTPUT_r_BREADY <= \^m_axi_output_r_bready\;
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => ap_enable_reg_pp3_iter3_reg_1,
      I2 => Q(3),
      I3 => Q(2),
      I4 => ap_enable_reg_pp3_iter2_reg,
      O => D(0)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C444"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_1,
      I1 => Q(3),
      I2 => ap_enable_reg_pp3_iter2,
      I3 => empty_n_reg_n_2,
      O => D(1)
    );
\ap_CS_fsm[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => ap_enable_reg_pp3_iter3_reg_1,
      I2 => empty_n_reg_n_2,
      I3 => Q(1),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[26]\
    );
ap_enable_reg_pp3_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0C0C0C0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_1,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_rst_n,
      I3 => Q(4),
      I4 => Q(0),
      I5 => \^ap_enable_reg_pp3_iter3_reg\,
      O => ap_enable_reg_pp3_iter3_reg_0
    );
ap_enable_reg_pp3_iter3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter3_reg_1,
      I1 => empty_n_reg_n_2,
      I2 => Q(3),
      O => \^ap_enable_reg_pp3_iter3_reg\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => p_10_in,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__5_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_2\,
      Q => data_vld_reg_n_2,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => ap_enable_reg_pp3_iter3_reg_1,
      I2 => Q(3),
      I3 => empty_n_reg_n_2,
      O => \empty_n_i_1__4_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_2\,
      Q => empty_n_reg_n_2,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \full_n_i_2__5_n_2\,
      I1 => push,
      I2 => \^m_axi_output_r_bready\,
      I3 => ap_rst_n,
      I4 => p_10_in,
      O => full_n_i_1_n_2
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      I3 => data_vld_reg_n_2,
      O => \full_n_i_2__5_n_2\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => empty_n_reg_n_2,
      I2 => Q(3),
      I3 => ap_enable_reg_pp3_iter3_reg_1,
      O => p_10_in
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^m_axi_output_r_bready\,
      R => '0'
    );
\j_reg_1002[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \exitcond_reg_963_reg[0]\,
      I1 => ap_enable_reg_pp3_iter0,
      I2 => Q(3),
      I3 => empty_n_reg_n_2,
      I4 => ap_enable_reg_pp3_iter3_reg_1,
      O => \small_input_load_7_reg_1017_reg[0]\(0)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_2,
      I2 => push,
      I3 => \pout_reg_n_2_[1]\,
      I4 => \pout_reg_n_2_[2]\,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => p_10_in,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_2,
      I5 => p_10_in,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\reg_373[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A888A8A8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => Q(4),
      I2 => Q(3),
      I3 => empty_n_reg_n_2,
      I4 => ap_enable_reg_pp3_iter3_reg_1,
      I5 => \exitcond_reg_963_reg[0]\,
      O => E(0)
    );
\tmp_17_reg_1079[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => Q(3),
      I1 => empty_n_reg_n_2,
      I2 => ap_enable_reg_pp3_iter3_reg_1,
      I3 => ap_reg_pp3_iter1_exitcond_reg_963,
      O => \tmp_14_reg_1074_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ : out STD_LOGIC;
    \reg_369_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_cast4_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_reg_348_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_i_reg_1037_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg_0 : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_1002_reg[4]\ : in STD_LOGIC;
    \posx_assign_reg_348_reg[8]\ : in STD_LOGIC;
    \exitcond_reg_963_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter2_reg : in STD_LOGIC;
    \OUTPUT_addr_1_reg_1098_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_reg_1084 : in STD_LOGIC;
    \OUTPUT_addr_reg_1088_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rs2f_wreq_ack : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice is
  signal OUTPUT_r_AWREADY : STD_LOGIC;
  signal OUTPUT_r_AWVALID : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_2_n_2 : STD_LOGIC;
  signal \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_p2[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[31]_i_2_n_2\ : STD_LOGIC;
  signal \data_p2[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p2[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p2[9]_i_1__0_n_2\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[9]_i_3_n_2\ : STD_LOGIC;
  signal \^posx_assign_reg_348_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_t_i_1__1_n_2\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_p2[30]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data_p2[31]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \exitcond_reg_963[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \posx_assign_cast4_reg_967[9]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \posx_assign_reg_348[9]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \res_3_i_reg_1042[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair216";
begin
  \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ <= \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\;
  \posx_assign_reg_348_reg[0]\(0) <= \^posx_assign_reg_348_reg[0]\(0);
  s_ready_t_reg_0(0) <= \^s_ready_t_reg_0\(0);
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => OUTPUT_r_AWREADY,
      I3 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I4 => ap_enable_reg_pp3_iter2,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\,
      I1 => ap_enable_reg_pp3_iter0_reg_0,
      I2 => full_n_reg,
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => \posx_assign_reg_348_reg[8]\,
      I3 => \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\,
      I4 => ap_enable_reg_pp3_iter2_reg,
      O => D(2)
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E00000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => Q(0),
      I2 => ap_enable_reg_pp3_iter0_i_2_n_2,
      I3 => \j_reg_1002_reg[4]\,
      I4 => \^posx_assign_reg_348_reg[0]\(0),
      I5 => ap_rst_n,
      O => ap_enable_reg_pp3_iter0_reg
    );
ap_enable_reg_pp3_iter0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_1,
      I1 => OUTPUT_r_AWREADY,
      I2 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => \posx_assign_reg_348_reg[8]\,
      O => ap_enable_reg_pp3_iter0_i_2_n_2
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(0),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(0),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(0),
      O => \data_p1[0]_i_1__1_n_2\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(10),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(10),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(10),
      O => \data_p1[10]_i_1__0_n_2\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(11),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(11),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(11),
      O => \data_p1[11]_i_1__0_n_2\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(12),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(12),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(12),
      O => \data_p1[12]_i_1__0_n_2\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(13),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(13),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(13),
      O => \data_p1[13]_i_1__0_n_2\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(14),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(14),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(14),
      O => \data_p1[14]_i_1__0_n_2\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(15),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(15),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(15),
      O => \data_p1[15]_i_1__0_n_2\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(16),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(16),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(16),
      O => \data_p1[16]_i_1__0_n_2\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(17),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(17),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(17),
      O => \data_p1[17]_i_1__0_n_2\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(18),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(18),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(18),
      O => \data_p1[18]_i_1__0_n_2\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(19),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(19),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(19),
      O => \data_p1[19]_i_1__0_n_2\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(1),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(1),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(1),
      O => \data_p1[1]_i_1__1_n_2\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(20),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(20),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(20),
      O => \data_p1[20]_i_1__0_n_2\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(21),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(21),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(21),
      O => \data_p1[21]_i_1__0_n_2\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(22),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(22),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(22),
      O => \data_p1[22]_i_1__0_n_2\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(23),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(23),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(23),
      O => \data_p1[23]_i_1__0_n_2\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(24),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(24),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(24),
      O => \data_p1[24]_i_1__0_n_2\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(25),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(25),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(25),
      O => \data_p1[25]_i_1__0_n_2\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(26),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(26),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(26),
      O => \data_p1[26]_i_1__0_n_2\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(27),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(27),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(27),
      O => \data_p1[27]_i_1__0_n_2\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(28),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(28),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(28),
      O => \data_p1[28]_i_1__0_n_2\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(29),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(29),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(29),
      O => \data_p1[29]_i_1__0_n_2\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(2),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(2),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(2),
      O => \data_p1[2]_i_1__1_n_2\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(30),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(30),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(30),
      O => \data_p1[30]_i_1__0_n_2\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000808FF000000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I3 => rs2f_wreq_ack,
      I4 => \^s_ready_t_reg_0\(0),
      I5 => state(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(31),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(31),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(31),
      O => \data_p1[31]_i_2_n_2\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(3),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(3),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(3),
      O => \data_p1[3]_i_1__1_n_2\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(4),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(4),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(4),
      O => \data_p1[4]_i_1__1_n_2\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(5),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(5),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(5),
      O => \data_p1[5]_i_1__1_n_2\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(6),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(6),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(6),
      O => \data_p1[6]_i_1__1_n_2\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(7),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(7),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(7),
      O => \data_p1[7]_i_1__1_n_2\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(8),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(8),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(8),
      O => \data_p1[8]_i_1__0_n_2\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(9),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \OUTPUT_addr_1_reg_1098_reg[31]\(9),
      I4 => icmp_reg_1084,
      I5 => \OUTPUT_addr_reg_1088_reg[31]\(9),
      O => \data_p1[9]_i_1__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_2\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_2\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_2\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_2\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_2\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_2\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_2\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_2\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_2\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_2\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_2\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_2\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_2\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_2\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_2\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_2\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_2\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_2\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_2\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_2\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_2\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_2\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_2\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_2\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_2\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_2\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_2\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_2\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_2\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_2\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_2\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_2\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(0),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(0),
      O => \data_p2[0]_i_1__0_n_2\
    );
\data_p2[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(10),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(10),
      O => \data_p2[10]_i_1__0_n_2\
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(11),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(11),
      O => \data_p2[11]_i_1__0_n_2\
    );
\data_p2[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(12),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(12),
      O => \data_p2[12]_i_1__0_n_2\
    );
\data_p2[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(13),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(13),
      O => \data_p2[13]_i_1__0_n_2\
    );
\data_p2[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(14),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(14),
      O => \data_p2[14]_i_1__0_n_2\
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(15),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(15),
      O => \data_p2[15]_i_1__0_n_2\
    );
\data_p2[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(16),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(16),
      O => \data_p2[16]_i_1__0_n_2\
    );
\data_p2[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(17),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(17),
      O => \data_p2[17]_i_1__0_n_2\
    );
\data_p2[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(18),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(18),
      O => \data_p2[18]_i_1__0_n_2\
    );
\data_p2[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(19),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(19),
      O => \data_p2[19]_i_1__0_n_2\
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(1),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(1),
      O => \data_p2[1]_i_1__0_n_2\
    );
\data_p2[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(20),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(20),
      O => \data_p2[20]_i_1__0_n_2\
    );
\data_p2[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(21),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(21),
      O => \data_p2[21]_i_1__0_n_2\
    );
\data_p2[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(22),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(22),
      O => \data_p2[22]_i_1__0_n_2\
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(23),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(23),
      O => \data_p2[23]_i_1__0_n_2\
    );
\data_p2[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(24),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(24),
      O => \data_p2[24]_i_1__0_n_2\
    );
\data_p2[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(25),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(25),
      O => \data_p2[25]_i_1__0_n_2\
    );
\data_p2[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(26),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(26),
      O => \data_p2[26]_i_1__0_n_2\
    );
\data_p2[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(27),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(27),
      O => \data_p2[27]_i_1__0_n_2\
    );
\data_p2[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(28),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(28),
      O => \data_p2[28]_i_1__0_n_2\
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(29),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(29),
      O => \data_p2[29]_i_1__0_n_2\
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(2),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(2),
      O => \data_p2[2]_i_1__0_n_2\
    );
\data_p2[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(30),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(30),
      O => \data_p2[30]_i_1__0_n_2\
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I1 => ap_enable_reg_pp3_iter2,
      I2 => Q(1),
      I3 => OUTPUT_r_AWREADY,
      O => load_p2
    );
\data_p2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(31),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(31),
      O => \data_p2[31]_i_2_n_2\
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(3),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(3),
      O => \data_p2[3]_i_1__0_n_2\
    );
\data_p2[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(4),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(4),
      O => \data_p2[4]_i_1__0_n_2\
    );
\data_p2[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(5),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(5),
      O => \data_p2[5]_i_1__0_n_2\
    );
\data_p2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(6),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(6),
      O => \data_p2[6]_i_1__0_n_2\
    );
\data_p2[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(7),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(7),
      O => \data_p2[7]_i_1__1_n_2\
    );
\data_p2[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(8),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(8),
      O => \data_p2[8]_i_1__0_n_2\
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_addr_1_reg_1098_reg[31]\(9),
      I1 => icmp_reg_1084,
      I2 => \OUTPUT_addr_reg_1088_reg[31]\(9),
      O => \data_p2[9]_i_1__0_n_2\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1__0_n_2\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1__0_n_2\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1__0_n_2\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1__0_n_2\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1__0_n_2\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1__0_n_2\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1__0_n_2\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1__0_n_2\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1__0_n_2\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1__0_n_2\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1__0_n_2\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1__0_n_2\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1__0_n_2\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1__0_n_2\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1__0_n_2\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1__0_n_2\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1__0_n_2\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1__0_n_2\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1__0_n_2\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1__0_n_2\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1__0_n_2\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1__0_n_2\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1__0_n_2\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1__0_n_2\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[31]_i_2_n_2\,
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1__0_n_2\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1__0_n_2\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1__0_n_2\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1__0_n_2\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__1_n_2\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1__0_n_2\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1__0_n_2\,
      Q => data_p2(9),
      R => '0'
    );
\exitcond_reg_963[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I2 => OUTPUT_r_AWREADY,
      I3 => Q(1),
      O => \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\
    );
\posx_assign_cast4_reg_967[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0A0C0C000000000"
    )
        port map (
      I0 => \j_reg_1002_reg[4]\,
      I1 => \posx_assign_reg_348_reg[8]\,
      I2 => Q(1),
      I3 => \exitcond_reg_963_reg[0]_0\,
      I4 => ap_enable_reg_pp3_iter1_reg_0,
      I5 => \posx_assign_cast4_reg_967[9]_i_3_n_2\,
      O => \posx_assign_cast4_reg_967_reg[0]\(0)
    );
\posx_assign_cast4_reg_967[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => OUTPUT_r_AWREADY,
      I1 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I2 => ap_enable_reg_pp3_iter2,
      O => \posx_assign_cast4_reg_967[9]_i_3_n_2\
    );
\posx_assign_reg_348[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => OUTPUT_r_AWREADY,
      I1 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I2 => ap_enable_reg_pp3_iter2,
      I3 => Q(0),
      I4 => ap_enable_reg_pp3_iter1_reg,
      O => SR(0)
    );
\posx_assign_reg_348[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I2 => OUTPUT_r_AWREADY,
      I3 => Q(1),
      I4 => \exitcond_reg_963_reg[0]_0\,
      I5 => ap_enable_reg_pp3_iter1_reg_0,
      O => \^posx_assign_reg_348_reg[0]\(0)
    );
\reg_369[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5455"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => OUTPUT_r_AWREADY,
      I2 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => \exitcond_reg_963_reg[0]\(0),
      O => \reg_369_reg[0]\(0)
    );
\res_3_i_reg_1042[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => Q(1),
      I1 => OUTPUT_r_AWREADY,
      I2 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      I3 => ap_enable_reg_pp3_iter2,
      I4 => \exitcond_reg_963_reg[0]_0\,
      O => \res_i_reg_1037_reg[0]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FFFAAA"
    )
        port map (
      I0 => OUTPUT_r_AWREADY,
      I1 => OUTPUT_r_AWVALID,
      I2 => rs2f_wreq_ack,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => state(1),
      O => \s_ready_t_i_1__1_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_2\,
      Q => OUTPUT_r_AWREADY,
      R => ap_rst_n_inv
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFC000"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => OUTPUT_r_AWVALID,
      I2 => OUTPUT_r_AWREADY,
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\(0),
      O => \state[0]_i_1__2_n_2\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp3_iter2,
      I2 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      O => OUTPUT_r_AWVALID
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDDDFDFDFD"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_wreq_ack,
      I2 => state(1),
      I3 => Q(1),
      I4 => ap_enable_reg_pp3_iter2,
      I5 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      O => \state[1]_i_1__2_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_2\,
      Q => \^s_ready_t_reg_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_2\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0\ : entity is "sobel_sw_new_OUTPUT_r_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0\ is
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \state_reg_n_2_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair178";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\bus_wide_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1E0F0"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \^rdata_ack_t\,
      I4 => beat_valid,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28288828"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^rdata_ack_t\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FAA"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \state_reg_n_2_[0]\,
      I3 => state(1),
      O => \s_ready_t_i_1__2_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_2\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => state(1),
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \^rdata_ack_t\,
      I3 => \state_reg_n_2_[0]\,
      O => \state[0]_i_1__1_n_2\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => state(1),
      I2 => \state_reg_n_2_[0]\,
      O => \state[1]_i_1__1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_2\,
      Q => \state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_2\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl is
  port (
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    \req_en__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : in STD_LOGIC;
    AWLEN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.loop_cnt_reg[0]\ : STD_LOGIC;
  signal m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2 : STD_LOGIC;
  signal m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_6_n_2\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of m_axi_OUTPUT_r_AWVALID_INST_0_i_2 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of m_axi_OUTPUT_r_AWVALID_INST_0_i_3 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_6\ : label is "soft_lutpair257";
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.loop_cnt_reg[0]\ <= \^could_multi_bursts.loop_cnt_reg[0]\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => m_axi_OUTPUT_r_AWREADY,
      I1 => \^could_multi_bursts.loop_cnt_reg[0]\,
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(1),
      I5 => \^q\(0),
      O => AWREADY_Dummy
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(1),
      I3 => \^q\(0),
      O => \could_multi_bursts.loop_cnt_reg[0]_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(2),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(4),
      O => \^could_multi_bursts.loop_cnt_reg[0]\
    );
m_axi_OUTPUT_r_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(7),
      I3 => m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2,
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(3),
      O => \req_en__6\
    );
m_axi_OUTPUT_r_AWVALID_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(1),
      O => m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2
    );
m_axi_OUTPUT_r_AWVALID_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      O => m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => AWLEN(0),
      I3 => \throttl_cnt10_out__4\,
      O => \p_0_in__1\(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => AWLEN(1),
      I4 => \throttl_cnt10_out__4\,
      O => \p_0_in__1\(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(1),
      I2 => \^q\(0),
      I3 => throttl_cnt_reg(2),
      I4 => \throttl_cnt10_out__4\,
      I5 => AWLEN(2),
      O => \p_0_in__1\(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      I4 => \throttl_cnt10_out__4\,
      I5 => throttl_cnt_reg(4),
      O => \p_0_in__1\(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E01"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_2\,
      I1 => throttl_cnt_reg(4),
      I2 => \throttl_cnt10_out__4\,
      I3 => throttl_cnt_reg(5),
      O => \p_0_in__1\(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => \throttl_cnt[7]_i_5_n_2\,
      I2 => throttl_cnt_reg(5),
      I3 => \throttl_cnt10_out__4\,
      I4 => throttl_cnt_reg(6),
      O => \p_0_in__1\(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => \throttl_cnt[7]_i_5_n_2\,
      I2 => throttl_cnt_reg(4),
      I3 => throttl_cnt_reg(6),
      I4 => \throttl_cnt10_out__4\,
      I5 => throttl_cnt_reg(7),
      O => \p_0_in__1\(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      I2 => \throttl_cnt[7]_i_6_n_2\,
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(7),
      I5 => throttl_cnt_reg(3),
      O => \throttl_cnt_reg[7]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      O => \throttl_cnt[7]_i_5_n_2\
    );
\throttl_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(2),
      O => \throttl_cnt[7]_i_6_n_2\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => throttl_cnt_reg(1),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => throttl_cnt_reg(2),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => throttl_cnt_reg(3),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => throttl_cnt_reg(4),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => throttl_cnt_reg(5),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => throttl_cnt_reg(6),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => throttl_cnt_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \j_reg_1002_reg[9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    \reg_369_reg[0]\ : out STD_LOGIC;
    \j_reg_1002_reg[9]_0\ : out STD_LOGIC;
    \res_3_i_reg_1042_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_i_10_reg_1027_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    small_input_ce0 : in STD_LOGIC;
    small_input_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \k_reg_325_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    k_1_reg_933_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_reg_1002_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \posx_assign_reg_348_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    exitcond1_reg_929 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp2_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    \posx_assign_cast_reg_982_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \posx_assign_cast4_reg_967_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \small_input_load_7_reg_1017_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_369_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_373_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \j_reg_1002[6]_i_2_n_2\ : STD_LOGIC;
  signal \^j_reg_1002_reg[9]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^j_reg_1002_reg[9]_0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal ram_reg_i_100_n_2 : STD_LOGIC;
  signal ram_reg_i_101_n_2 : STD_LOGIC;
  signal ram_reg_i_102_n_2 : STD_LOGIC;
  signal ram_reg_i_103_n_2 : STD_LOGIC;
  signal ram_reg_i_104_n_2 : STD_LOGIC;
  signal ram_reg_i_106_n_2 : STD_LOGIC;
  signal ram_reg_i_107_n_2 : STD_LOGIC;
  signal ram_reg_i_108_n_2 : STD_LOGIC;
  signal ram_reg_i_109_n_2 : STD_LOGIC;
  signal ram_reg_i_10_n_2 : STD_LOGIC;
  signal ram_reg_i_110_n_2 : STD_LOGIC;
  signal ram_reg_i_111_n_2 : STD_LOGIC;
  signal ram_reg_i_111_n_3 : STD_LOGIC;
  signal ram_reg_i_111_n_4 : STD_LOGIC;
  signal ram_reg_i_111_n_5 : STD_LOGIC;
  signal ram_reg_i_111_n_6 : STD_LOGIC;
  signal ram_reg_i_111_n_7 : STD_LOGIC;
  signal ram_reg_i_111_n_8 : STD_LOGIC;
  signal ram_reg_i_111_n_9 : STD_LOGIC;
  signal ram_reg_i_112_n_2 : STD_LOGIC;
  signal ram_reg_i_113_n_2 : STD_LOGIC;
  signal ram_reg_i_114_n_2 : STD_LOGIC;
  signal ram_reg_i_115_n_2 : STD_LOGIC;
  signal ram_reg_i_116_n_2 : STD_LOGIC;
  signal ram_reg_i_117_n_2 : STD_LOGIC;
  signal ram_reg_i_118_n_2 : STD_LOGIC;
  signal ram_reg_i_119_n_2 : STD_LOGIC;
  signal ram_reg_i_11_n_2 : STD_LOGIC;
  signal ram_reg_i_120_n_2 : STD_LOGIC;
  signal ram_reg_i_121_n_2 : STD_LOGIC;
  signal ram_reg_i_122_n_2 : STD_LOGIC;
  signal ram_reg_i_123_n_2 : STD_LOGIC;
  signal ram_reg_i_124_n_2 : STD_LOGIC;
  signal ram_reg_i_125_n_2 : STD_LOGIC;
  signal ram_reg_i_126_n_2 : STD_LOGIC;
  signal ram_reg_i_127_n_2 : STD_LOGIC;
  signal ram_reg_i_128_n_2 : STD_LOGIC;
  signal ram_reg_i_129_n_2 : STD_LOGIC;
  signal ram_reg_i_129_n_3 : STD_LOGIC;
  signal ram_reg_i_129_n_4 : STD_LOGIC;
  signal ram_reg_i_129_n_5 : STD_LOGIC;
  signal ram_reg_i_129_n_6 : STD_LOGIC;
  signal ram_reg_i_129_n_7 : STD_LOGIC;
  signal ram_reg_i_129_n_8 : STD_LOGIC;
  signal ram_reg_i_129_n_9 : STD_LOGIC;
  signal ram_reg_i_12_n_2 : STD_LOGIC;
  signal ram_reg_i_130_n_2 : STD_LOGIC;
  signal ram_reg_i_131_n_2 : STD_LOGIC;
  signal ram_reg_i_132_n_2 : STD_LOGIC;
  signal ram_reg_i_133_n_2 : STD_LOGIC;
  signal ram_reg_i_134_n_2 : STD_LOGIC;
  signal ram_reg_i_135_n_2 : STD_LOGIC;
  signal ram_reg_i_136_n_2 : STD_LOGIC;
  signal ram_reg_i_137_n_2 : STD_LOGIC;
  signal ram_reg_i_138_n_2 : STD_LOGIC;
  signal ram_reg_i_13_n_2 : STD_LOGIC;
  signal ram_reg_i_140_n_2 : STD_LOGIC;
  signal ram_reg_i_141_n_2 : STD_LOGIC;
  signal ram_reg_i_142_n_2 : STD_LOGIC;
  signal ram_reg_i_143_n_2 : STD_LOGIC;
  signal ram_reg_i_144_n_2 : STD_LOGIC;
  signal ram_reg_i_145_n_2 : STD_LOGIC;
  signal ram_reg_i_146_n_2 : STD_LOGIC;
  signal ram_reg_i_147_n_2 : STD_LOGIC;
  signal ram_reg_i_148_n_2 : STD_LOGIC;
  signal ram_reg_i_149_n_2 : STD_LOGIC;
  signal ram_reg_i_14_n_2 : STD_LOGIC;
  signal ram_reg_i_150_n_2 : STD_LOGIC;
  signal ram_reg_i_151_n_2 : STD_LOGIC;
  signal ram_reg_i_152_n_2 : STD_LOGIC;
  signal ram_reg_i_154_n_2 : STD_LOGIC;
  signal ram_reg_i_155_n_2 : STD_LOGIC;
  signal ram_reg_i_156_n_2 : STD_LOGIC;
  signal ram_reg_i_157_n_2 : STD_LOGIC;
  signal ram_reg_i_158_n_2 : STD_LOGIC;
  signal ram_reg_i_159_n_2 : STD_LOGIC;
  signal ram_reg_i_15_n_2 : STD_LOGIC;
  signal ram_reg_i_160_n_2 : STD_LOGIC;
  signal ram_reg_i_161_n_2 : STD_LOGIC;
  signal ram_reg_i_162_n_2 : STD_LOGIC;
  signal ram_reg_i_163_n_2 : STD_LOGIC;
  signal ram_reg_i_164_n_2 : STD_LOGIC;
  signal ram_reg_i_165_n_2 : STD_LOGIC;
  signal ram_reg_i_166_n_2 : STD_LOGIC;
  signal ram_reg_i_167_n_2 : STD_LOGIC;
  signal ram_reg_i_16_n_2 : STD_LOGIC;
  signal ram_reg_i_17_n_2 : STD_LOGIC;
  signal ram_reg_i_18_n_2 : STD_LOGIC;
  signal ram_reg_i_19_n_2 : STD_LOGIC;
  signal ram_reg_i_20_n_2 : STD_LOGIC;
  signal ram_reg_i_21_n_2 : STD_LOGIC;
  signal ram_reg_i_22_n_2 : STD_LOGIC;
  signal ram_reg_i_23_n_2 : STD_LOGIC;
  signal ram_reg_i_24_n_2 : STD_LOGIC;
  signal ram_reg_i_25_n_2 : STD_LOGIC;
  signal ram_reg_i_26_n_2 : STD_LOGIC;
  signal ram_reg_i_3_n_2 : STD_LOGIC;
  signal ram_reg_i_40_n_2 : STD_LOGIC;
  signal ram_reg_i_41_n_4 : STD_LOGIC;
  signal ram_reg_i_41_n_5 : STD_LOGIC;
  signal ram_reg_i_42_n_2 : STD_LOGIC;
  signal ram_reg_i_43_n_4 : STD_LOGIC;
  signal ram_reg_i_43_n_9 : STD_LOGIC;
  signal ram_reg_i_44_n_2 : STD_LOGIC;
  signal ram_reg_i_45_n_2 : STD_LOGIC;
  signal ram_reg_i_46_n_2 : STD_LOGIC;
  signal ram_reg_i_47_n_2 : STD_LOGIC;
  signal ram_reg_i_48_n_2 : STD_LOGIC;
  signal ram_reg_i_49_n_2 : STD_LOGIC;
  signal ram_reg_i_4_n_2 : STD_LOGIC;
  signal ram_reg_i_50_n_2 : STD_LOGIC;
  signal ram_reg_i_51_n_2 : STD_LOGIC;
  signal ram_reg_i_52_n_2 : STD_LOGIC;
  signal ram_reg_i_53_n_2 : STD_LOGIC;
  signal ram_reg_i_54_n_2 : STD_LOGIC;
  signal ram_reg_i_55_n_2 : STD_LOGIC;
  signal ram_reg_i_56_n_2 : STD_LOGIC;
  signal ram_reg_i_57_n_2 : STD_LOGIC;
  signal ram_reg_i_58_n_2 : STD_LOGIC;
  signal ram_reg_i_59_n_2 : STD_LOGIC;
  signal ram_reg_i_5_n_2 : STD_LOGIC;
  signal ram_reg_i_60_n_2 : STD_LOGIC;
  signal ram_reg_i_61_n_2 : STD_LOGIC;
  signal ram_reg_i_62_n_2 : STD_LOGIC;
  signal ram_reg_i_63_n_2 : STD_LOGIC;
  signal ram_reg_i_64_n_2 : STD_LOGIC;
  signal ram_reg_i_65_n_2 : STD_LOGIC;
  signal ram_reg_i_66_n_2 : STD_LOGIC;
  signal ram_reg_i_67_n_2 : STD_LOGIC;
  signal ram_reg_i_68_n_2 : STD_LOGIC;
  signal ram_reg_i_69_n_2 : STD_LOGIC;
  signal ram_reg_i_6_n_2 : STD_LOGIC;
  signal ram_reg_i_70_n_2 : STD_LOGIC;
  signal ram_reg_i_71_n_2 : STD_LOGIC;
  signal ram_reg_i_72_n_2 : STD_LOGIC;
  signal ram_reg_i_73_n_2 : STD_LOGIC;
  signal ram_reg_i_74_n_2 : STD_LOGIC;
  signal ram_reg_i_75_n_2 : STD_LOGIC;
  signal ram_reg_i_76_n_2 : STD_LOGIC;
  signal ram_reg_i_77_n_2 : STD_LOGIC;
  signal ram_reg_i_78_n_2 : STD_LOGIC;
  signal ram_reg_i_79_n_2 : STD_LOGIC;
  signal ram_reg_i_7_n_2 : STD_LOGIC;
  signal ram_reg_i_80_n_2 : STD_LOGIC;
  signal ram_reg_i_81_n_2 : STD_LOGIC;
  signal ram_reg_i_82_n_2 : STD_LOGIC;
  signal ram_reg_i_83_n_2 : STD_LOGIC;
  signal ram_reg_i_84_n_2 : STD_LOGIC;
  signal ram_reg_i_85_n_2 : STD_LOGIC;
  signal ram_reg_i_86_n_2 : STD_LOGIC;
  signal ram_reg_i_87_n_2 : STD_LOGIC;
  signal ram_reg_i_88_n_2 : STD_LOGIC;
  signal ram_reg_i_89_n_2 : STD_LOGIC;
  signal ram_reg_i_8_n_2 : STD_LOGIC;
  signal ram_reg_i_90_n_2 : STD_LOGIC;
  signal ram_reg_i_91_n_2 : STD_LOGIC;
  signal ram_reg_i_92_n_2 : STD_LOGIC;
  signal ram_reg_i_93_n_2 : STD_LOGIC;
  signal ram_reg_i_94_n_2 : STD_LOGIC;
  signal ram_reg_i_95_n_2 : STD_LOGIC;
  signal ram_reg_i_96_n_2 : STD_LOGIC;
  signal ram_reg_i_97_n_2 : STD_LOGIC;
  signal ram_reg_i_98_n_2 : STD_LOGIC;
  signal ram_reg_i_99_n_2 : STD_LOGIC;
  signal ram_reg_i_9_n_2 : STD_LOGIC;
  signal \^reg_369_reg[0]\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_3_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_4_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_5_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_6_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_2_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_3_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_4_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_5_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_6_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_2_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_3_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_4_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_5_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_6_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_7_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_8_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_9_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal small_input_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_i_10_reg_1027[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_i_10_reg_1027_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_i_41_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_43_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_res_3_i_reg_1042_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_3_i_reg_1042_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_i_10_reg_1027_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_10_reg_1027_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j_reg_1002[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_reg_1002[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \j_reg_1002[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \j_reg_1002[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \j_reg_1002[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \j_reg_1002[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_reg_1002[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \posx_assign_reg_348[9]_i_3\ : label is "soft_lutpair22";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM of ram_reg_i_105 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of ram_reg_i_113 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of ram_reg_i_114 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ram_reg_i_117 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of ram_reg_i_118 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_reg_i_120 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_121 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_i_122 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_i_123 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_reg_i_124 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_i_125 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ram_reg_i_126 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_i_127 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ram_reg_i_131 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_i_132 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_reg_i_133 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_i_135 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of ram_reg_i_136 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ram_reg_i_137 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of ram_reg_i_139 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of ram_reg_i_140 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_reg_i_141 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ram_reg_i_142 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_reg_i_143 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_reg_i_146 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of ram_reg_i_147 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of ram_reg_i_148 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ram_reg_i_149 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ram_reg_i_150 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ram_reg_i_151 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of ram_reg_i_152 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ram_reg_i_153 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_reg_i_155 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_reg_i_160 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of ram_reg_i_165 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of ram_reg_i_37 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of ram_reg_i_40 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ram_reg_i_50 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_reg_i_70 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of ram_reg_i_72 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of ram_reg_i_75 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ram_reg_i_76 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_reg_i_79 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ram_reg_i_81 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ram_reg_i_82 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_reg_i_85 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ram_reg_i_88 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ram_reg_i_98 : label is "soft_lutpair3";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \j_reg_1002_reg[9]\(8 downto 0) <= \^j_reg_1002_reg[9]\(8 downto 0);
  \j_reg_1002_reg[9]_0\ <= \^j_reg_1002_reg[9]_0\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  \reg_369_reg[0]\ <= \^reg_369_reg[0]\;
\j_reg_1002[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(0),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      O => \^j_reg_1002_reg[9]\(0)
    );
\j_reg_1002[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(1),
      I1 => \posx_assign_reg_348_reg[9]\(0),
      I2 => \posx_assign_reg_348_reg[9]\(2),
      O => \^j_reg_1002_reg[9]\(1)
    );
\j_reg_1002[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(2),
      I1 => \posx_assign_reg_348_reg[9]\(0),
      I2 => \posx_assign_reg_348_reg[9]\(1),
      I3 => \posx_assign_reg_348_reg[9]\(3),
      O => \^j_reg_1002_reg[9]\(2)
    );
\j_reg_1002[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(3),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => \posx_assign_reg_348_reg[9]\(0),
      I3 => \posx_assign_reg_348_reg[9]\(2),
      I4 => \posx_assign_reg_348_reg[9]\(4),
      O => \^j_reg_1002_reg[9]\(3)
    );
\j_reg_1002[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(4),
      I1 => \posx_assign_reg_348_reg[9]\(2),
      I2 => \posx_assign_reg_348_reg[9]\(0),
      I3 => \posx_assign_reg_348_reg[9]\(1),
      I4 => \posx_assign_reg_348_reg[9]\(3),
      I5 => \posx_assign_reg_348_reg[9]\(5),
      O => \^j_reg_1002_reg[9]\(4)
    );
\j_reg_1002[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(5),
      I1 => \posx_assign_reg_348_reg[9]\(3),
      I2 => \j_reg_1002[6]_i_2_n_2\,
      I3 => \posx_assign_reg_348_reg[9]\(2),
      I4 => \posx_assign_reg_348_reg[9]\(4),
      I5 => \posx_assign_reg_348_reg[9]\(6),
      O => \^j_reg_1002_reg[9]\(5)
    );
\j_reg_1002[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(0),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      O => \j_reg_1002[6]_i_2_n_2\
    );
\j_reg_1002[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(6),
      I1 => \^j_reg_1002_reg[9]_0\,
      I2 => \posx_assign_reg_348_reg[9]\(7),
      O => \^j_reg_1002_reg[9]\(6)
    );
\j_reg_1002[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(7),
      I1 => \^j_reg_1002_reg[9]_0\,
      I2 => \posx_assign_reg_348_reg[9]\(6),
      I3 => \posx_assign_reg_348_reg[9]\(8),
      O => \^j_reg_1002_reg[9]\(7)
    );
\j_reg_1002[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(8),
      I1 => \posx_assign_reg_348_reg[9]\(6),
      I2 => \^j_reg_1002_reg[9]_0\,
      I3 => \posx_assign_reg_348_reg[9]\(7),
      I4 => \posx_assign_reg_348_reg[9]\(9),
      O => \^j_reg_1002_reg[9]\(8)
    );
\j_reg_1002[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(4),
      I1 => \posx_assign_reg_348_reg[9]\(2),
      I2 => \posx_assign_reg_348_reg[9]\(0),
      I3 => \posx_assign_reg_348_reg[9]\(1),
      I4 => \posx_assign_reg_348_reg[9]\(3),
      I5 => \posx_assign_reg_348_reg[9]\(5),
      O => \^j_reg_1002_reg[9]_0\
    );
\posx_assign_reg_348[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => \exitcond_reg_963_reg[0]\,
      I2 => \ap_CS_fsm_reg[25]\(1),
      O => \^reg_369_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ram_reg_i_3_n_2,
      ADDRARDADDR(13) => ram_reg_i_4_n_2,
      ADDRARDADDR(12) => ram_reg_i_5_n_2,
      ADDRARDADDR(11) => ram_reg_i_6_n_2,
      ADDRARDADDR(10) => ram_reg_i_7_n_2,
      ADDRARDADDR(9) => ram_reg_i_8_n_2,
      ADDRARDADDR(8) => ram_reg_i_9_n_2,
      ADDRARDADDR(7) => ram_reg_i_10_n_2,
      ADDRARDADDR(6) => ram_reg_i_11_n_2,
      ADDRARDADDR(5) => ram_reg_i_12_n_2,
      ADDRARDADDR(4) => ram_reg_i_13_n_2,
      ADDRARDADDR(3) => ram_reg_i_14_n_2,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ram_reg_i_15_n_2,
      ADDRBWRADDR(13) => ram_reg_i_16_n_2,
      ADDRBWRADDR(12) => ram_reg_i_17_n_2,
      ADDRBWRADDR(11) => ram_reg_i_18_n_2,
      ADDRBWRADDR(10) => ram_reg_i_19_n_2,
      ADDRBWRADDR(9) => ram_reg_i_20_n_2,
      ADDRBWRADDR(8) => ram_reg_i_21_n_2,
      ADDRBWRADDR(7) => ram_reg_i_22_n_2,
      ADDRBWRADDR(6) => ram_reg_i_23_n_2,
      ADDRBWRADDR(5) => ram_reg_i_24_n_2,
      ADDRBWRADDR(4) => ram_reg_i_25_n_2,
      ADDRBWRADDR(3) => ram_reg_i_26_n_2,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => small_input_d1(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => \^d\(7 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => small_input_ce0,
      ENBWREN => small_input_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_i_60_n_2,
      I1 => ram_reg_i_61_n_2,
      I2 => ram_reg_i_62_n_2,
      I3 => ram_reg_i_50_n_2,
      I4 => k_1_reg_933_reg(4),
      O => ram_reg_i_10_n_2
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFE2E2E2E2E2"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => ram_reg_i_150_n_2,
      I3 => \posx_assign_cast_reg_982_reg[9]\(1),
      I4 => \posx_assign_cast_reg_982_reg[9]\(0),
      I5 => ram_reg_i_81_n_2,
      O => ram_reg_i_100_n_2
    );
ram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080808080FF80"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(0),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => ram_reg_i_142_n_2,
      I3 => ram_reg_i_79_n_2,
      I4 => \j_reg_1002_reg[9]_1\(1),
      I5 => \j_reg_1002_reg[9]_1\(0),
      O => ram_reg_i_101_n_2
    );
ram_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008800880088"
    )
        port map (
      I0 => ram_reg_i_151_n_2,
      I1 => \ap_CS_fsm_reg[25]\(1),
      I2 => \^reg_369_reg[0]\,
      I3 => \j_reg_1002_reg[9]_1\(0),
      I4 => \posx_assign_reg_348_reg[9]\(0),
      I5 => ram_reg_i_152_n_2,
      O => ram_reg_i_102_n_2
    );
ram_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(0),
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => \ap_CS_fsm_reg[25]\(2),
      I3 => \ap_CS_fsm_reg[25]\(4),
      I4 => ap_enable_reg_pp3_iter0,
      I5 => \^ram_reg_2\,
      O => ram_reg_i_103_n_2
    );
ram_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_i_81_n_2,
      I1 => \posx_assign_cast_reg_982_reg[9]\(0),
      I2 => ram_reg_i_150_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(0),
      I4 => \k_reg_325_reg[11]\(0),
      I5 => ram_reg_i_154_n_2,
      O => ram_reg_i_104_n_2
    );
ram_reg_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => exitcond1_reg_929,
      I2 => \ap_CS_fsm_reg[25]\(0),
      O => ram_reg_1
    );
ram_reg_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \k_reg_325_reg[11]\(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => \ap_CS_fsm_reg[25]\(0),
      I4 => k_1_reg_933_reg(10),
      O => ram_reg_i_106_n_2
    );
ram_reg_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \k_reg_325_reg[11]\(11),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => \ap_CS_fsm_reg[25]\(0),
      I4 => k_1_reg_933_reg(11),
      O => ram_reg_i_107_n_2
    );
ram_reg_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => k_1_reg_933_reg(10),
      I1 => \ap_CS_fsm_reg[25]\(0),
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \k_reg_325_reg[11]\(10),
      O => ram_reg_i_108_n_2
    );
ram_reg_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \k_reg_325_reg[11]\(9),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => \ap_CS_fsm_reg[25]\(0),
      I4 => k_1_reg_933_reg(9),
      O => ram_reg_i_109_n_2
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => ram_reg_i_63_n_2,
      I1 => ram_reg_i_50_n_2,
      I2 => k_1_reg_933_reg(3),
      I3 => ram_reg_i_64_n_2,
      I4 => ram_reg_i_65_n_2,
      O => ram_reg_i_11_n_2
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080800000800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => ap_enable_reg_pp3_iter0,
      I2 => \ap_CS_fsm_reg[25]\(4),
      I3 => \posx_assign_reg_348_reg[9]\(0),
      I4 => \ap_CS_fsm_reg[25]\(3),
      I5 => ram_reg_i_155_n_2,
      O => ram_reg_i_110_n_2
    );
ram_reg_i_111: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_129_n_2,
      CO(3) => ram_reg_i_111_n_2,
      CO(2) => ram_reg_i_111_n_3,
      CO(1) => ram_reg_i_111_n_4,
      CO(0) => ram_reg_i_111_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_i_111_n_6,
      O(2) => ram_reg_i_111_n_7,
      O(1) => ram_reg_i_111_n_8,
      O(0) => ram_reg_i_111_n_9,
      S(3) => ram_reg_i_156_n_2,
      S(2) => ram_reg_i_157_n_2,
      S(1) => ram_reg_i_158_n_2,
      S(0) => ram_reg_i_159_n_2
    );
ram_reg_i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(9),
      O => ram_reg_i_112_n_2
    );
ram_reg_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_i_122_n_2,
      I1 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_113_n_2
    );
ram_reg_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(7),
      I1 => ram_reg_i_119_n_2,
      I2 => \posx_assign_reg_348_reg[9]\(8),
      O => ram_reg_i_114_n_2
    );
ram_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(3),
      I1 => \posx_assign_reg_348_reg[9]\(0),
      I2 => \^ram_reg_2\,
      I3 => \ap_CS_fsm_reg[25]\(2),
      I4 => ap_enable_reg_pp3_iter0,
      I5 => \ap_CS_fsm_reg[25]\(4),
      O => ram_reg_i_115_n_2
    );
ram_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(4),
      I1 => \j_reg_1002_reg[9]_1\(2),
      I2 => \j_reg_1002_reg[9]_1\(0),
      I3 => \j_reg_1002_reg[9]_1\(1),
      I4 => \j_reg_1002_reg[9]_1\(3),
      I5 => \j_reg_1002_reg[9]_1\(5),
      O => ram_reg_i_116_n_2
    );
ram_reg_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(9),
      I1 => ram_reg_i_122_n_2,
      I2 => \posx_assign_reg_348_reg[9]\(8),
      I3 => ram_reg_i_119_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(7),
      O => ram_reg_i_117_n_2
    );
ram_reg_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(7),
      I1 => ram_reg_i_116_n_2,
      I2 => \j_reg_1002_reg[9]_1\(6),
      I3 => \j_reg_1002_reg[9]_1\(8),
      I4 => ram_reg_i_79_n_2,
      O => ram_reg_i_118_n_2
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(5),
      I1 => \posx_assign_reg_348_reg[9]\(3),
      I2 => \posx_assign_reg_348_reg[9]\(1),
      I3 => \posx_assign_reg_348_reg[9]\(2),
      I4 => \posx_assign_reg_348_reg[9]\(4),
      I5 => \posx_assign_reg_348_reg[9]\(6),
      O => ram_reg_i_119_n_2
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => ram_reg_i_66_n_2,
      I1 => ram_reg_i_50_n_2,
      I2 => k_1_reg_933_reg(2),
      I3 => ram_reg_i_67_n_2,
      I4 => ram_reg_i_68_n_2,
      O => ram_reg_i_12_n_2
    );
ram_reg_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      O => ram_reg_i_120_n_2
    );
ram_reg_i_121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_i_119_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(7),
      O => ram_reg_i_121_n_2
    );
ram_reg_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \ap_CS_fsm_reg[25]\(2),
      I2 => ap_enable_reg_pp3_iter0,
      I3 => \ap_CS_fsm_reg[25]\(4),
      I4 => \posx_assign_reg_348_reg[9]\(0),
      O => ram_reg_i_122_n_2
    );
ram_reg_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(6),
      I1 => ram_reg_i_116_n_2,
      I2 => \j_reg_1002_reg[9]_1\(7),
      I3 => ram_reg_i_79_n_2,
      O => ram_reg_i_123_n_2
    );
ram_reg_i_124: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => ram_reg_i_116_n_2,
      I1 => \j_reg_1002_reg[9]_1\(6),
      I2 => ram_reg_i_79_n_2,
      O => ram_reg_i_124_n_2
    );
ram_reg_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(4),
      I1 => \posx_assign_reg_348_reg[9]\(2),
      I2 => \posx_assign_reg_348_reg[9]\(1),
      I3 => \posx_assign_reg_348_reg[9]\(3),
      I4 => \posx_assign_reg_348_reg[9]\(5),
      O => ram_reg_i_125_n_2
    );
ram_reg_i_126: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => ram_reg_i_160_n_2,
      I1 => \j_reg_1002_reg[9]_1\(5),
      I2 => ram_reg_i_79_n_2,
      O => ram_reg_i_126_n_2
    );
ram_reg_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(3),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => \posx_assign_reg_348_reg[9]\(2),
      I3 => \posx_assign_reg_348_reg[9]\(4),
      O => ram_reg_i_127_n_2
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(3),
      I1 => \j_reg_1002_reg[9]_1\(1),
      I2 => \j_reg_1002_reg[9]_1\(0),
      I3 => \j_reg_1002_reg[9]_1\(2),
      I4 => \j_reg_1002_reg[9]_1\(4),
      I5 => ram_reg_i_79_n_2,
      O => ram_reg_i_128_n_2
    );
ram_reg_i_129: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_129_n_2,
      CO(2) => ram_reg_i_129_n_3,
      CO(1) => ram_reg_i_129_n_4,
      CO(0) => ram_reg_i_129_n_5,
      CYINIT => \posx_assign_cast4_reg_967_reg[9]\(0),
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_i_129_n_6,
      O(2) => ram_reg_i_129_n_7,
      O(1) => ram_reg_i_129_n_8,
      O(0) => ram_reg_i_129_n_9,
      S(3) => ram_reg_i_161_n_2,
      S(2) => ram_reg_i_162_n_2,
      S(1) => ram_reg_i_163_n_2,
      S(0) => ram_reg_i_164_n_2
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAEAAA"
    )
        port map (
      I0 => ram_reg_i_69_n_2,
      I1 => k_1_reg_933_reg(1),
      I2 => ram_reg_i_70_n_2,
      I3 => ram_reg_i_71_n_2,
      I4 => ram_reg_i_72_n_2,
      I5 => ram_reg_i_73_n_2,
      O => ram_reg_i_13_n_2
    );
ram_reg_i_130: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(2),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => \posx_assign_reg_348_reg[9]\(3),
      O => ram_reg_i_130_n_2
    );
ram_reg_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(2),
      I1 => \j_reg_1002_reg[9]_1\(0),
      I2 => \j_reg_1002_reg[9]_1\(1),
      I3 => \j_reg_1002_reg[9]_1\(3),
      I4 => ram_reg_i_79_n_2,
      O => ram_reg_i_131_n_2
    );
ram_reg_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(1),
      I1 => \posx_assign_reg_348_reg[9]\(2),
      O => ram_reg_i_132_n_2
    );
ram_reg_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(1),
      I1 => \j_reg_1002_reg[9]_1\(0),
      I2 => \j_reg_1002_reg[9]_1\(2),
      I3 => ram_reg_i_79_n_2,
      O => ram_reg_i_133_n_2
    );
ram_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88888888888A888"
    )
        port map (
      I0 => ram_reg_i_165_n_2,
      I1 => ram_reg_i_166_n_2,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => ram_reg_i_136_n_2,
      I4 => \j_reg_1002_reg[9]_1\(0),
      I5 => \j_reg_1002_reg[9]_1\(1),
      O => ram_reg_i_134_n_2
    );
ram_reg_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(1),
      I1 => \ap_CS_fsm_reg[25]\(4),
      O => ram_reg_i_135_n_2
    );
ram_reg_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      O => ram_reg_i_136_n_2
    );
ram_reg_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(1),
      I1 => \j_reg_1002_reg[9]_1\(0),
      O => ram_reg_i_137_n_2
    );
ram_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFE0000EE0E0000"
    )
        port map (
      I0 => ram_reg_i_155_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(0),
      I2 => ap_enable_reg_pp3_iter1_reg,
      I3 => \exitcond_reg_963_reg[0]\,
      I4 => \ap_CS_fsm_reg[25]\(1),
      I5 => ram_reg_i_80_n_2,
      O => ram_reg_i_138_n_2
    );
ram_reg_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => \ap_CS_fsm_reg[25]\(3),
      O => \^ram_reg_3\
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => ram_reg_i_74_n_2,
      I1 => ram_reg_i_75_n_2,
      I2 => \k_reg_325_reg[11]\(0),
      I3 => ram_reg_i_76_n_2,
      I4 => k_1_reg_933_reg(0),
      I5 => ram_reg_i_50_n_2,
      O => ram_reg_i_14_n_2
    );
ram_reg_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(7),
      I1 => ram_reg_i_145_n_2,
      I2 => \posx_assign_cast_reg_982_reg[9]\(6),
      I3 => \posx_assign_cast_reg_982_reg[9]\(8),
      O => ram_reg_i_140_n_2
    );
ram_reg_i_141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(4),
      I1 => ram_reg_i_167_n_2,
      I2 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_141_n_2
    );
ram_reg_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(3),
      I1 => ap_enable_reg_pp3_iter0,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \exitcond_reg_963_reg[0]\,
      I4 => ap_enable_reg_pp3_iter1_reg,
      O => ram_reg_i_142_n_2
    );
ram_reg_i_143: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(6),
      I1 => ram_reg_i_145_n_2,
      I2 => \posx_assign_cast_reg_982_reg[9]\(7),
      O => ram_reg_i_143_n_2
    );
ram_reg_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_i_145_n_2,
      I1 => \posx_assign_cast_reg_982_reg[9]\(6),
      O => ram_reg_i_144_n_2
    );
ram_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(4),
      I1 => \posx_assign_cast_reg_982_reg[9]\(2),
      I2 => \posx_assign_cast_reg_982_reg[9]\(0),
      I3 => \posx_assign_cast_reg_982_reg[9]\(1),
      I4 => \posx_assign_cast_reg_982_reg[9]\(3),
      I5 => \posx_assign_cast_reg_982_reg[9]\(5),
      O => ram_reg_i_145_n_2
    );
ram_reg_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(3),
      I1 => \posx_assign_cast_reg_982_reg[9]\(1),
      I2 => \posx_assign_cast_reg_982_reg[9]\(0),
      I3 => \posx_assign_cast_reg_982_reg[9]\(2),
      I4 => \posx_assign_cast_reg_982_reg[9]\(4),
      O => ram_reg_i_146_n_2
    );
ram_reg_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(2),
      I1 => \posx_assign_cast_reg_982_reg[9]\(0),
      I2 => \posx_assign_cast_reg_982_reg[9]\(1),
      I3 => \posx_assign_cast_reg_982_reg[9]\(3),
      O => ram_reg_i_147_n_2
    );
ram_reg_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(1),
      I1 => \posx_assign_cast_reg_982_reg[9]\(0),
      I2 => \posx_assign_cast_reg_982_reg[9]\(2),
      O => ram_reg_i_148_n_2
    );
ram_reg_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(0),
      I1 => \posx_assign_cast_reg_982_reg[9]\(1),
      O => ram_reg_i_149_n_2
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg_i_77_n_2,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_15_n_2
    );
ram_reg_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => \ap_CS_fsm_reg[25]\(4),
      I3 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_150_n_2
    );
ram_reg_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => \ap_CS_fsm_reg[25]\(2),
      I3 => \ap_CS_fsm_reg[25]\(3),
      I4 => \posx_assign_reg_348_reg[9]\(0),
      O => ram_reg_i_151_n_2
    );
ram_reg_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_152_n_2
    );
ram_reg_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => \exitcond_reg_963_reg[0]\,
      I2 => \ap_CS_fsm_reg[25]\(1),
      O => \^ram_reg_2\
    );
ram_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \ap_CS_fsm_reg[25]\(3),
      I4 => \ap_CS_fsm_reg[25]\(2),
      I5 => ap_enable_reg_pp2_iter2_reg,
      O => ram_reg_i_154_n_2
    );
ram_reg_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(8),
      I1 => ram_reg_i_119_n_2,
      I2 => \posx_assign_reg_348_reg[9]\(7),
      I3 => \posx_assign_reg_348_reg[9]\(9),
      O => ram_reg_i_155_n_2
    );
ram_reg_i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(8),
      O => ram_reg_i_156_n_2
    );
ram_reg_i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(7),
      O => ram_reg_i_157_n_2
    );
ram_reg_i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(6),
      O => ram_reg_i_158_n_2
    );
ram_reg_i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(5),
      O => ram_reg_i_159_n_2
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEFFAEAE"
    )
        port map (
      I0 => ram_reg_i_78_n_2,
      I1 => ram_reg_i_79_n_2,
      I2 => ram_reg_i_80_n_2,
      I3 => \posx_assign_cast_reg_982_reg[9]\(9),
      I4 => ram_reg_i_81_n_2,
      I5 => ram_reg_i_82_n_2,
      O => ram_reg_i_16_n_2
    );
ram_reg_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(3),
      I1 => \j_reg_1002_reg[9]_1\(1),
      I2 => \j_reg_1002_reg[9]_1\(0),
      I3 => \j_reg_1002_reg[9]_1\(2),
      I4 => \j_reg_1002_reg[9]_1\(4),
      O => ram_reg_i_160_n_2
    );
ram_reg_i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(4),
      O => ram_reg_i_161_n_2
    );
ram_reg_i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(3),
      O => ram_reg_i_162_n_2
    );
ram_reg_i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(2),
      O => ram_reg_i_163_n_2
    );
ram_reg_i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(1),
      O => ram_reg_i_164_n_2
    );
ram_reg_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \posx_assign_reg_348_reg[9]\(0),
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_165_n_2
    );
ram_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404440404040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(4),
      I1 => ap_enable_reg_pp3_iter0,
      I2 => \ap_CS_fsm_reg[25]\(2),
      I3 => ap_enable_reg_pp3_iter1_reg,
      I4 => \exitcond_reg_963_reg[0]\,
      I5 => \ap_CS_fsm_reg[25]\(1),
      O => ram_reg_i_166_n_2
    );
ram_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => \ap_CS_fsm_reg[25]\(1),
      I2 => \posx_assign_reg_348_reg[9]\(0),
      I3 => ap_enable_reg_pp3_iter1_reg,
      I4 => \exitcond_reg_963_reg[0]\,
      I5 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_167_n_2
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_83_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(9),
      I2 => ram_reg_i_84_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(9),
      O => ram_reg_i_17_n_2
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_86_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(8),
      I2 => ram_reg_i_87_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(8),
      O => ram_reg_i_18_n_2
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_88_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(7),
      I2 => ram_reg_i_89_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(7),
      O => ram_reg_i_19_n_2
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_90_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(6),
      I2 => ram_reg_i_91_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(6),
      O => ram_reg_i_20_n_2
    );
ram_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_92_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(5),
      I2 => ram_reg_i_93_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(5),
      O => ram_reg_i_21_n_2
    );
ram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_94_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(4),
      I2 => ram_reg_i_95_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(4),
      O => ram_reg_i_22_n_2
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_96_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(3),
      I2 => ram_reg_i_97_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(3),
      O => ram_reg_i_23_n_2
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFAFAFEFAFAFA"
    )
        port map (
      I0 => ram_reg_i_98_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(2),
      I2 => ram_reg_i_99_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_85_n_2,
      I5 => \k_reg_325_reg[11]\(2),
      O => ram_reg_i_24_n_2
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEEEEEFEFEEEEE"
    )
        port map (
      I0 => ram_reg_i_100_n_2,
      I1 => ram_reg_i_101_n_2,
      I2 => \k_reg_325_reg[11]\(1),
      I3 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(1),
      I4 => ram_reg_i_85_n_2,
      I5 => ap_enable_reg_pp2_iter2_reg,
      O => ram_reg_i_25_n_2
    );
ram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => ram_reg_i_102_n_2,
      I1 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(0),
      I2 => ram_reg_i_85_n_2,
      I3 => ap_enable_reg_pp2_iter2_reg,
      I4 => ram_reg_i_103_n_2,
      I5 => ram_reg_i_104_n_2,
      O => ram_reg_i_26_n_2
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(7),
      O => small_input_d1(7)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(6),
      O => small_input_d1(6)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(5),
      O => small_input_d1(5)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FF888888"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(11),
      I3 => ram_reg_i_40_n_2,
      I4 => data4(11),
      I5 => \^ram_reg_0\,
      O => ram_reg_i_3_n_2
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(4),
      O => small_input_d1(4)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(3),
      O => small_input_d1(3)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(2),
      O => small_input_d1(2)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(1),
      O => small_input_d1(1)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \^d\(0),
      O => small_input_d1(0)
    );
ram_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm_reg[25]\(0),
      O => \^ram_reg_0\
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ram_reg_i_42_n_2,
      I1 => ram_reg_i_43_n_4,
      I2 => ap_enable_reg_pp3_iter0,
      I3 => \ap_CS_fsm_reg[25]\(4),
      O => ram_reg_i_4_n_2
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(1),
      I1 => \ap_CS_fsm_reg[25]\(2),
      I2 => \ap_CS_fsm_reg[25]\(3),
      I3 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_40_n_2
    );
ram_reg_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ram_reg_i_41_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_41_n_4,
      CO(0) => ram_reg_i_41_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ram_reg_i_106_n_2,
      DI(0) => '0',
      O(3) => NLW_ram_reg_i_41_O_UNCONNECTED(3),
      O(2 downto 0) => data4(11 downto 9),
      S(3) => '0',
      S(2) => ram_reg_i_107_n_2,
      S(1) => ram_reg_i_108_n_2,
      S(0) => ram_reg_i_109_n_2
    );
ram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEECEEECCCCCCCC"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(10),
      I1 => ram_reg_i_110_n_2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm_reg[25]\(0),
      I4 => data4(10),
      I5 => ram_reg_i_85_n_2,
      O => ram_reg_i_42_n_2
    );
ram_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_111_n_2,
      CO(3 downto 2) => NLW_ram_reg_i_43_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_43_n_4,
      CO(0) => NLW_ram_reg_i_43_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_i_43_O_UNCONNECTED(3 downto 1),
      O(0) => ram_reg_i_43_n_9,
      S(3 downto 1) => B"001",
      S(0) => ram_reg_i_112_n_2
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCE02CE02CE02"
    )
        port map (
      I0 => ram_reg_i_113_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(9),
      I2 => ram_reg_i_114_n_2,
      I3 => ram_reg_i_115_n_2,
      I4 => ram_reg_i_81_n_2,
      I5 => \^j_reg_1002_reg[9]\(8),
      O => ram_reg_i_44_n_2
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(8),
      I1 => \j_reg_1002_reg[9]_1\(6),
      I2 => ram_reg_i_116_n_2,
      I3 => \j_reg_1002_reg[9]_1\(7),
      I4 => \j_reg_1002_reg[9]_1\(9),
      I5 => ram_reg_i_79_n_2,
      O => ram_reg_i_45_n_2
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEECEEECCCCCCCC"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(9),
      I1 => ram_reg_i_117_n_2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm_reg[25]\(0),
      I4 => data4(9),
      I5 => ram_reg_i_85_n_2,
      O => ram_reg_i_46_n_2
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
        port map (
      I0 => ram_reg_i_118_n_2,
      I1 => ram_reg_i_113_n_2,
      I2 => ram_reg_i_119_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(7),
      I4 => \posx_assign_reg_348_reg[9]\(8),
      I5 => ram_reg_i_115_n_2,
      O => ram_reg_i_47_n_2
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(7),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_111_n_6,
      I4 => \k_reg_325_reg[11]\(8),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_48_n_2
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(8),
      I3 => ram_reg_i_121_n_2,
      I4 => ram_reg_i_122_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(8),
      O => ram_reg_i_49_n_2
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => ram_reg_i_44_n_2,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => ap_enable_reg_pp3_iter0,
      I3 => ram_reg_i_43_n_9,
      I4 => ram_reg_i_45_n_2,
      I5 => ram_reg_i_46_n_2,
      O => ram_reg_i_5_n_2
    );
ram_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => exitcond1_reg_929,
      I2 => \ap_CS_fsm_reg[25]\(0),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ram_reg_i_85_n_2,
      O => ram_reg_i_50_n_2
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAAAAAABA"
    )
        port map (
      I0 => ram_reg_i_123_n_2,
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => ram_reg_i_122_n_2,
      I3 => ram_reg_i_119_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(7),
      I5 => ram_reg_i_115_n_2,
      O => ram_reg_i_51_n_2
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(6),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_111_n_7,
      I4 => \k_reg_325_reg[11]\(7),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_52_n_2
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(7),
      I3 => ram_reg_i_119_n_2,
      I4 => ram_reg_i_122_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(7),
      O => ram_reg_i_53_n_2
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAABAAABA"
    )
        port map (
      I0 => ram_reg_i_124_n_2,
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => ram_reg_i_122_n_2,
      I3 => ram_reg_i_119_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(6),
      I5 => ram_reg_i_115_n_2,
      O => ram_reg_i_54_n_2
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(5),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_111_n_8,
      I4 => \k_reg_325_reg[11]\(6),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_55_n_2
    );
ram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(6),
      I3 => ram_reg_i_122_n_2,
      I4 => ram_reg_i_125_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(6),
      O => ram_reg_i_56_n_2
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAABAAABA"
    )
        port map (
      I0 => ram_reg_i_126_n_2,
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => ram_reg_i_122_n_2,
      I3 => ram_reg_i_125_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(5),
      I5 => ram_reg_i_115_n_2,
      O => ram_reg_i_57_n_2
    );
ram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(4),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_111_n_9,
      I4 => \k_reg_325_reg[11]\(5),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_58_n_2
    );
ram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(5),
      I3 => ram_reg_i_122_n_2,
      I4 => ram_reg_i_127_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(5),
      O => ram_reg_i_59_n_2
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_i_47_n_2,
      I1 => ram_reg_i_48_n_2,
      I2 => ram_reg_i_49_n_2,
      I3 => ram_reg_i_50_n_2,
      I4 => k_1_reg_933_reg(8),
      O => ram_reg_i_6_n_2
    );
ram_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAABAAABA"
    )
        port map (
      I0 => ram_reg_i_128_n_2,
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => ram_reg_i_122_n_2,
      I3 => ram_reg_i_127_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(4),
      I5 => ram_reg_i_115_n_2,
      O => ram_reg_i_60_n_2
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(3),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_129_n_6,
      I4 => \k_reg_325_reg[11]\(4),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_61_n_2
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(4),
      I3 => ram_reg_i_122_n_2,
      I4 => ram_reg_i_130_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(4),
      O => ram_reg_i_62_n_2
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAFEEEEAAAA"
    )
        port map (
      I0 => ram_reg_i_131_n_2,
      I1 => ram_reg_i_115_n_2,
      I2 => \posx_assign_reg_348_reg[9]\(2),
      I3 => \posx_assign_reg_348_reg[9]\(1),
      I4 => \posx_assign_reg_348_reg[9]\(3),
      I5 => ram_reg_i_113_n_2,
      O => ram_reg_i_63_n_2
    );
ram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(3),
      I3 => ram_reg_i_122_n_2,
      I4 => ram_reg_i_132_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(3),
      O => ram_reg_i_64_n_2
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(2),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_129_n_7,
      I4 => \k_reg_325_reg[11]\(3),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_65_n_2
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAAEEAFEEAA"
    )
        port map (
      I0 => ram_reg_i_133_n_2,
      I1 => ram_reg_i_115_n_2,
      I2 => \posx_assign_reg_348_reg[9]\(1),
      I3 => \posx_assign_reg_348_reg[9]\(2),
      I4 => ram_reg_i_122_n_2,
      I5 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_66_n_2
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ram_reg_i_85_n_2,
      I1 => \^ram_reg_0\,
      I2 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(2),
      I3 => ram_reg_i_122_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(1),
      I5 => \posx_assign_reg_348_reg[9]\(2),
      O => ram_reg_i_67_n_2
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^j_reg_1002_reg[9]\(1),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_120_n_2,
      I3 => ram_reg_i_129_n_8,
      I4 => \k_reg_325_reg[11]\(2),
      I5 => ram_reg_i_76_n_2,
      O => ram_reg_i_68_n_2
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => ram_reg_i_129_n_9,
      I1 => ram_reg_i_120_n_2,
      I2 => ram_reg_i_134_n_2,
      I3 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(1),
      I4 => \^ram_reg_0\,
      I5 => ram_reg_i_71_n_2,
      O => ram_reg_i_69_n_2
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_i_51_n_2,
      I1 => ram_reg_i_52_n_2,
      I2 => ram_reg_i_53_n_2,
      I3 => ram_reg_i_50_n_2,
      I4 => k_1_reg_933_reg(7),
      O => ram_reg_i_7_n_2
    );
ram_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm_reg[25]\(0),
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      O => ram_reg_i_70_n_2
    );
ram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35530000FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => \posx_assign_reg_348_reg[9]\(1),
      I3 => \posx_assign_reg_348_reg[9]\(0),
      I4 => ram_reg_i_135_n_2,
      I5 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_71_n_2
    );
ram_reg_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm_reg[25]\(0),
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \k_reg_325_reg[11]\(1),
      O => ram_reg_i_72_n_2
    );
ram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000B000A000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(3),
      I1 => \ap_CS_fsm_reg[25]\(2),
      I2 => ram_reg_i_136_n_2,
      I3 => \^j_reg_1002_reg[9]\(0),
      I4 => ram_reg_i_137_n_2,
      I5 => \^reg_369_reg[0]\,
      O => ram_reg_i_73_n_2
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => ram_reg_i_122_n_2,
      I1 => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(0),
      I2 => \^ram_reg_0\,
      I3 => ram_reg_i_85_n_2,
      I4 => \j_reg_1002_reg[9]_1\(0),
      I5 => ram_reg_i_79_n_2,
      O => ram_reg_i_74_n_2
    );
ram_reg_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53005000"
    )
        port map (
      I0 => \posx_assign_cast4_reg_967_reg[9]\(0),
      I1 => \posx_assign_reg_348_reg[9]\(0),
      I2 => \ap_CS_fsm_reg[25]\(4),
      I3 => ap_enable_reg_pp3_iter0,
      I4 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_75_n_2
    );
ram_reg_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm_reg[25]\(0),
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ram_reg_i_85_n_2,
      O => ram_reg_i_76_n_2
    );
ram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00FFFFAE00CCCC"
    )
        port map (
      I0 => ram_reg_i_138_n_2,
      I1 => ap_enable_reg_pp2_iter2_reg,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \^ram_reg_3\,
      I4 => ap_enable_reg_pp3_iter0,
      I5 => \k_reg_325_reg[11]\(11),
      O => ram_reg_i_77_n_2
    );
ram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => ram_reg_i_140_n_2,
      I1 => ram_reg_i_81_n_2,
      I2 => \k_reg_325_reg[11]\(10),
      I3 => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(10),
      I4 => ram_reg_i_85_n_2,
      I5 => ap_enable_reg_pp2_iter2_reg,
      O => ram_reg_i_78_n_2
    );
ram_reg_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => \ap_CS_fsm_reg[25]\(4),
      I2 => \ap_CS_fsm_reg[25]\(2),
      I3 => \ap_CS_fsm_reg[25]\(3),
      I4 => \^reg_369_reg[0]\,
      O => ram_reg_i_79_n_2
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_i_54_n_2,
      I1 => ram_reg_i_55_n_2,
      I2 => ram_reg_i_56_n_2,
      I3 => ram_reg_i_50_n_2,
      I4 => k_1_reg_933_reg(6),
      O => ram_reg_i_8_n_2
    );
ram_reg_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \j_reg_1002_reg[9]_1\(8),
      I1 => \j_reg_1002_reg[9]_1\(6),
      I2 => ram_reg_i_116_n_2,
      I3 => \j_reg_1002_reg[9]_1\(7),
      I4 => \j_reg_1002_reg[9]_1\(9),
      O => ram_reg_i_80_n_2
    );
ram_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(4),
      I1 => ap_enable_reg_pp3_iter0,
      I2 => \ap_CS_fsm_reg[25]\(3),
      O => ram_reg_i_81_n_2
    );
ram_reg_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(9),
      I2 => \posx_assign_reg_348_reg[9]\(7),
      I3 => ram_reg_i_119_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(8),
      O => ram_reg_i_82_n_2
    );
ram_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCE02"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(9),
      I2 => ram_reg_i_114_n_2,
      I3 => ram_reg_i_141_n_2,
      I4 => ram_reg_i_45_n_2,
      O => ram_reg_i_83_n_2
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(9),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_140_n_2,
      I3 => ram_reg_i_114_n_2,
      I4 => ram_reg_i_142_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(9),
      O => ram_reg_i_84_n_2
    );
ram_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(2),
      I1 => \ap_CS_fsm_reg[25]\(3),
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \ap_CS_fsm_reg[25]\(4),
      I4 => ap_enable_reg_pp3_iter0,
      O => ram_reg_i_85_n_2
    );
ram_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCE0002"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(8),
      I2 => ram_reg_i_119_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(7),
      I4 => ram_reg_i_141_n_2,
      I5 => ram_reg_i_118_n_2,
      O => ram_reg_i_86_n_2
    );
ram_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(8),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_143_n_2,
      I3 => ram_reg_i_121_n_2,
      I4 => ram_reg_i_142_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(8),
      O => ram_reg_i_87_n_2
    );
ram_reg_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCE02"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(7),
      I2 => ram_reg_i_119_n_2,
      I3 => ram_reg_i_141_n_2,
      I4 => ram_reg_i_123_n_2,
      O => ram_reg_i_88_n_2
    );
ram_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(7),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_144_n_2,
      I3 => ram_reg_i_119_n_2,
      I4 => ram_reg_i_142_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(7),
      O => ram_reg_i_89_n_2
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => ram_reg_i_57_n_2,
      I1 => ram_reg_i_58_n_2,
      I2 => ram_reg_i_59_n_2,
      I3 => ram_reg_i_50_n_2,
      I4 => k_1_reg_933_reg(5),
      O => ram_reg_i_9_n_2
    );
ram_reg_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => ram_reg_i_119_n_2,
      I2 => ram_reg_i_141_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(6),
      I4 => ram_reg_i_124_n_2,
      O => ram_reg_i_90_n_2
    );
ram_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(6),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_145_n_2,
      I3 => ram_reg_i_125_n_2,
      I4 => ram_reg_i_142_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(6),
      O => ram_reg_i_91_n_2
    );
ram_reg_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => ram_reg_i_125_n_2,
      I2 => ram_reg_i_141_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(5),
      I4 => ram_reg_i_126_n_2,
      O => ram_reg_i_92_n_2
    );
ram_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(5),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_146_n_2,
      I3 => ram_reg_i_142_n_2,
      I4 => ram_reg_i_127_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(5),
      O => ram_reg_i_93_n_2
    );
ram_reg_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => ram_reg_i_127_n_2,
      I2 => ram_reg_i_141_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(4),
      I4 => ram_reg_i_128_n_2,
      O => ram_reg_i_94_n_2
    );
ram_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(4),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_147_n_2,
      I3 => ram_reg_i_142_n_2,
      I4 => ram_reg_i_130_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(4),
      O => ram_reg_i_95_n_2
    );
ram_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF02FF00FF02"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => \posx_assign_reg_348_reg[9]\(2),
      I3 => ram_reg_i_131_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(3),
      I5 => ram_reg_i_141_n_2,
      O => ram_reg_i_96_n_2
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84848484848484"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(3),
      I1 => ram_reg_i_81_n_2,
      I2 => ram_reg_i_148_n_2,
      I3 => ram_reg_i_142_n_2,
      I4 => ram_reg_i_132_n_2,
      I5 => \posx_assign_reg_348_reg[9]\(3),
      O => ram_reg_i_97_n_2
    );
ram_reg_i_98: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F0F2"
    )
        port map (
      I0 => ram_reg_i_103_n_2,
      I1 => \posx_assign_reg_348_reg[9]\(1),
      I2 => ram_reg_i_133_n_2,
      I3 => \posx_assign_reg_348_reg[9]\(2),
      I4 => ram_reg_i_141_n_2,
      O => ram_reg_i_98_n_2
    );
ram_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \posx_assign_cast_reg_982_reg[9]\(2),
      I1 => ram_reg_i_149_n_2,
      I2 => ram_reg_i_81_n_2,
      I3 => ram_reg_i_142_n_2,
      I4 => \posx_assign_reg_348_reg[9]\(1),
      I5 => \posx_assign_reg_348_reg[9]\(2),
      O => ram_reg_i_99_n_2
    );
\res_3_i_reg_1042[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \small_input_load_7_reg_1017_reg[7]\(7),
      I1 => CO(0),
      I2 => \^dobdo\(7),
      O => \res_3_i_reg_1042[10]_i_3_n_2\
    );
\res_3_i_reg_1042[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CO(0),
      I1 => \^dobdo\(7),
      I2 => \small_input_load_7_reg_1017_reg[7]\(7),
      O => \res_3_i_reg_1042[10]_i_4_n_2\
    );
\res_3_i_reg_1042[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \small_input_load_7_reg_1017_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => CO(0),
      O => \res_3_i_reg_1042[10]_i_5_n_2\
    );
\res_3_i_reg_1042[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \small_input_load_7_reg_1017_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => CO(0),
      I3 => \small_input_load_7_reg_1017_reg[7]\(6),
      I4 => O(3),
      I5 => \^dobdo\(6),
      O => \res_3_i_reg_1042[10]_i_6_n_2\
    );
\res_3_i_reg_1042[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_369_reg[3]\(1),
      I2 => \small_input_load_7_reg_1017_reg[7]\(1),
      O => \res_3_i_reg_1042[3]_i_2_n_2\
    );
\res_3_i_reg_1042[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \reg_369_reg[3]\(0),
      I1 => \^dobdo\(0),
      O => \res_3_i_reg_1042[3]_i_3_n_2\
    );
\res_3_i_reg_1042[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \reg_369_reg[3]\(2),
      I2 => \small_input_load_7_reg_1017_reg[7]\(2),
      I3 => \res_3_i_reg_1042[3]_i_2_n_2\,
      O => \res_3_i_reg_1042[3]_i_4_n_2\
    );
\res_3_i_reg_1042[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_369_reg[3]\(1),
      I2 => \small_input_load_7_reg_1017_reg[7]\(1),
      I3 => \res_3_i_reg_1042[3]_i_3_n_2\,
      O => \res_3_i_reg_1042[3]_i_5_n_2\
    );
\res_3_i_reg_1042[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_369_reg[3]\(0),
      I1 => \^dobdo\(0),
      I2 => \small_input_load_7_reg_1017_reg[7]\(0),
      O => \res_3_i_reg_1042[3]_i_6_n_2\
    );
\res_3_i_reg_1042[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => O(2),
      I2 => \small_input_load_7_reg_1017_reg[7]\(5),
      O => \res_3_i_reg_1042[7]_i_2_n_2\
    );
\res_3_i_reg_1042[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => O(1),
      I2 => \small_input_load_7_reg_1017_reg[7]\(4),
      O => \res_3_i_reg_1042[7]_i_3_n_2\
    );
\res_3_i_reg_1042[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => O(0),
      I2 => \small_input_load_7_reg_1017_reg[7]\(3),
      O => \res_3_i_reg_1042[7]_i_4_n_2\
    );
\res_3_i_reg_1042[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \reg_369_reg[3]\(2),
      I2 => \small_input_load_7_reg_1017_reg[7]\(2),
      O => \res_3_i_reg_1042[7]_i_5_n_2\
    );
\res_3_i_reg_1042[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_3_i_reg_1042[7]_i_2_n_2\,
      I1 => \^dobdo\(6),
      I2 => O(3),
      I3 => \small_input_load_7_reg_1017_reg[7]\(6),
      O => \res_3_i_reg_1042[7]_i_6_n_2\
    );
\res_3_i_reg_1042[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => O(2),
      I2 => \small_input_load_7_reg_1017_reg[7]\(5),
      I3 => \res_3_i_reg_1042[7]_i_3_n_2\,
      O => \res_3_i_reg_1042[7]_i_7_n_2\
    );
\res_3_i_reg_1042[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => O(1),
      I2 => \small_input_load_7_reg_1017_reg[7]\(4),
      I3 => \res_3_i_reg_1042[7]_i_4_n_2\,
      O => \res_3_i_reg_1042[7]_i_8_n_2\
    );
\res_3_i_reg_1042[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => O(0),
      I2 => \small_input_load_7_reg_1017_reg[7]\(3),
      I3 => \res_3_i_reg_1042[7]_i_5_n_2\,
      O => \res_3_i_reg_1042[7]_i_9_n_2\
    );
\res_3_i_reg_1042_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_3_i_reg_1042_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_res_3_i_reg_1042_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \res_3_i_reg_1042_reg[10]_i_2_n_4\,
      CO(0) => \res_3_i_reg_1042_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \res_3_i_reg_1042[10]_i_3_n_2\,
      DI(0) => \res_3_i_reg_1042[10]_i_4_n_2\,
      O(3) => \NLW_res_3_i_reg_1042_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \res_3_i_reg_1042_reg[10]\(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \res_3_i_reg_1042[10]_i_5_n_2\,
      S(0) => \res_3_i_reg_1042[10]_i_6_n_2\
    );
\res_3_i_reg_1042_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_3_i_reg_1042_reg[3]_i_1_n_2\,
      CO(2) => \res_3_i_reg_1042_reg[3]_i_1_n_3\,
      CO(1) => \res_3_i_reg_1042_reg[3]_i_1_n_4\,
      CO(0) => \res_3_i_reg_1042_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_3_i_reg_1042[3]_i_2_n_2\,
      DI(2) => \res_3_i_reg_1042[3]_i_3_n_2\,
      DI(1) => \small_input_load_7_reg_1017_reg[7]\(0),
      DI(0) => '0',
      O(3 downto 0) => \res_3_i_reg_1042_reg[10]\(3 downto 0),
      S(3) => \res_3_i_reg_1042[3]_i_4_n_2\,
      S(2) => \res_3_i_reg_1042[3]_i_5_n_2\,
      S(1) => \res_3_i_reg_1042[3]_i_6_n_2\,
      S(0) => S(0)
    );
\res_3_i_reg_1042_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_3_i_reg_1042_reg[3]_i_1_n_2\,
      CO(3) => \res_3_i_reg_1042_reg[7]_i_1_n_2\,
      CO(2) => \res_3_i_reg_1042_reg[7]_i_1_n_3\,
      CO(1) => \res_3_i_reg_1042_reg[7]_i_1_n_4\,
      CO(0) => \res_3_i_reg_1042_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_3_i_reg_1042[7]_i_2_n_2\,
      DI(2) => \res_3_i_reg_1042[7]_i_3_n_2\,
      DI(1) => \res_3_i_reg_1042[7]_i_4_n_2\,
      DI(0) => \res_3_i_reg_1042[7]_i_5_n_2\,
      O(3 downto 0) => \res_3_i_reg_1042_reg[10]\(7 downto 4),
      S(3) => \res_3_i_reg_1042[7]_i_6_n_2\,
      S(2) => \res_3_i_reg_1042[7]_i_7_n_2\,
      S(1) => \res_3_i_reg_1042[7]_i_8_n_2\,
      S(0) => \res_3_i_reg_1042[7]_i_9_n_2\
    );
\tmp_i_10_reg_1027[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \reg_373_reg[7]\(3),
      O => \tmp_i_10_reg_1027[3]_i_2_n_2\
    );
\tmp_i_10_reg_1027[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \reg_373_reg[7]\(2),
      O => \tmp_i_10_reg_1027[3]_i_3_n_2\
    );
\tmp_i_10_reg_1027[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_373_reg[7]\(1),
      O => \tmp_i_10_reg_1027[3]_i_4_n_2\
    );
\tmp_i_10_reg_1027[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \reg_373_reg[7]\(0),
      O => \tmp_i_10_reg_1027[3]_i_5_n_2\
    );
\tmp_i_10_reg_1027[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_373_reg[7]\(7),
      O => \tmp_i_10_reg_1027[7]_i_2_n_2\
    );
\tmp_i_10_reg_1027[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \reg_373_reg[7]\(6),
      O => \tmp_i_10_reg_1027[7]_i_3_n_2\
    );
\tmp_i_10_reg_1027[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \reg_373_reg[7]\(5),
      O => \tmp_i_10_reg_1027[7]_i_4_n_2\
    );
\tmp_i_10_reg_1027[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \reg_373_reg[7]\(4),
      O => \tmp_i_10_reg_1027[7]_i_5_n_2\
    );
\tmp_i_10_reg_1027_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_i_10_reg_1027_reg[3]_i_1_n_2\,
      CO(2) => \tmp_i_10_reg_1027_reg[3]_i_1_n_3\,
      CO(1) => \tmp_i_10_reg_1027_reg[3]_i_1_n_4\,
      CO(0) => \tmp_i_10_reg_1027_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \^dobdo\(3 downto 0),
      O(3 downto 0) => \tmp_i_10_reg_1027_reg[8]\(3 downto 0),
      S(3) => \tmp_i_10_reg_1027[3]_i_2_n_2\,
      S(2) => \tmp_i_10_reg_1027[3]_i_3_n_2\,
      S(1) => \tmp_i_10_reg_1027[3]_i_4_n_2\,
      S(0) => \tmp_i_10_reg_1027[3]_i_5_n_2\
    );
\tmp_i_10_reg_1027_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_10_reg_1027_reg[3]_i_1_n_2\,
      CO(3) => \tmp_i_10_reg_1027_reg[7]_i_1_n_2\,
      CO(2) => \tmp_i_10_reg_1027_reg[7]_i_1_n_3\,
      CO(1) => \tmp_i_10_reg_1027_reg[7]_i_1_n_4\,
      CO(0) => \tmp_i_10_reg_1027_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^dobdo\(7 downto 4),
      O(3 downto 0) => \tmp_i_10_reg_1027_reg[8]\(7 downto 4),
      S(3) => \tmp_i_10_reg_1027[7]_i_2_n_2\,
      S(2) => \tmp_i_10_reg_1027[7]_i_3_n_2\,
      S(1) => \tmp_i_10_reg_1027[7]_i_4_n_2\,
      S(0) => \tmp_i_10_reg_1027[7]_i_5_n_2\
    );
\tmp_i_10_reg_1027_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_10_reg_1027_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_i_10_reg_1027_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_i_10_reg_1027_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_i_10_reg_1027_reg[8]\(8),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_valid : out STD_LOGIC;
    \reg_363_reg[0]\ : out STD_LOGIC;
    \indvar_reg_301_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_next_reg_9090 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_337_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp2_stage0_flag00011011 : out STD_LOGIC;
    \indvar1_reg_337_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_9_reg_958_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg : out STD_LOGIC;
    m_axi_INPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_363_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_INPUT_r_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \indvar_reg_301_reg[5]\ : in STD_LOGIC;
    \exitcond3_reg_949_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : in STD_LOGIC;
    \indvar_next_reg_909_reg[8]\ : in STD_LOGIC;
    \indvar_next_reg_909_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond6_reg_905 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg_0 : in STD_LOGIC;
    ap_reg_pp2_iter1_exitcond3_reg_949 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \indvar1_reg_337_reg[3]\ : in STD_LOGIC;
    \INPUT_addr_1_reg_943_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_read_reg_882_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_r_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal \align_len_reg_n_2_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_2 : STD_LOGIC;
  signal end_addr_carry_i_2_n_2 : STD_LOGIC;
  signal end_addr_carry_i_3_n_2 : STD_LOGIC;
  signal end_addr_carry_i_4_n_2 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 43 downto 42 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_2 : STD_LOGIC;
  signal first_sect_carry_i_2_n_2 : STD_LOGIC;
  signal first_sect_carry_i_3_n_2 : STD_LOGIC;
  signal first_sect_carry_i_4_n_2 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_split : STD_LOGIC;
  signal \^m_axi_input_r_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_input_r_arvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_22 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair153";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair140";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair172";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  SR(0) <= \^sr\(0);
  m_axi_INPUT_r_ARADDR(29 downto 0) <= \^m_axi_input_r_araddr\(29 downto 0);
  m_axi_INPUT_r_ARVALID <= \^m_axi_input_r_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_align_len0_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => align_len0_carry_n_5,
      CYINIT => fifo_rreq_data(42),
      DI(3 downto 1) => B"000",
      DI(0) => fifo_rreq_data(43),
      O(3 downto 2) => NLW_align_len0_carry_O_UNCONNECTED(3 downto 2),
      O(1) => align_len0(31),
      O(0) => align_len0(11),
      S(3 downto 1) => B"001",
      S(0) => fifo_rreq_n_7
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(10),
      Q => \align_len_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(11),
      Q => \align_len_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => '1',
      Q => \align_len_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[1]_i_2_n_2\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_4_n_2\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_5_n_2\
    );
\beat_len_buf[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[5]_i_2_n_2\
    );
\beat_len_buf[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[5]_i_3_n_2\
    );
\beat_len_buf[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[5]_i_4_n_2\
    );
\beat_len_buf[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[5]_i_5_n_2\
    );
\beat_len_buf[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[11]\,
      O => \beat_len_buf[9]_i_2_n_2\
    );
\beat_len_buf[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[10]\,
      O => \beat_len_buf[9]_i_3_n_2\
    );
\beat_len_buf[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[9]_i_4_n_2\
    );
\beat_len_buf[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[9]\,
      O => \beat_len_buf[9]_i_5_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[9]\,
      DI(0) => \align_len_reg_n_2_[9]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2_n_2\,
      S(2) => \beat_len_buf[1]_i_3_n_2\,
      S(1) => \beat_len_buf[1]_i_4_n_2\,
      S(0) => \beat_len_buf[1]_i_5_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2_n_2\,
      S(2) => \beat_len_buf[5]_i_3_n_2\,
      S(1) => \beat_len_buf[5]_i_4_n_2\,
      S(0) => \beat_len_buf[5]_i_5_n_2\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2_n_2\,
      S(2) => \beat_len_buf[9]_i_3_n_2\,
      S(1) => \beat_len_buf[9]_i_4_n_2\,
      S(0) => \beat_len_buf[9]_i_5_n_2\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0\
     port map (
      D(23) => buff_rdata_n_20,
      D(22) => buff_rdata_n_21,
      D(21) => buff_rdata_n_22,
      D(20) => buff_rdata_n_23,
      D(19) => buff_rdata_n_24,
      D(18) => buff_rdata_n_25,
      D(17) => buff_rdata_n_26,
      D(16) => buff_rdata_n_27,
      D(15) => buff_rdata_n_28,
      D(14) => buff_rdata_n_29,
      D(13) => buff_rdata_n_30,
      D(12) => buff_rdata_n_31,
      D(11) => buff_rdata_n_32,
      D(10) => buff_rdata_n_33,
      D(9) => buff_rdata_n_34,
      D(8) => buff_rdata_n_35,
      D(7) => buff_rdata_n_36,
      D(6) => buff_rdata_n_37,
      D(5) => buff_rdata_n_38,
      D(4) => buff_rdata_n_39,
      D(3) => buff_rdata_n_40,
      D(2) => buff_rdata_n_41,
      D(1) => buff_rdata_n_42,
      D(0) => buff_rdata_n_43,
      DI(0) => buff_rdata_n_45,
      E(0) => buff_rdata_n_18,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[0]\ => buff_rdata_n_19,
      \bus_wide_gen.data_buf_reg[0]_0\ => buff_rdata_n_44,
      \bus_wide_gen.data_buf_reg[31]\(23) => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      \bus_wide_gen.data_buf_reg[31]\(22) => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      \bus_wide_gen.data_buf_reg[31]\(21) => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      \bus_wide_gen.data_buf_reg[31]\(20) => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      \bus_wide_gen.data_buf_reg[31]\(19) => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      \bus_wide_gen.data_buf_reg[31]\(18) => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      \bus_wide_gen.data_buf_reg[31]\(17) => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      \bus_wide_gen.data_buf_reg[31]\(16) => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      \bus_wide_gen.data_buf_reg[31]\(15) => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      \bus_wide_gen.data_buf_reg[31]\(14) => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      \bus_wide_gen.data_buf_reg[31]\(13) => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      \bus_wide_gen.data_buf_reg[31]\(12) => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      \bus_wide_gen.data_buf_reg[31]\(11) => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      \bus_wide_gen.data_buf_reg[31]\(10) => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      \bus_wide_gen.data_buf_reg[31]\(9) => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      \bus_wide_gen.data_buf_reg[31]\(8) => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      \bus_wide_gen.data_buf_reg[31]\(7) => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      \bus_wide_gen.data_buf_reg[31]\(6) => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      \bus_wide_gen.data_buf_reg[31]\(5) => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      \bus_wide_gen.data_buf_reg[31]\(4) => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      \bus_wide_gen.data_buf_reg[31]\(3) => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      \bus_wide_gen.data_buf_reg[31]\(2) => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      \bus_wide_gen.data_buf_reg[31]\(1) => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      dout_valid_reg_0 => \bus_wide_gen.fifo_burst_n_40\,
      dout_valid_reg_1 => \bus_wide_gen.fifo_burst_n_41\,
      full_n_reg_0(8) => data_pack(34),
      full_n_reg_0(7) => buff_rdata_n_47,
      full_n_reg_0(6) => buff_rdata_n_48,
      full_n_reg_0(5) => buff_rdata_n_49,
      full_n_reg_0(4) => buff_rdata_n_50,
      full_n_reg_0(3) => buff_rdata_n_51,
      full_n_reg_0(2) => buff_rdata_n_52,
      full_n_reg_0(1) => buff_rdata_n_53,
      full_n_reg_0(0) => buff_rdata_n_54,
      last_split => last_split,
      m_axi_INPUT_r_RLAST(32 downto 0) => m_axi_INPUT_r_RLAST(32 downto 0),
      m_axi_INPUT_r_RREADY => m_axi_INPUT_r_RREADY,
      m_axi_INPUT_r_RRESP(1 downto 0) => m_axi_INPUT_r_RRESP(1 downto 0),
      m_axi_INPUT_r_RVALID => m_axi_INPUT_r_RVALID,
      \q_reg[11]\ => \bus_wide_gen.fifo_burst_n_3\,
      \q_reg[11]_0\(1 downto 0) => burst_pack(11 downto 10),
      \q_tmp_reg[0]_0\ => \^sr\(0),
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_8\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_9\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_7,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_8,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_9,
      \usedw_reg[7]_0\(2) => buff_rdata_n_15,
      \usedw_reg[7]_0\(1) => buff_rdata_n_16,
      \usedw_reg[7]_0\(0) => buff_rdata_n_17
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_2_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_2_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_2_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_2_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_2_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_2_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_2_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_18,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo
     port map (
      CO(0) => first_sect,
      D(7) => \bus_wide_gen.fifo_burst_n_32\,
      D(6) => \bus_wide_gen.fifo_burst_n_33\,
      D(5) => \bus_wide_gen.fifo_burst_n_34\,
      D(4) => \bus_wide_gen.fifo_burst_n_35\,
      D(3) => \bus_wide_gen.fifo_burst_n_36\,
      D(2) => \bus_wide_gen.fifo_burst_n_37\,
      D(1) => \bus_wide_gen.fifo_burst_n_38\,
      D(0) => \bus_wide_gen.fifo_burst_n_39\,
      E(0) => buff_rdata_n_18,
      O(0) => data1(1),
      Q(1 downto 0) => burst_pack(11 downto 10),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_3\,
      \bus_wide_gen.len_cnt_reg[2]\ => buff_rdata_n_19,
      \bus_wide_gen.len_cnt_reg[6]\ => buff_rdata_n_44,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_6\,
      \bus_wide_gen.len_cnt_reg[7]_0\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_40\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.fifo_burst_n_47\,
      \bus_wide_gen.rdata_valid_t_reg_1\ => rs_rdata_n_22,
      \bus_wide_gen.rdata_valid_t_reg_2\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_29\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_input_r_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_45\,
      \could_multi_bursts.loop_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_7\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_26\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \dout_buf_reg[31]\(7) => buff_rdata_n_47,
      \dout_buf_reg[31]\(6) => buff_rdata_n_48,
      \dout_buf_reg[31]\(5) => buff_rdata_n_49,
      \dout_buf_reg[31]\(4) => buff_rdata_n_50,
      \dout_buf_reg[31]\(3) => buff_rdata_n_51,
      \dout_buf_reg[31]\(2) => buff_rdata_n_52,
      \dout_buf_reg[31]\(1) => buff_rdata_n_53,
      \dout_buf_reg[31]\(0) => buff_rdata_n_54,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_2_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_2_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_2_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_2_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_2_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_2_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_2_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_2_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_2_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_2_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_2_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_2_[0]\,
      \end_addr_buf_reg[31]\(0) => last_sect,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => \bus_wide_gen.fifo_burst_n_48\,
      fifo_rreq_valid_buf_reg_0 => fifo_rreq_valid_buf_reg_n_2,
      full_n_reg_0 => \bus_wide_gen.fifo_burst_n_41\,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => \bus_wide_gen.fifo_burst_n_43\,
      last_split => last_split,
      m_axi_INPUT_r_ARREADY => m_axi_INPUT_r_ARREADY,
      next_loop => next_loop,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_46\,
      rreq_handling_reg_0 => rreq_handling_reg_n_2,
      \sect_addr_buf_reg[1]\(0) => \bus_wide_gen.fifo_burst_n_9\,
      \sect_addr_buf_reg[1]_0\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \sect_addr_buf_reg[1]_0\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \sect_addr_buf_reg[31]\(0) => p_15_in,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_31\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_8\,
      \sect_end_buf_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_30\,
      \sect_end_buf_reg[1]_1\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_11\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_12\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_13\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_10\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_14\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_15\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_16\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_17\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_18\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_19\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_20\,
      \sect_len_buf_reg[9]_0\(9) => \sect_len_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]_0\(8) => \sect_len_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]_0\(7) => \sect_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]_0\(6) => \sect_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]_0\(5) => \sect_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]_0\(4) => \sect_len_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[9]_0\(3) => \sect_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[9]_0\(2) => \sect_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[9]_0\(1) => \sect_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[9]_0\(0) => \sect_len_buf_reg_n_2_[0]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_2_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_2_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_2_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_2_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_2_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_2_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_2_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_2_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_2_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_2_[2]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_2\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_2\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_7_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_3,
      Q => \^m_axi_input_r_arvalid\,
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[10]\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[11]\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[12]\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[13]\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[14]\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[15]\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[16]\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[17]\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[18]\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[19]\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[20]\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[21]\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[22]\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[23]\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[24]\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[25]\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[26]\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[27]\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[28]\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[29]\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[2]\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[30]\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[31]\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_7_n_2\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[3]\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[4]\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(2),
      I1 => \^arlen\(0),
      I2 => \^arlen\(1),
      I3 => \^arlen\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[5]\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[6]\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[7]\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[8]\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_input_r_araddr\(3),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_45\,
      I2 => \sect_addr_buf_reg_n_2_[9]\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(10),
      Q => \^m_axi_input_r_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(11),
      Q => \^m_axi_input_r_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(12),
      Q => \^m_axi_input_r_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_input_r_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(13),
      Q => \^m_axi_input_r_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(14),
      Q => \^m_axi_input_r_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(15),
      Q => \^m_axi_input_r_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(16),
      Q => \^m_axi_input_r_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(17),
      Q => \^m_axi_input_r_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(18),
      Q => \^m_axi_input_r_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(19),
      Q => \^m_axi_input_r_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(20),
      Q => \^m_axi_input_r_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(21),
      Q => \^m_axi_input_r_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(22),
      Q => \^m_axi_input_r_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(23),
      Q => \^m_axi_input_r_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(24),
      Q => \^m_axi_input_r_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(25),
      Q => \^m_axi_input_r_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(26),
      Q => \^m_axi_input_r_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(27),
      Q => \^m_axi_input_r_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(28),
      Q => \^m_axi_input_r_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(29),
      Q => \^m_axi_input_r_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(2),
      Q => \^m_axi_input_r_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(30),
      Q => \^m_axi_input_r_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(31),
      Q => \^m_axi_input_r_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_5_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_6_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_7_n_2\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(3),
      Q => \^m_axi_input_r_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(4),
      Q => \^m_axi_input_r_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_input_r_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(5),
      Q => \^m_axi_input_r_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(6),
      Q => \^m_axi_input_r_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(7),
      Q => \^m_axi_input_r_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(8),
      Q => \^m_axi_input_r_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_input_r_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(9),
      Q => \^m_axi_input_r_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_2,
      S(2) => end_addr_carry_i_2_n_2,
      S(1) => end_addr_carry_i_3_n_2,
      S(0) => end_addr_carry_i_4_n_2
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_2\,
      S(2) => \end_addr_carry__0_i_2_n_2\,
      S(1) => \end_addr_carry__0_i_3_n_2\,
      S(0) => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_1_n_2\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_2_n_2\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_3_n_2\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_2\,
      S(2) => \end_addr_carry__1_i_2_n_2\,
      S(1) => \end_addr_carry__1_i_3_n_2\,
      S(0) => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_1_n_2\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[10]\,
      O => \end_addr_carry__1_i_2_n_2\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__1_i_3_n_2\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(3 downto 0),
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_2\,
      S(2) => \end_addr_carry__2_i_2_n_2\,
      S(1) => \end_addr_carry__2_i_3_n_2\,
      S(0) => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(3),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1_n_2\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(2),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2_n_2\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(1),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3_n_2\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(0),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(7 downto 4),
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_2\,
      S(2) => \end_addr_carry__3_i_2_n_2\,
      S(1) => \end_addr_carry__3_i_3_n_2\,
      S(0) => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(7),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1_n_2\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(6),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2_n_2\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(5),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3_n_2\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(4),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(11 downto 8),
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_2\,
      S(2) => \end_addr_carry__4_i_2_n_2\,
      S(1) => \end_addr_carry__4_i_3_n_2\,
      S(0) => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(11),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1_n_2\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(10),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2_n_2\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(9),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3_n_2\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(8),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(15 downto 12),
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_2\,
      S(2) => \end_addr_carry__5_i_2_n_2\,
      S(1) => \end_addr_carry__5_i_3_n_2\,
      S(0) => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(15),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1_n_2\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(14),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2_n_2\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(13),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3_n_2\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(12),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data(18 downto 16),
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_2\,
      S(2) => \end_addr_carry__6_i_2_n_2\,
      S(1) => \end_addr_carry__6_i_3_n_2\,
      S(0) => \end_addr_carry__6_i_4_n_2\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(19),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1_n_2\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(18),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2_n_2\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(17),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_3_n_2\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(16),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_4_n_2\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => end_addr_carry_i_1_n_2
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => end_addr_carry_i_2_n_2
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => end_addr_carry_i_3_n_2
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => end_addr_carry_i_4_n_2
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_3,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_input_r_arvalid\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_2\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_INPUT_r_ARREADY => m_axi_INPUT_r_ARREADY,
      next_loop => next_loop
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0\
     port map (
      D(0) => align_len0(10),
      E(0) => align_len,
      O(3) => fifo_rreq_n_50,
      O(2) => fifo_rreq_n_51,
      O(1) => fifo_rreq_n_52,
      O(0) => fifo_rreq_n_53,
      Q(19 downto 0) => data(19 downto 0),
      S(0) => fifo_rreq_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_8\,
      \data_p1_reg[43]\(32) => rs2f_rreq_data(43),
      \data_p1_reg[43]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(0) => last_sect,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_2,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg(33 downto 32) => fifo_rreq_data(43 downto 42),
      invalid_len_event_reg(31) => fifo_rreq_n_10,
      invalid_len_event_reg(30) => fifo_rreq_n_11,
      invalid_len_event_reg(29) => fifo_rreq_n_12,
      invalid_len_event_reg(28) => fifo_rreq_n_13,
      invalid_len_event_reg(27) => fifo_rreq_n_14,
      invalid_len_event_reg(26) => fifo_rreq_n_15,
      invalid_len_event_reg(25) => fifo_rreq_n_16,
      invalid_len_event_reg(24) => fifo_rreq_n_17,
      invalid_len_event_reg(23) => fifo_rreq_n_18,
      invalid_len_event_reg(22) => fifo_rreq_n_19,
      invalid_len_event_reg(21) => fifo_rreq_n_20,
      invalid_len_event_reg(20) => fifo_rreq_n_21,
      invalid_len_event_reg(19) => fifo_rreq_n_22,
      invalid_len_event_reg(18) => fifo_rreq_n_23,
      invalid_len_event_reg(17) => fifo_rreq_n_24,
      invalid_len_event_reg(16) => fifo_rreq_n_25,
      invalid_len_event_reg(15) => fifo_rreq_n_26,
      invalid_len_event_reg(14) => fifo_rreq_n_27,
      invalid_len_event_reg(13) => fifo_rreq_n_28,
      invalid_len_event_reg(12) => fifo_rreq_n_29,
      invalid_len_event_reg(11) => fifo_rreq_n_30,
      invalid_len_event_reg(10) => fifo_rreq_n_31,
      invalid_len_event_reg(9) => fifo_rreq_n_32,
      invalid_len_event_reg(8) => fifo_rreq_n_33,
      invalid_len_event_reg(7) => fifo_rreq_n_34,
      invalid_len_event_reg(6) => fifo_rreq_n_35,
      invalid_len_event_reg(5) => fifo_rreq_n_36,
      invalid_len_event_reg(4) => fifo_rreq_n_37,
      invalid_len_event_reg(3) => fifo_rreq_n_38,
      invalid_len_event_reg(2) => fifo_rreq_n_39,
      invalid_len_event_reg(1) => fifo_rreq_n_40,
      invalid_len_event_reg(0) => fifo_rreq_n_41,
      invalid_len_event_reg_0 => fifo_rreq_n_70,
      next_rreq => next_rreq,
      push => push,
      rreq_handling_reg => rreq_handling_reg_n_2,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_43\,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rreq_n_58,
      \sect_cnt_reg[11]\(2) => fifo_rreq_n_59,
      \sect_cnt_reg[11]\(1) => fifo_rreq_n_60,
      \sect_cnt_reg[11]\(0) => fifo_rreq_n_61,
      \sect_cnt_reg[15]\(3) => fifo_rreq_n_62,
      \sect_cnt_reg[15]\(2) => fifo_rreq_n_63,
      \sect_cnt_reg[15]\(1) => fifo_rreq_n_64,
      \sect_cnt_reg[15]\(0) => fifo_rreq_n_65,
      \sect_cnt_reg[19]_0\(3) => fifo_rreq_n_66,
      \sect_cnt_reg[19]_0\(2) => fifo_rreq_n_67,
      \sect_cnt_reg[19]_0\(1) => fifo_rreq_n_68,
      \sect_cnt_reg[19]_0\(0) => fifo_rreq_n_69,
      \sect_cnt_reg[7]\(3) => fifo_rreq_n_54,
      \sect_cnt_reg[7]\(2) => fifo_rreq_n_55,
      \sect_cnt_reg[7]\(1) => fifo_rreq_n_56,
      \sect_cnt_reg[7]\(0) => fifo_rreq_n_57,
      \sect_cnt_reg_19__s_port_]\ => fifo_rreq_n_4,
      \start_addr_buf_reg[31]\(3) => fifo_rreq_n_43,
      \start_addr_buf_reg[31]\(2) => fifo_rreq_n_44,
      \start_addr_buf_reg[31]\(1) => fifo_rreq_n_45,
      \start_addr_buf_reg[31]\(0) => fifo_rreq_n_46,
      \start_addr_buf_reg[31]_0\(2) => fifo_rreq_n_47,
      \start_addr_buf_reg[31]_0\(1) => fifo_rreq_n_48,
      \start_addr_buf_reg[31]_0\(0) => fifo_rreq_n_49,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_2,
      S(2) => first_sect_carry_i_2_n_2,
      S(1) => first_sect_carry_i_3_n_2,
      S(0) => first_sect_carry_i_4_n_2
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_2\,
      S(1) => \first_sect_carry__0_i_2_n_2\,
      S(0) => \first_sect_carry__0_i_3_n_2\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => sect_cnt_reg(19),
      I2 => p_0_in_0(18),
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1_n_2\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(16),
      I3 => p_0_in_0(16),
      I4 => sect_cnt_reg(15),
      I5 => p_0_in_0(15),
      O => \first_sect_carry__0_i_2_n_2\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => p_0_in_0(12),
      I4 => sect_cnt_reg(13),
      I5 => p_0_in_0(13),
      O => \first_sect_carry__0_i_3_n_2\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => p_0_in_0(11),
      I2 => sect_cnt_reg(9),
      I3 => p_0_in_0(9),
      I4 => p_0_in_0(10),
      I5 => sect_cnt_reg(10),
      O => first_sect_carry_i_1_n_2
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => p_0_in_0(8),
      I2 => sect_cnt_reg(6),
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => sect_cnt_reg(7),
      O => first_sect_carry_i_2_n_2
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      I3 => p_0_in_0(3),
      I4 => sect_cnt_reg(4),
      I5 => p_0_in_0(4),
      O => first_sect_carry_i_3_n_2
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => sect_cnt_reg(1),
      I2 => sect_cnt_reg(2),
      I3 => p_0_in_0(2),
      I4 => sect_cnt_reg(0),
      I5 => p_0_in_0(0),
      O => first_sect_carry_i_4_n_2
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_70,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_43,
      S(2) => fifo_rreq_n_44,
      S(1) => fifo_rreq_n_45,
      S(0) => fifo_rreq_n_46
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_47,
      S(1) => fifo_rreq_n_48,
      S(0) => fifo_rreq_n_49
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_45,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_rdata_n_5,
      S(2) => buff_rdata_n_6,
      S(1) => buff_rdata_n_7,
      S(0) => buff_rdata_n_8
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_rdata_n_15,
      S(1) => buff_rdata_n_16,
      S(0) => buff_rdata_n_17
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => rreq_handling_reg_n_2,
      R => \^sr\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => rdata_valid,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[20]\(3 downto 2) => Q(7 downto 6),
      \ap_CS_fsm_reg[20]\(1 downto 0) => Q(3 downto 2),
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_enable_reg_pp2_iter1_reg_0 => ap_enable_reg_pp2_iter1_reg_0,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg,
      ap_enable_reg_pp2_iter2_reg_0 => ap_enable_reg_pp2_iter2_reg_0,
      ap_reg_pp0_iter1_exitcond6_reg_905 => ap_reg_pp0_iter1_exitcond6_reg_905,
      \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0) => \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0),
      ap_reg_pp2_iter1_exitcond3_reg_949 => ap_reg_pp2_iter1_exitcond3_reg_949,
      \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0) => \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_2_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_2_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_2_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_2_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_2_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_2_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_2_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_2_[0]\,
      \bus_wide_gen.len_cnt_reg[0]\ => rs_rdata_n_22,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \exitcond3_reg_949_reg[0]\ => \exitcond3_reg_949_reg[0]\,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg[0]\,
      \indvar1_reg_337_reg[0]\(0) => \indvar1_reg_337_reg[0]\(0),
      \indvar1_reg_337_reg[0]_0\(0) => \indvar1_reg_337_reg[0]_0\(0),
      \indvar1_reg_337_reg[3]\ => \indvar1_reg_337_reg[3]\,
      indvar_next_reg_9090 => indvar_next_reg_9090,
      \indvar_next_reg_909_reg[2]\ => \indvar_next_reg_909_reg[2]\,
      \indvar_next_reg_909_reg[8]\ => \indvar_next_reg_909_reg[8]\,
      \indvar_reg_301_reg[0]\(0) => \indvar_reg_301_reg[0]\(0),
      \indvar_reg_301_reg[5]\ => \indvar_reg_301_reg[5]\,
      rdata_ack_t => rdata_ack_t,
      \reg_363_reg[0]\ => \reg_363_reg[0]\,
      \reg_363_reg[7]\(7 downto 0) => \reg_363_reg[7]\(7 downto 0),
      \tmp_9_reg_958_reg[0]\(0) => \tmp_9_reg_958_reg[0]\(0)
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice
     port map (
      D(2 downto 0) => D(2 downto 0),
      \INPUT_addr_1_reg_943_reg[31]\(31 downto 0) => \INPUT_addr_1_reg_943_reg[31]\(31 downto 0),
      Q(3 downto 2) => Q(5 downto 4),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_reg_ioackin_INPUT_r_ARREADY => ap_reg_ioackin_INPUT_r_ARREADY,
      ap_rst_n => \^sr\(0),
      \input_read_reg_882_reg[31]\(31 downto 0) => \input_read_reg_882_reg[31]\(31 downto 0),
      push => push,
      \q_reg[43]\(32) => rs2f_rreq_data(43),
      \q_reg[43]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0(0) => rs2f_rreq_valid
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_wide_gen.fifo_burst_n_9\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_53,
      Q => sect_cnt_reg(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_59,
      Q => sect_cnt_reg(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_58,
      Q => sect_cnt_reg(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_65,
      Q => sect_cnt_reg(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_64,
      Q => sect_cnt_reg(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_63,
      Q => sect_cnt_reg(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_62,
      Q => sect_cnt_reg(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_69,
      Q => sect_cnt_reg(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_68,
      Q => sect_cnt_reg(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_67,
      Q => sect_cnt_reg(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_66,
      Q => sect_cnt_reg(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_52,
      Q => sect_cnt_reg(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_51,
      Q => sect_cnt_reg(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_50,
      Q => sect_cnt_reg(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_57,
      Q => sect_cnt_reg(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_56,
      Q => sect_cnt_reg(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_55,
      Q => sect_cnt_reg(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_54,
      Q => sect_cnt_reg(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_61,
      Q => sect_cnt_reg(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_4,
      D => fifo_rreq_n_60,
      Q => sect_cnt_reg(9),
      R => \^sr\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_10\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(0),
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(1),
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(2),
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(3),
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(4),
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(5),
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(6),
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(7),
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(8),
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(9),
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(10),
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(11),
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(12),
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(13),
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(14),
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(15),
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(16),
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(17),
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(18),
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(19),
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_29,
      Q => data(0),
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_28,
      Q => data(1),
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_27,
      Q => data(2),
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_26,
      Q => data(3),
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_25,
      Q => data(4),
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_24,
      Q => data(5),
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_23,
      Q => data(6),
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_22,
      Q => data(7),
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_21,
      Q => data(8),
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_20,
      Q => data(9),
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_19,
      Q => data(10),
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_18,
      Q => data(11),
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_17,
      Q => data(12),
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_16,
      Q => data(13),
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_15,
      Q => data(14),
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_14,
      Q => data(15),
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_13,
      Q => data(16),
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_12,
      Q => data(17),
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_11,
      Q => data(18),
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_10,
      Q => data(19),
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read is
  port (
    m_axi_OUTPUT_r_RREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_OUTPUT_r_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read is
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal buff_rdata_n_7 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs_rdata_n_3 : STD_LOGIC;
  signal rs_rdata_n_4 : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_7\,
      D(5) => \p_0_out_carry__0_n_8\,
      D(4) => \p_0_out_carry__0_n_9\,
      D(3) => p_0_out_carry_n_6,
      D(2) => p_0_out_carry_n_7,
      D(1) => p_0_out_carry_n_8,
      D(0) => p_0_out_carry_n_9,
      DI(0) => buff_rdata_n_17,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_4,
      S(2) => buff_rdata_n_5,
      S(1) => buff_rdata_n_6,
      S(0) => buff_rdata_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_18,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      m_axi_OUTPUT_r_RREADY => m_axi_OUTPUT_r_RREADY,
      m_axi_OUTPUT_r_RVALID => m_axi_OUTPUT_r_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[7]_0\(2) => buff_rdata_n_14,
      \usedw_reg[7]_0\(1) => buff_rdata_n_15,
      \usedw_reg[7]_0\(0) => buff_rdata_n_16
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_3,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_4,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_17,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_rdata_n_4,
      S(2) => buff_rdata_n_5,
      S(1) => buff_rdata_n_6,
      S(0) => buff_rdata_n_7
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_rdata_n_14,
      S(1) => buff_rdata_n_15,
      S(0) => buff_rdata_n_16
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_3,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => rs_rdata_n_4,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      rdata_ack_t => rdata_ack_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write is
  port (
    m_axi_OUTPUT_r_WVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_WLAST : out STD_LOGIC;
    small_input_ce0 : out STD_LOGIC;
    small_input_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_7_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_14_reg_1074_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_cast_reg_982_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_369_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_3_reg_992_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_reg_1047_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_cast4_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_reg_348_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_i_reg_1037_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg : out STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_OUTPUT_r_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : out STD_LOGIC;
    m_axi_OUTPUT_r_AWVALID : out STD_LOGIC;
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_BREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp2_iter2_reg : in STD_LOGIC;
    ap_block_pp2_stage0_flag00011011 : in STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    ap_reg_pp3_iter1_exitcond_reg_963 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg_0 : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_WREADY : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_AWREADY : in STD_LOGIC;
    \j_reg_1002_reg[4]\ : in STD_LOGIC;
    \posx_assign_reg_348_reg[8]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_1 : in STD_LOGIC;
    \OUTPUT_addr_1_reg_1098_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_reg_1084 : in STD_LOGIC;
    \OUTPUT_addr_reg_1088_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_15_reg_1093_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[4]\ : in STD_LOGIC;
    \req_en__6\ : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : in STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_5 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_10_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_9_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_resp_to_user_n_7 : STD_LOGIC;
  signal fifo_resp_to_user_n_8 : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_pad : STD_LOGIC;
  signal first_pad20_in : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_output_r_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_output_r_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_r_bready\ : STD_LOGIC;
  signal \^m_axi_output_r_wlast\ : STD_LOGIC;
  signal \^m_axi_output_r_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_r_wvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_74_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \ready_for_data__1\ : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \^small_input_load_3_reg_992_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \^throttl_cnt10_out__4\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair248";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair234";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_1\ : label is "soft_lutpair236";
begin
  \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ <= \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\;
  m_axi_OUTPUT_r_AWADDR(29 downto 0) <= \^m_axi_output_r_awaddr\(29 downto 0);
  \m_axi_OUTPUT_r_AWLEN[3]\(3 downto 0) <= \^m_axi_output_r_awlen[3]\(3 downto 0);
  m_axi_OUTPUT_r_BREADY <= \^m_axi_output_r_bready\;
  m_axi_OUTPUT_r_WLAST <= \^m_axi_output_r_wlast\;
  m_axi_OUTPUT_r_WSTRB(3 downto 0) <= \^m_axi_output_r_wstrb\(3 downto 0);
  m_axi_OUTPUT_r_WVALID <= \^m_axi_output_r_wvalid\;
  \small_input_load_3_reg_992_reg[0]\(0) <= \^small_input_load_3_reg_992_reg[0]\(0);
  \throttl_cnt10_out__4\ <= \^throttl_cnt10_out__4\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \align_len_reg_n_2_[31]\,
      R => '0'
    );
\beat_len_buf[1]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[1]_i_2__0_n_2\
    );
\beat_len_buf[1]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[1]_i_3__0_n_2\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_4_n_2\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_5_n_2\
    );
\beat_len_buf[5]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[5]_i_2__0_n_2\
    );
\beat_len_buf[5]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[5]_i_3__0_n_2\
    );
\beat_len_buf[5]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[5]_i_4__0_n_2\
    );
\beat_len_buf[5]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[5]_i_5__0_n_2\
    );
\beat_len_buf[9]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[9]_i_2__0_n_2\
    );
\beat_len_buf[9]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[9]_i_3__0_n_2\
    );
\beat_len_buf[9]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[9]_i_4__0_n_2\
    );
\beat_len_buf[9]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      O => \beat_len_buf[9]_i_5__0_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[31]\,
      DI(0) => \align_len_reg_n_2_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2__0_n_2\,
      S(2) => \beat_len_buf[1]_i_3__0_n_2\,
      S(1) => \beat_len_buf[1]_i_4_n_2\,
      S(0) => \beat_len_buf[1]_i_5_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2__0_n_2\,
      S(2) => \beat_len_buf[5]_i_3__0_n_2\,
      S(1) => \beat_len_buf[5]_i_4__0_n_2\,
      S(0) => \beat_len_buf[5]_i_5__0_n_2\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2__0_n_2\,
      S(2) => \beat_len_buf[9]_i_3__0_n_2\,
      S(1) => \beat_len_buf[9]_i_4__0_n_2\,
      S(0) => \beat_len_buf[9]_i_5__0_n_2\
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer
     port map (
      D(6) => \p_0_out_carry__0_n_7\,
      D(5) => \p_0_out_carry__0_n_8\,
      D(4) => \p_0_out_carry__0_n_9\,
      D(3) => p_0_out_carry_n_6,
      D(2) => p_0_out_carry_n_7,
      D(1) => p_0_out_carry_n_8,
      D(0) => p_0_out_carry_n_9,
      DI(0) => usedw19_out,
      Q(2) => Q(5),
      Q(1) => Q(3),
      Q(0) => Q(0),
      S(3) => buff_wdata_n_10,
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13,
      \ap_CS_fsm_reg[23]\ => buff_wdata_n_9,
      \ap_CS_fsm_reg[24]\ => buff_wdata_n_5,
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter2_reg => \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\,
      ap_enable_reg_pp3_iter3_reg => fifo_resp_to_user_n_7,
      ap_reg_ioackin_OUTPUT_r_WREADY => ap_reg_ioackin_OUTPUT_r_WREADY,
      ap_reg_pp3_iter1_exitcond_reg_963 => ap_reg_pp3_iter1_exitcond_reg_963,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_output_r_wvalid\,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8) => tmp_strb,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7) => buff_wdata_n_25,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6) => buff_wdata_n_26,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5) => buff_wdata_n_27,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4) => buff_wdata_n_28,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3) => buff_wdata_n_29,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2) => buff_wdata_n_30,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1) => buff_wdata_n_31,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0) => buff_wdata_n_32,
      data_valid => data_valid,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg[0]\,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg[0]\,
      icmp_reg_1084 => icmp_reg_1084,
      m_axi_OUTPUT_r_WREADY => m_axi_OUTPUT_r_WREADY,
      \posx_assign_cast_reg_982_reg[0]\(0) => \posx_assign_cast_reg_982_reg[0]\(0),
      \res_reg_1047_reg[0]\(0) => \res_reg_1047_reg[0]\(0),
      small_input_ce0 => small_input_ce0,
      small_input_ce1 => small_input_ce1,
      \small_input_load_3_reg_992_reg[0]\(0) => \^small_input_load_3_reg_992_reg[0]\(0),
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \tmp_15_reg_1093_reg[7]\(7 downto 0) => \tmp_15_reg_1093_reg[7]\(7 downto 0),
      \usedw_reg[7]_0\(5 downto 0) => usedw_reg(5 downto 0),
      \usedw_reg[7]_1\(2) => buff_wdata_n_20,
      \usedw_reg[7]_1\(1) => buff_wdata_n_21,
      \usedw_reg[7]_1\(0) => buff_wdata_n_22
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \^m_axi_output_r_wlast\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \^m_axi_output_r_wvalid\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.data_gen[1].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_32,
      Q => m_axi_OUTPUT_r_WDATA(0),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_31,
      Q => m_axi_OUTPUT_r_WDATA(1),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_30,
      Q => m_axi_OUTPUT_r_WDATA(2),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_29,
      Q => m_axi_OUTPUT_r_WDATA(3),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_28,
      Q => m_axi_OUTPUT_r_WDATA(4),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_27,
      Q => m_axi_OUTPUT_r_WDATA(5),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_26,
      Q => m_axi_OUTPUT_r_WDATA(6),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_25,
      Q => m_axi_OUTPUT_r_WDATA(7),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \^m_axi_output_r_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.data_gen[2].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_30,
      Q => m_axi_OUTPUT_r_WDATA(10),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_29,
      Q => m_axi_OUTPUT_r_WDATA(11),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_28,
      Q => m_axi_OUTPUT_r_WDATA(12),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_27,
      Q => m_axi_OUTPUT_r_WDATA(13),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_26,
      Q => m_axi_OUTPUT_r_WDATA(14),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_25,
      Q => m_axi_OUTPUT_r_WDATA(15),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_32,
      Q => m_axi_OUTPUT_r_WDATA(8),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_31,
      Q => m_axi_OUTPUT_r_WDATA(9),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \^m_axi_output_r_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.data_gen[3].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_32,
      Q => m_axi_OUTPUT_r_WDATA(16),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_31,
      Q => m_axi_OUTPUT_r_WDATA(17),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_30,
      Q => m_axi_OUTPUT_r_WDATA(18),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_29,
      Q => m_axi_OUTPUT_r_WDATA(19),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_28,
      Q => m_axi_OUTPUT_r_WDATA(20),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_27,
      Q => m_axi_OUTPUT_r_WDATA(21),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_26,
      Q => m_axi_OUTPUT_r_WDATA(22),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_25,
      Q => m_axi_OUTPUT_r_WDATA(23),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \^m_axi_output_r_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_OUTPUT_r_WREADY,
      I1 => \^m_axi_output_r_wvalid\,
      O => \ready_for_data__1\
    );
\bus_wide_gen.data_gen[4].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_32,
      Q => m_axi_OUTPUT_r_WDATA(24),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_31,
      Q => m_axi_OUTPUT_r_WDATA(25),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_30,
      Q => m_axi_OUTPUT_r_WDATA(26),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_29,
      Q => m_axi_OUTPUT_r_WDATA(27),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_28,
      Q => m_axi_OUTPUT_r_WDATA(28),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_27,
      Q => m_axi_OUTPUT_r_WDATA(29),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_26,
      Q => m_axi_OUTPUT_r_WDATA(30),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_25,
      Q => m_axi_OUTPUT_r_WDATA(31),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \^m_axi_output_r_wstrb\(3),
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => first_sect,
      D(1) => p_0_in42_in,
      D(0) => \bus_wide_gen.fifo_burst_n_24\,
      E(0) => p_51_out,
      O(0) => data1(1),
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \bus_wide_gen.fifo_burst_n_3\,
      \align_len_reg[31]\ => \bus_wide_gen.fifo_burst_n_8\,
      \align_len_reg[31]_0\ => \align_len_reg_n_2_[31]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_40\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_35\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_output_r_wvalid\,
      \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) => p_57_out,
      \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) => p_58_out,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_36\,
      \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) => p_49_out,
      \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_37\,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) => p_41_out,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) => p_43_out,
      \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_38\,
      \bus_wide_gen.data_gen[4].data_buf_reg[24]\(0) => p_33_out,
      \bus_wide_gen.data_gen[4].data_buf_reg[24]_0\(0) => p_35_out,
      \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_39\,
      \bus_wide_gen.first_pad_reg\(0) => first_pad20_in,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_2\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(2) => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(1) => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(0) => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_34\,
      \could_multi_bursts.awaddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_31\,
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_13\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_14\,
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_41\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_5\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_16\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      data_valid => data_valid,
      \dout_buf_reg[8]\(0) => tmp_strb,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_2_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_2_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_2_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_2_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_2_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_2_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_2_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_2_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_2_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_2_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_2_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_2_[0]\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_2,
      first_pad => first_pad,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2_reg(0) => invalid_len_event_reg2,
      m_axi_OUTPUT_r_AWREADY => m_axi_OUTPUT_r_AWREADY,
      m_axi_OUTPUT_r_WLAST => \^m_axi_output_r_wlast\,
      m_axi_OUTPUT_r_WREADY => m_axi_OUTPUT_r_WREADY,
      m_axi_OUTPUT_r_WSTRB(3 downto 0) => \^m_axi_output_r_wstrb\(3 downto 0),
      next_loop => next_loop,
      p_0_in50_in => p_0_in50_in,
      p_74_in => p_74_in,
      p_78_in => p_78_in,
      pop0 => pop0,
      \ready_for_data__1\ => \ready_for_data__1\,
      \sect_addr_buf_reg[1]\(0) => \bus_wide_gen.fifo_burst_n_7\,
      \sect_addr_buf_reg[1]_0\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \sect_addr_buf_reg[1]_0\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_53\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_52\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_51\,
      \sect_len_buf_reg[0]_0\ => \sect_len_buf_reg_n_2_[0]\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_50\,
      \sect_len_buf_reg[1]_0\ => \sect_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_49\,
      \sect_len_buf_reg[2]_0\ => \sect_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_48\,
      \sect_len_buf_reg[3]_0\ => \sect_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_47\,
      \sect_len_buf_reg[4]_0\ => \sect_len_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_46\,
      \sect_len_buf_reg[5]_0\ => \sect_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_45\,
      \sect_len_buf_reg[6]_0\ => \sect_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_44\,
      \sect_len_buf_reg[7]_0\ => \sect_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_43\,
      \sect_len_buf_reg[8]_0\ => \sect_len_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_42\,
      \sect_len_buf_reg[9]_0\ => \sect_len_buf_reg_n_2_[9]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_2_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_2_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_2_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_2_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_2_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_2_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_2_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_2_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_2_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_2_[2]\,
      \start_addr_reg[31]\(0) => align_len0,
      \throttl_cnt_reg[3]\ => \throttl_cnt_reg[3]\,
      \throttl_cnt_reg[7]\ => \throttl_cnt_reg[7]_0\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_33\,
      wreq_handling_reg_0 => wreq_handling_reg_n_2
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => first_pad,
      Q => \bus_wide_gen.first_pad_reg_n_2\,
      S => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5__0_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => p_0_in50_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => p_0_in42_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(10),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[10]\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(11),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[11]\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(12),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[12]\,
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(10),
      O => \could_multi_bursts.awaddr_buf[12]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(9),
      O => \could_multi_bursts.awaddr_buf[12]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(8),
      O => \could_multi_bursts.awaddr_buf[12]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(7),
      O => \could_multi_bursts.awaddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(13),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[13]\,
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(14),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[14]\,
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(15),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[15]\,
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(16),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[16]\,
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(14),
      O => \could_multi_bursts.awaddr_buf[16]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(13),
      O => \could_multi_bursts.awaddr_buf[16]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(12),
      O => \could_multi_bursts.awaddr_buf[16]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(11),
      O => \could_multi_bursts.awaddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(17),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[17]\,
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(18),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[18]\,
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(19),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[19]\,
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(20),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[20]\,
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(18),
      O => \could_multi_bursts.awaddr_buf[20]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(17),
      O => \could_multi_bursts.awaddr_buf[20]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(16),
      O => \could_multi_bursts.awaddr_buf[20]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(15),
      O => \could_multi_bursts.awaddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(21),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[21]\,
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(22),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[22]\,
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(23),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[23]\,
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(24),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[24]\,
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(22),
      O => \could_multi_bursts.awaddr_buf[24]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(21),
      O => \could_multi_bursts.awaddr_buf[24]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(20),
      O => \could_multi_bursts.awaddr_buf[24]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(19),
      O => \could_multi_bursts.awaddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(25),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[25]\,
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(26),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[26]\,
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(27),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[27]\,
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(28),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[28]\,
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(26),
      O => \could_multi_bursts.awaddr_buf[28]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(25),
      O => \could_multi_bursts.awaddr_buf[28]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(24),
      O => \could_multi_bursts.awaddr_buf[28]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(23),
      O => \could_multi_bursts.awaddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(29),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[29]\,
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[2]\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(30),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[30]\,
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(27),
      O => \could_multi_bursts.awaddr_buf[31]_i_10_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(31),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[31]\,
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(29),
      O => \could_multi_bursts.awaddr_buf[31]_i_8_n_2\
    );
\could_multi_bursts.awaddr_buf[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(28),
      O => \could_multi_bursts.awaddr_buf[31]_i_9_n_2\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[3]\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(4),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[4]\,
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(2),
      I1 => \^m_axi_output_r_awlen[3]\(2),
      I2 => \^m_axi_output_r_awlen[3]\(1),
      I3 => \^m_axi_output_r_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(1),
      I1 => \^m_axi_output_r_awlen[3]\(1),
      I2 => \^m_axi_output_r_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(0),
      I1 => \^m_axi_output_r_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(5),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[5]\,
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(6),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[6]\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(7),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[7]\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(8),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[8]\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(6),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(5),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(4),
      I1 => \^m_axi_output_r_awlen[3]\(2),
      I2 => \^m_axi_output_r_awlen[3]\(0),
      I3 => \^m_axi_output_r_awlen[3]\(1),
      I4 => \^m_axi_output_r_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_output_r_awaddr\(3),
      I1 => \^m_axi_output_r_awlen[3]\(3),
      I2 => \^m_axi_output_r_awlen[3]\(2),
      I3 => \^m_axi_output_r_awlen[3]\(0),
      I4 => \^m_axi_output_r_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_31\,
      I1 => data1(9),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_2_[9]\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(10),
      Q => \^m_axi_output_r_awaddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(11),
      Q => \^m_axi_output_r_awaddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(12),
      Q => \^m_axi_output_r_awaddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_output_r_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.awaddr_buf[12]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[12]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[12]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[12]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(13),
      Q => \^m_axi_output_r_awaddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(14),
      Q => \^m_axi_output_r_awaddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(15),
      Q => \^m_axi_output_r_awaddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(16),
      Q => \^m_axi_output_r_awaddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.awaddr_buf[16]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[16]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[16]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[16]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(17),
      Q => \^m_axi_output_r_awaddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(18),
      Q => \^m_axi_output_r_awaddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(19),
      Q => \^m_axi_output_r_awaddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(20),
      Q => \^m_axi_output_r_awaddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.awaddr_buf[20]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[20]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[20]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[20]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(21),
      Q => \^m_axi_output_r_awaddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(22),
      Q => \^m_axi_output_r_awaddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(23),
      Q => \^m_axi_output_r_awaddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(24),
      Q => \^m_axi_output_r_awaddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.awaddr_buf[24]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[24]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[24]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[24]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(25),
      Q => \^m_axi_output_r_awaddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(26),
      Q => \^m_axi_output_r_awaddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(27),
      Q => \^m_axi_output_r_awaddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(28),
      Q => \^m_axi_output_r_awaddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.awaddr_buf[28]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[28]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[28]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[28]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(29),
      Q => \^m_axi_output_r_awaddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(2),
      Q => \^m_axi_output_r_awaddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(30),
      Q => \^m_axi_output_r_awaddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(31),
      Q => \^m_axi_output_r_awaddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.awaddr_buf[31]_i_8_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[31]_i_9_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[31]_i_10_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(3),
      Q => \^m_axi_output_r_awaddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(4),
      Q => \^m_axi_output_r_awaddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_output_r_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(5),
      Q => \^m_axi_output_r_awaddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(6),
      Q => \^m_axi_output_r_awaddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(7),
      Q => \^m_axi_output_r_awaddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(8),
      Q => \^m_axi_output_r_awaddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_output_r_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_5_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_6_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(9),
      Q => \^m_axi_output_r_awaddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(0),
      Q => \^m_axi_output_r_awlen[3]\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(1),
      Q => \^m_axi_output_r_awlen[3]\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(2),
      Q => \^m_axi_output_r_awlen[3]\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(3),
      Q => \^m_axi_output_r_awlen[3]\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_carry_i_1__0_n_2\,
      S(2) => \end_addr_carry_i_2__0_n_2\,
      S(1) => \end_addr_carry_i_3__0_n_2\,
      S(0) => \end_addr_carry_i_4__0_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1__0_n_2\,
      S(2) => \end_addr_carry__0_i_2__0_n_2\,
      S(1) => \end_addr_carry__0_i_3__0_n_2\,
      S(0) => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_1__0_n_2\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_2__0_n_2\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_3__0_n_2\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1__0_n_2\,
      S(2) => \end_addr_carry__1_i_2__0_n_2\,
      S(1) => \end_addr_carry__1_i_3__0_n_2\,
      S(0) => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_1__0_n_2\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_2__0_n_2\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_3__0_n_2\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(3 downto 0),
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1__0_n_2\,
      S(2) => \end_addr_carry__2_i_2__0_n_2\,
      S(1) => \end_addr_carry__2_i_3__0_n_2\,
      S(0) => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(3),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_1__0_n_2\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(2),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_2__0_n_2\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(1),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_3__0_n_2\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(0),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(7 downto 4),
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1__0_n_2\,
      S(2) => \end_addr_carry__3_i_2__0_n_2\,
      S(1) => \end_addr_carry__3_i_3__0_n_2\,
      S(0) => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(7),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_1__0_n_2\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(6),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_2__0_n_2\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(5),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_3__0_n_2\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(4),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(11 downto 8),
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1__0_n_2\,
      S(2) => \end_addr_carry__4_i_2__0_n_2\,
      S(1) => \end_addr_carry__4_i_3__0_n_2\,
      S(0) => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(11),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_1__0_n_2\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(10),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_2__0_n_2\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(9),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_3__0_n_2\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(8),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => data(15 downto 12),
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1__0_n_2\,
      S(2) => \end_addr_carry__5_i_2__0_n_2\,
      S(1) => \end_addr_carry__5_i_3__0_n_2\,
      S(0) => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(15),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_1__0_n_2\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(14),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_2__0_n_2\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(13),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_3__0_n_2\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(12),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data(18 downto 16),
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1__0_n_2\,
      S(2) => \end_addr_carry__6_i_2__0_n_2\,
      S(1) => \end_addr_carry__6_i_3__0_n_2\,
      S(0) => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(19),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__0_n_2\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(18),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_2__0_n_2\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(17),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_3__0_n_2\
    );
\end_addr_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(16),
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry_i_1__0_n_2\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry_i_2__0_n_2\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry_i_3__0_n_2\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[31]\,
      O => \end_addr_carry_i_4__0_n_2\
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.last_sect_buf_reg\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^m_axi_output_r_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_OUTPUT_r_BVALID => m_axi_OUTPUT_r_BVALID,
      next_loop => next_loop,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      push => push,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_14\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_13\
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2\
     port map (
      D(1 downto 0) => D(3 downto 2),
      E(0) => E(0),
      Q(4 downto 0) => Q(5 downto 1),
      \ap_CS_fsm_reg[26]\ => fifo_resp_to_user_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter2_reg => buff_wdata_n_5,
      ap_enable_reg_pp3_iter3_reg => fifo_resp_to_user_n_7,
      ap_enable_reg_pp3_iter3_reg_0 => ap_enable_reg_pp3_iter3_reg,
      ap_enable_reg_pp3_iter3_reg_1 => ap_enable_reg_pp3_iter3_reg_0,
      ap_reg_pp3_iter1_exitcond_reg_963 => ap_reg_pp3_iter1_exitcond_reg_963,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg[0]\,
      m_axi_OUTPUT_r_BREADY => \^m_axi_output_r_bready\,
      push => push,
      \small_input_load_7_reg_1017_reg[0]\(0) => \small_input_load_7_reg_1017_reg[0]\(0),
      \tmp_14_reg_1074_reg[0]\(0) => \tmp_14_reg_1074_reg[0]\(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0\
     port map (
      O(3) => fifo_wreq_n_14,
      O(2) => fifo_wreq_n_15,
      O(1) => fifo_wreq_n_16,
      O(0) => fifo_wreq_n_17,
      Q(19 downto 0) => data(19 downto 0),
      S(3) => fifo_wreq_n_6,
      S(2) => fifo_wreq_n_7,
      S(1) => fifo_wreq_n_8,
      S(0) => fifo_wreq_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[31]\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg(2) => fifo_wreq_n_10,
      fifo_wreq_valid_buf_reg(1) => fifo_wreq_n_11,
      fifo_wreq_valid_buf_reg(0) => fifo_wreq_n_12,
      fifo_wreq_valid_buf_reg_0 => fifo_wreq_valid_buf_reg_n_2,
      invalid_len_event_reg => fifo_wreq_n_5,
      next_wreq => next_wreq,
      p_74_in => p_74_in,
      pop0 => pop0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_wreq_n_22,
      \sect_cnt_reg[11]\(2) => fifo_wreq_n_23,
      \sect_cnt_reg[11]\(1) => fifo_wreq_n_24,
      \sect_cnt_reg[11]\(0) => fifo_wreq_n_25,
      \sect_cnt_reg[15]\(3) => fifo_wreq_n_26,
      \sect_cnt_reg[15]\(2) => fifo_wreq_n_27,
      \sect_cnt_reg[15]\(1) => fifo_wreq_n_28,
      \sect_cnt_reg[15]\(0) => fifo_wreq_n_29,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_30,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_31,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_32,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_33,
      \sect_cnt_reg[7]\(3) => fifo_wreq_n_18,
      \sect_cnt_reg[7]\(2) => fifo_wreq_n_19,
      \sect_cnt_reg[7]\(1) => fifo_wreq_n_20,
      \sect_cnt_reg[7]\(0) => fifo_wreq_n_21,
      \sect_cnt_reg_0__s_port_]\ => fifo_wreq_n_13,
      \start_addr_reg[31]\(31) => fifo_wreq_n_34,
      \start_addr_reg[31]\(30) => fifo_wreq_n_35,
      \start_addr_reg[31]\(29) => fifo_wreq_n_36,
      \start_addr_reg[31]\(28) => fifo_wreq_n_37,
      \start_addr_reg[31]\(27) => fifo_wreq_n_38,
      \start_addr_reg[31]\(26) => fifo_wreq_n_39,
      \start_addr_reg[31]\(25) => fifo_wreq_n_40,
      \start_addr_reg[31]\(24) => fifo_wreq_n_41,
      \start_addr_reg[31]\(23) => fifo_wreq_n_42,
      \start_addr_reg[31]\(22) => fifo_wreq_n_43,
      \start_addr_reg[31]\(21) => fifo_wreq_n_44,
      \start_addr_reg[31]\(20) => fifo_wreq_n_45,
      \start_addr_reg[31]\(19) => fifo_wreq_n_46,
      \start_addr_reg[31]\(18) => fifo_wreq_n_47,
      \start_addr_reg[31]\(17) => fifo_wreq_n_48,
      \start_addr_reg[31]\(16) => fifo_wreq_n_49,
      \start_addr_reg[31]\(15) => fifo_wreq_n_50,
      \start_addr_reg[31]\(14) => fifo_wreq_n_51,
      \start_addr_reg[31]\(13) => fifo_wreq_n_52,
      \start_addr_reg[31]\(12) => fifo_wreq_n_53,
      \start_addr_reg[31]\(11) => fifo_wreq_n_54,
      \start_addr_reg[31]\(10) => fifo_wreq_n_55,
      \start_addr_reg[31]\(9) => fifo_wreq_n_56,
      \start_addr_reg[31]\(8) => fifo_wreq_n_57,
      \start_addr_reg[31]\(7) => fifo_wreq_n_58,
      \start_addr_reg[31]\(6) => fifo_wreq_n_59,
      \start_addr_reg[31]\(5) => fifo_wreq_n_60,
      \start_addr_reg[31]\(4) => fifo_wreq_n_61,
      \start_addr_reg[31]\(3) => fifo_wreq_n_62,
      \start_addr_reg[31]\(2) => fifo_wreq_n_63,
      \start_addr_reg[31]\(1) => fifo_wreq_n_64,
      \start_addr_reg[31]\(0) => fifo_wreq_n_65,
      \state_reg[0]\(0) => rs2f_wreq_valid,
      wreq_handling_reg => wreq_handling_reg_n_2
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_2\,
      S(2) => \first_sect_carry_i_2__0_n_2\,
      S(1) => \first_sect_carry_i_3__0_n_2\,
      S(0) => \first_sect_carry_i_4__0_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_2\,
      S(1) => \first_sect_carry__0_i_2__0_n_2\,
      S(0) => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \start_addr_buf_reg_n_2_[30]\,
      I2 => \start_addr_buf_reg_n_2_[31]\,
      I3 => sect_cnt_reg(19),
      O => \first_sect_carry__0_i_1__0_n_2\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \start_addr_buf_reg_n_2_[28]\,
      I2 => sect_cnt_reg(15),
      I3 => \start_addr_buf_reg_n_2_[27]\,
      I4 => sect_cnt_reg(17),
      I5 => \start_addr_buf_reg_n_2_[29]\,
      O => \first_sect_carry__0_i_2__0_n_2\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \start_addr_buf_reg_n_2_[25]\,
      I2 => sect_cnt_reg(12),
      I3 => \start_addr_buf_reg_n_2_[24]\,
      I4 => sect_cnt_reg(14),
      I5 => \start_addr_buf_reg_n_2_[26]\,
      O => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \start_addr_buf_reg_n_2_[22]\,
      I2 => sect_cnt_reg(9),
      I3 => \start_addr_buf_reg_n_2_[21]\,
      I4 => sect_cnt_reg(11),
      I5 => \start_addr_buf_reg_n_2_[23]\,
      O => \first_sect_carry_i_1__0_n_2\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \start_addr_buf_reg_n_2_[19]\,
      I2 => sect_cnt_reg(6),
      I3 => \start_addr_buf_reg_n_2_[18]\,
      I4 => sect_cnt_reg(8),
      I5 => \start_addr_buf_reg_n_2_[20]\,
      O => \first_sect_carry_i_2__0_n_2\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \start_addr_buf_reg_n_2_[16]\,
      I2 => sect_cnt_reg(3),
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => sect_cnt_reg(5),
      I5 => \start_addr_buf_reg_n_2_[17]\,
      O => \first_sect_carry_i_3__0_n_2\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \start_addr_buf_reg_n_2_[13]\,
      I2 => sect_cnt_reg(0),
      I3 => \start_addr_buf_reg_n_2_[12]\,
      I4 => sect_cnt_reg(2),
      I5 => \start_addr_buf_reg_n_2_[14]\,
      O => \first_sect_carry_i_4__0_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_5,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_6,
      S(2) => fifo_wreq_n_7,
      S(1) => fifo_wreq_n_8,
      S(0) => fifo_wreq_n_9
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_10,
      S(1) => fifo_wreq_n_11,
      S(0) => fifo_wreq_n_12
    );
m_axi_OUTPUT_r_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \req_en__6\,
      O => m_axi_OUTPUT_r_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ap_rst_n_inv
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_wdata_n_10,
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_wdata_n_20,
      S(1) => buff_wdata_n_21,
      S(0) => buff_wdata_n_22
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice
     port map (
      D(2) => D(4),
      D(1 downto 0) => D(1 downto 0),
      \OUTPUT_addr_1_reg_1098_reg[31]\(31 downto 0) => \OUTPUT_addr_1_reg_1098_reg[31]\(31 downto 0),
      \OUTPUT_addr_reg_1088_reg[31]\(31 downto 0) => \OUTPUT_addr_reg_1088_reg[31]\(31 downto 0),
      Q(3) => Q(5),
      Q(2 downto 0) => Q(3 downto 1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => ap_enable_reg_pp3_iter0_reg,
      ap_enable_reg_pp3_iter0_reg_0 => ap_enable_reg_pp3_iter0_reg_0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_0,
      ap_enable_reg_pp3_iter1_reg_1 => ap_enable_reg_pp3_iter1_reg_1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter2_reg => fifo_resp_to_user_n_8,
      ap_reg_ioackin_OUTPUT_r_AWREADY => ap_reg_ioackin_OUTPUT_r_AWREADY,
      \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ => \^ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_reg_963_reg[0]\(0) => \^small_input_load_3_reg_992_reg[0]\(0),
      \exitcond_reg_963_reg[0]_0\ => \exitcond_reg_963_reg[0]\,
      full_n_reg => buff_wdata_n_9,
      icmp_reg_1084 => icmp_reg_1084,
      \j_reg_1002_reg[4]\ => \j_reg_1002_reg[4]\,
      \posx_assign_cast4_reg_967_reg[0]\(0) => \posx_assign_cast4_reg_967_reg[0]\(0),
      \posx_assign_reg_348_reg[0]\(0) => \posx_assign_reg_348_reg[0]\(0),
      \posx_assign_reg_348_reg[8]\ => \posx_assign_reg_348_reg[8]\,
      \q_reg[31]\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      \reg_369_reg[0]\(0) => \reg_369_reg[0]\(0),
      \res_i_reg_1037_reg[0]\(0) => \res_i_reg_1037_reg[0]\(0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0(0) => rs2f_wreq_valid
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_17,
      Q => sect_cnt_reg(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_23,
      Q => sect_cnt_reg(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_22,
      Q => sect_cnt_reg(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_29,
      Q => sect_cnt_reg(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_28,
      Q => sect_cnt_reg(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_27,
      Q => sect_cnt_reg(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_26,
      Q => sect_cnt_reg(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_33,
      Q => sect_cnt_reg(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_32,
      Q => sect_cnt_reg(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_31,
      Q => sect_cnt_reg(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_30,
      Q => sect_cnt_reg(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_16,
      Q => sect_cnt_reg(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_15,
      Q => sect_cnt_reg(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_14,
      Q => sect_cnt_reg(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_21,
      Q => sect_cnt_reg(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_20,
      Q => sect_cnt_reg(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_19,
      Q => sect_cnt_reg(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_18,
      Q => sect_cnt_reg(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_25,
      Q => sect_cnt_reg(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_13,
      D => fifo_wreq_n_24,
      Q => sect_cnt_reg(9),
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_52\,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(0),
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(1),
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(2),
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(3),
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(4),
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(5),
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(6),
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(7),
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(8),
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(9),
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(10),
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(11),
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(12),
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(13),
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(14),
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(15),
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(16),
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(17),
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(18),
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(19),
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_53,
      Q => data(0),
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_52,
      Q => data(1),
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_51,
      Q => data(2),
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_50,
      Q => data(3),
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_49,
      Q => data(4),
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_48,
      Q => data(5),
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_47,
      Q => data(6),
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_46,
      Q => data(7),
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_45,
      Q => data(8),
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_44,
      Q => data(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_43,
      Q => data(10),
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_42,
      Q => data(11),
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_41,
      Q => data(12),
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_40,
      Q => data(13),
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_39,
      Q => data(14),
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_38,
      Q => data(15),
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_37,
      Q => data(16),
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_36,
      Q => data(17),
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_35,
      Q => data(18),
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_34,
      Q => data(19),
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_output_r_awlen[3]\(0),
      I1 => \^throttl_cnt10_out__4\,
      I2 => \throttl_cnt_reg[0]_0\(0),
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\,
      I1 => \^m_axi_output_r_wvalid\,
      I2 => m_axi_OUTPUT_r_WREADY,
      I3 => \^throttl_cnt10_out__4\,
      O => \throttl_cnt_reg[7]\(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^m_axi_output_r_awlen[3]\(0),
      I2 => \^m_axi_output_r_awlen[3]\(1),
      I3 => \^m_axi_output_r_awlen[3]\(2),
      I4 => \^m_axi_output_r_awlen[3]\(3),
      I5 => AWREADY_Dummy,
      O => \^throttl_cnt10_out__4\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => wreq_handling_reg_n_2,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC;
    \j_reg_1002_reg[9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    \reg_369_reg[0]\ : out STD_LOGIC;
    \j_reg_1002_reg[9]_0\ : out STD_LOGIC;
    \res_3_i_reg_1042_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_i_10_reg_1027_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    small_input_ce0 : in STD_LOGIC;
    small_input_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \k_reg_325_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    k_1_reg_933_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_reg_1002_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \posx_assign_reg_348_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    exitcond1_reg_929 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp2_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    \posx_assign_cast_reg_982_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \posx_assign_cast4_reg_967_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \small_input_load_7_reg_1017_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_369_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_373_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb is
begin
sobel_sw_new_smalbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[25]\(4 downto 0) => \ap_CS_fsm_reg[25]\(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(11 downto 0) => \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(11 downto 0),
      \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(10 downto 0) => \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(10 downto 0),
      exitcond1_reg_929 => exitcond1_reg_929,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg[0]\,
      \j_reg_1002_reg[9]\(8 downto 0) => \j_reg_1002_reg[9]\(8 downto 0),
      \j_reg_1002_reg[9]_0\ => \j_reg_1002_reg[9]_0\,
      \j_reg_1002_reg[9]_1\(9 downto 0) => \j_reg_1002_reg[9]_1\(9 downto 0),
      k_1_reg_933_reg(11 downto 0) => k_1_reg_933_reg(11 downto 0),
      \k_reg_325_reg[11]\(11 downto 0) => \k_reg_325_reg[11]\(11 downto 0),
      \posx_assign_cast4_reg_967_reg[9]\(9 downto 0) => \posx_assign_cast4_reg_967_reg[9]\(9 downto 0),
      \posx_assign_cast_reg_982_reg[9]\(9 downto 0) => \posx_assign_cast_reg_982_reg[9]\(9 downto 0),
      \posx_assign_reg_348_reg[9]\(9 downto 0) => \posx_assign_reg_348_reg[9]\(9 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      \reg_369_reg[0]\ => \reg_369_reg[0]\,
      \reg_369_reg[3]\(2 downto 0) => \reg_369_reg[3]\(2 downto 0),
      \reg_373_reg[7]\(7 downto 0) => \reg_373_reg[7]\(7 downto 0),
      \res_3_i_reg_1042_reg[10]\(10 downto 0) => \res_3_i_reg_1042_reg[10]\(10 downto 0),
      small_input_ce0 => small_input_ce0,
      small_input_ce1 => small_input_ce1,
      \small_input_load_7_reg_1017_reg[7]\(7 downto 0) => \small_input_load_7_reg_1017_reg[7]\(7 downto 0),
      \tmp_i_10_reg_1027_reg[8]\(8 downto 0) => \tmp_i_10_reg_1027_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_RREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_next_reg_9090 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar1_reg_337_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp2_stage0_flag00011011 : out STD_LOGIC;
    \indvar1_reg_337_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_9_reg_958_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg : out STD_LOGIC;
    m_axi_INPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_INPUT_r_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_363_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_INPUT_r_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \indvar_reg_301_reg[5]\ : in STD_LOGIC;
    \exitcond3_reg_949_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : in STD_LOGIC;
    \indvar_next_reg_909_reg[8]\ : in STD_LOGIC;
    \indvar_next_reg_909_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond6_reg_905 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter2_reg_0 : in STD_LOGIC;
    ap_reg_pp2_iter1_exitcond3_reg_949 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \indvar1_reg_337_reg[3]\ : in STD_LOGIC;
    \INPUT_addr_1_reg_943_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_read_reg_882_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_INPUT_r_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_INPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read
     port map (
      ARLEN(3 downto 0) => \m_axi_INPUT_r_ARLEN[3]\(3 downto 0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \INPUT_addr_1_reg_943_reg[31]\(31 downto 0) => \INPUT_addr_1_reg_943_reg[31]\(31 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => ap_rst_n_inv,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_enable_reg_pp2_iter1_reg_0 => ap_enable_reg_pp2_iter1_reg_0,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg,
      ap_enable_reg_pp2_iter2_reg_0 => ap_enable_reg_pp2_iter2_reg_0,
      ap_reg_ioackin_INPUT_r_ARREADY => ap_reg_ioackin_INPUT_r_ARREADY,
      ap_reg_pp0_iter1_exitcond6_reg_905 => ap_reg_pp0_iter1_exitcond6_reg_905,
      \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0) => \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0),
      ap_reg_pp2_iter1_exitcond3_reg_949 => ap_reg_pp2_iter1_exitcond3_reg_949,
      \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0) => \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0),
      ap_rst_n => ap_rst_n,
      \exitcond3_reg_949_reg[0]\ => \exitcond3_reg_949_reg[0]\,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg[0]\,
      \indvar1_reg_337_reg[0]\(0) => \indvar1_reg_337_reg[0]\(0),
      \indvar1_reg_337_reg[0]_0\(0) => \indvar1_reg_337_reg[0]_0\(0),
      \indvar1_reg_337_reg[3]\ => \indvar1_reg_337_reg[3]\,
      indvar_next_reg_9090 => indvar_next_reg_9090,
      \indvar_next_reg_909_reg[2]\ => \indvar_next_reg_909_reg[2]\,
      \indvar_next_reg_909_reg[8]\ => \indvar_next_reg_909_reg[8]\,
      \indvar_reg_301_reg[0]\(0) => SR(0),
      \indvar_reg_301_reg[5]\ => \indvar_reg_301_reg[5]\,
      \input_read_reg_882_reg[31]\(31 downto 0) => \input_read_reg_882_reg[31]\(31 downto 0),
      m_axi_INPUT_r_ARADDR(29 downto 0) => m_axi_INPUT_r_ARADDR(29 downto 0),
      m_axi_INPUT_r_ARREADY => m_axi_INPUT_r_ARREADY,
      m_axi_INPUT_r_ARVALID => m_axi_INPUT_r_ARVALID,
      m_axi_INPUT_r_RLAST(32 downto 0) => m_axi_INPUT_r_RLAST(32 downto 0),
      m_axi_INPUT_r_RREADY => m_axi_INPUT_r_RREADY,
      m_axi_INPUT_r_RRESP(1 downto 0) => m_axi_INPUT_r_RRESP(1 downto 0),
      m_axi_INPUT_r_RVALID => m_axi_INPUT_r_RVALID,
      rdata_valid => s_ready_t_reg(0),
      \reg_363_reg[0]\ => INPUT_r_RREADY,
      \reg_363_reg[7]\(7 downto 0) => \reg_363_reg[7]\(7 downto 0),
      \tmp_9_reg_958_reg[0]\(0) => \tmp_9_reg_958_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi is
  port (
    small_input_ce0 : out STD_LOGIC;
    small_input_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_42_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_7_reg_1017_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_14_reg_1074_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_cast_reg_982_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_369_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \small_input_load_3_reg_992_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_reg_1047_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_cast4_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \posx_assign_reg_348_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \res_i_reg_1037_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg : out STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_RREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_WVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_AWVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_WLAST : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond6_reg_905_reg[0]\ : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp2_iter2_reg : in STD_LOGIC;
    ap_block_pp2_stage0_flag00011011 : in STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    \exitcond_reg_963_reg[0]\ : in STD_LOGIC;
    ap_reg_pp3_iter1_exitcond_reg_963 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg_0 : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_WREADY : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_reg_ioackin_OUTPUT_r_AWREADY : in STD_LOGIC;
    \j_reg_1002_reg[4]\ : in STD_LOGIC;
    \posx_assign_reg_348_reg[8]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_1 : in STD_LOGIC;
    \OUTPUT_addr_1_reg_1098_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_reg_1084 : in STD_LOGIC;
    \OUTPUT_addr_reg_1088_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_15_reg_1093_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_OUTPUT_r_RVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_BVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal bus_write_n_63 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \req_en__6\ : STD_LOGIC;
  signal \throttl_cnt10_out__4\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_2 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal wreq_throttl_n_7 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_OUTPUT_r_RREADY => m_axi_OUTPUT_r_RREADY,
      m_axi_OUTPUT_r_RVALID => m_axi_OUTPUT_r_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      \OUTPUT_addr_1_reg_1098_reg[31]\(31 downto 0) => \OUTPUT_addr_1_reg_1098_reg[31]\(31 downto 0),
      \OUTPUT_addr_reg_1088_reg[31]\(31 downto 0) => \OUTPUT_addr_reg_1088_reg[31]\(31 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => ap_enable_reg_pp3_iter0_reg,
      ap_enable_reg_pp3_iter0_reg_0 => ap_enable_reg_pp3_iter0_reg_0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_0,
      ap_enable_reg_pp3_iter1_reg_1 => ap_enable_reg_pp3_iter1_reg_1,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter3_reg => ap_enable_reg_pp3_iter3_reg,
      ap_enable_reg_pp3_iter3_reg_0 => ap_enable_reg_pp3_iter3_reg_0,
      ap_reg_ioackin_OUTPUT_r_AWREADY => ap_reg_ioackin_OUTPUT_r_AWREADY,
      ap_reg_ioackin_OUTPUT_r_WREADY => ap_reg_ioackin_OUTPUT_r_WREADY,
      ap_reg_pp3_iter1_exitcond_reg_963 => ap_reg_pp3_iter1_exitcond_reg_963,
      \ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\ => p_42_in,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg[0]\,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg[0]\,
      icmp_reg_1084 => icmp_reg_1084,
      \j_reg_1002_reg[4]\ => \j_reg_1002_reg[4]\,
      m_axi_OUTPUT_r_AWADDR(29 downto 0) => m_axi_OUTPUT_r_AWADDR(29 downto 0),
      \m_axi_OUTPUT_r_AWLEN[3]\(3 downto 0) => \^awlen\(3 downto 0),
      m_axi_OUTPUT_r_AWREADY => m_axi_OUTPUT_r_AWREADY,
      m_axi_OUTPUT_r_AWVALID => m_axi_OUTPUT_r_AWVALID,
      m_axi_OUTPUT_r_BREADY => m_axi_OUTPUT_r_BREADY,
      m_axi_OUTPUT_r_BVALID => m_axi_OUTPUT_r_BVALID,
      m_axi_OUTPUT_r_WDATA(31 downto 0) => m_axi_OUTPUT_r_WDATA(31 downto 0),
      m_axi_OUTPUT_r_WLAST => m_axi_OUTPUT_r_WLAST,
      m_axi_OUTPUT_r_WREADY => m_axi_OUTPUT_r_WREADY,
      m_axi_OUTPUT_r_WSTRB(3 downto 0) => m_axi_OUTPUT_r_WSTRB(3 downto 0),
      m_axi_OUTPUT_r_WVALID => m_axi_OUTPUT_r_WVALID,
      \posx_assign_cast4_reg_967_reg[0]\(0) => \posx_assign_cast4_reg_967_reg[0]\(0),
      \posx_assign_cast_reg_982_reg[0]\(0) => \posx_assign_cast_reg_982_reg[0]\(0),
      \posx_assign_reg_348_reg[0]\(0) => \posx_assign_reg_348_reg[0]\(0),
      \posx_assign_reg_348_reg[8]\ => \posx_assign_reg_348_reg[8]\,
      \reg_369_reg[0]\(0) => \reg_369_reg[0]\(0),
      \req_en__6\ => \req_en__6\,
      \res_i_reg_1037_reg[0]\(0) => \res_i_reg_1037_reg[0]\(0),
      \res_reg_1047_reg[0]\(0) => \res_reg_1047_reg[0]\(0),
      small_input_ce0 => small_input_ce0,
      small_input_ce1 => small_input_ce1,
      \small_input_load_3_reg_992_reg[0]\(0) => \small_input_load_3_reg_992_reg[0]\(0),
      \small_input_load_7_reg_1017_reg[0]\(0) => \small_input_load_7_reg_1017_reg[0]\(0),
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[0]\(0) => \p_0_in__1\(0),
      \throttl_cnt_reg[0]_0\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[3]\ => wreq_throttl_n_5,
      \throttl_cnt_reg[4]\ => wreq_throttl_n_2,
      \throttl_cnt_reg[7]\(0) => bus_write_n_63,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_7,
      \tmp_14_reg_1074_reg[0]\(0) => \tmp_14_reg_1074_reg[0]\(0),
      \tmp_15_reg_1093_reg[7]\(7 downto 0) => \tmp_15_reg_1093_reg[7]\(7 downto 0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl
     port map (
      AWLEN(2 downto 0) => \^awlen\(3 downto 1),
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => \p_0_in__1\(0),
      E(0) => bus_write_n_63,
      Q(0) => throttl_cnt_reg(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.loop_cnt_reg[0]\ => wreq_throttl_n_5,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttl_n_7,
      m_axi_OUTPUT_r_AWREADY => m_axi_OUTPUT_r_AWREADY,
      \req_en__6\ => \req_en__6\,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_INPUT_r_AWVALID : out STD_LOGIC;
    m_axi_INPUT_r_AWREADY : in STD_LOGIC;
    m_axi_INPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_WVALID : out STD_LOGIC;
    m_axi_INPUT_r_WREADY : in STD_LOGIC;
    m_axi_INPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_WLAST : out STD_LOGIC;
    m_axi_INPUT_r_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_ARVALID : out STD_LOGIC;
    m_axi_INPUT_r_ARREADY : in STD_LOGIC;
    m_axi_INPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_RVALID : in STD_LOGIC;
    m_axi_INPUT_r_RREADY : out STD_LOGIC;
    m_axi_INPUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_RLAST : in STD_LOGIC;
    m_axi_INPUT_r_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_BVALID : in STD_LOGIC;
    m_axi_INPUT_r_BREADY : out STD_LOGIC;
    m_axi_INPUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_INPUT_r_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_AWVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUTPUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_WVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_WLAST : out STD_LOGIC;
    m_axi_OUTPUT_r_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_ARVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_ARREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUTPUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_RVALID : in STD_LOGIC;
    m_axi_OUTPUT_r_RREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_RLAST : in STD_LOGIC;
    m_axi_OUTPUT_r_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_BVALID : in STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_OUTPUT_r_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_M_AXI_INPUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_M_AXI_INPUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_INPUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_INPUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_INPUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_R_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 3;
  attribute C_M_AXI_INPUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_M_AXI_INPUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_INPUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_R_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 0;
  attribute C_M_AXI_INPUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_INPUT_R_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_R_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 0;
  attribute C_M_AXI_INPUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 4;
  attribute C_M_AXI_INPUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_M_AXI_OUTPUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 3;
  attribute C_M_AXI_OUTPUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_M_AXI_OUTPUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 0;
  attribute C_M_AXI_OUTPUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_OUTPUT_R_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 0;
  attribute C_M_AXI_OUTPUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 4;
  attribute C_M_AXI_OUTPUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 4;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 5;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000100000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_pp3_stage1 : string;
  attribute ap_ST_fsm_pp3_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_pp3_stage2 : string;
  attribute ap_ST_fsm_pp3_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_pp3_stage3 : string;
  attribute ap_ST_fsm_pp3_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "27'b000000000000000000010000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal INPUT_addr_1_reg_943 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \INPUT_addr_1_reg_943[12]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[12]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[12]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[12]_i_5_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[16]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[16]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[16]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[16]_i_5_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[20]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[20]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[20]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[20]_i_5_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[24]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[24]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[24]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[24]_i_5_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[28]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[28]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[28]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[28]_i_5_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[31]_i_2_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[31]_i_3_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943[31]_i_4_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \INPUT_addr_1_reg_943_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal INPUT_r_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal INPUT_r_RREADY : STD_LOGIC;
  signal I_RREADY1 : STD_LOGIC;
  signal OUTPUT_addr_1_reg_1098 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OUTPUT_addr_1_reg_10980 : STD_LOGIC;
  signal OUTPUT_addr_reg_1088 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OUTPUT_addr_reg_10880 : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[11]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[11]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[11]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[11]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[15]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[15]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[15]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[15]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[19]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[19]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[19]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[19]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[23]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[23]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[23]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[23]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[27]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[27]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[27]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[27]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[31]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[31]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[31]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[31]_i_6_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[3]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[3]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[3]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[3]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[7]_i_2_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[7]_i_3_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[7]_i_4_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088[7]_i_5_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \OUTPUT_addr_reg_1088_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal abscond4_reg_1064 : STD_LOGIC;
  signal abscond4_reg_10640 : STD_LOGIC;
  signal \abscond4_reg_1064[0]_i_2_n_2\ : STD_LOGIC;
  signal \abscond4_reg_1064[0]_i_3_n_2\ : STD_LOGIC;
  signal abscond_reg_1053 : STD_LOGIC;
  signal \abscond_reg_1053[0]_i_1_n_2\ : STD_LOGIC;
  signal \abscond_reg_1053[0]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[20]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[21]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_4_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal ap_NS_fsm163_out : STD_LOGIC;
  signal ap_NS_fsm171_out : STD_LOGIC;
  signal ap_block_pp2_stage0_flag00011011 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_reg_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_INPUT_r_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_OUTPUT_r_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_OUTPUT_r_WREADY : STD_LOGIC;
  signal ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond6_reg_905 : STD_LOGIC;
  signal ap_reg_pp0_iter1_indvar_reg_301 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_reg_pp2_iter1_exitcond3_reg_949 : STD_LOGIC;
  signal \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp3_iter1_exitcond_reg_963 : STD_LOGIC;
  signal ap_reg_pp3_iter1_posx_assign_reg_348 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal exitcond1_reg_929 : STD_LOGIC;
  signal \exitcond1_reg_929[0]_i_1_n_2\ : STD_LOGIC;
  signal exitcond3_fu_480_p2 : STD_LOGIC;
  signal \exitcond3_reg_949_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond6_fu_393_p2 : STD_LOGIC;
  signal \exitcond6_reg_905[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond6_reg_905[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond6_reg_905_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_fu_515_p2 : STD_LOGIC;
  signal \exitcond_reg_963[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond_reg_963[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond_reg_963_reg_n_2_[0]\ : STD_LOGIC;
  signal i_1_fu_871_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_313[8]_i_2_n_2\ : STD_LOGIC;
  signal \i_reg_313_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_reg_1084 : STD_LOGIC;
  signal \icmp_reg_1084[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_reg_1084[0]_i_2_n_2\ : STD_LOGIC;
  signal indvar1_reg_337 : STD_LOGIC;
  signal indvar1_reg_3370 : STD_LOGIC;
  signal \indvar1_reg_337[10]_i_4_n_2\ : STD_LOGIC;
  signal \indvar1_reg_337_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal indvar_next1_fu_486_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal indvar_next_reg_9090 : STD_LOGIC;
  signal \indvar_next_reg_909[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[0]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[0]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[0]_i_6_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[4]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[4]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[4]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[4]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[8]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[8]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[8]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909[8]_i_5_n_2\ : STD_LOGIC;
  signal indvar_next_reg_909_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_next_reg_909_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_next_reg_909_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal indvar_reg_301 : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[0]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[10]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[11]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[1]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[2]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[3]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[4]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[5]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[6]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[7]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[8]\ : STD_LOGIC;
  signal \indvar_reg_301_reg_n_2_[9]\ : STD_LOGIC;
  signal input2_sum5_fu_465_p2 : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal input_r_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_read_reg_882 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_reg_1002 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal j_reg_10020 : STD_LOGIC;
  signal \k_1_reg_933[0]_i_3_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[0]_i_4_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[0]_i_5_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[0]_i_6_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[4]_i_2_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[4]_i_3_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[4]_i_4_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[4]_i_5_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[8]_i_2_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[8]_i_3_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[8]_i_4_n_2\ : STD_LOGIC;
  signal \k_1_reg_933[8]_i_5_n_2\ : STD_LOGIC;
  signal k_1_reg_933_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \k_1_reg_933_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \k_1_reg_933_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \k_1_reg_933_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \k_1_reg_933_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal k_phi_fu_329_p4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal k_reg_325 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^m_axi_input_r_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_input_r_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_r_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_output_r_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal output4_sum7_fu_825_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_r_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_read_reg_877 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_25_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_44_in : STD_LOGIC;
  signal position_fu_168 : STD_LOGIC;
  signal position_fu_1680 : STD_LOGIC;
  signal \position_fu_168[0]_i_4_n_2\ : STD_LOGIC;
  signal \position_fu_168[0]_i_5_n_2\ : STD_LOGIC;
  signal \position_fu_168[0]_i_6_n_2\ : STD_LOGIC;
  signal \position_fu_168[0]_i_7_n_2\ : STD_LOGIC;
  signal \position_fu_168[12]_i_2_n_2\ : STD_LOGIC;
  signal \position_fu_168[12]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168[12]_i_4_n_2\ : STD_LOGIC;
  signal \position_fu_168[12]_i_5_n_2\ : STD_LOGIC;
  signal \position_fu_168[16]_i_2_n_2\ : STD_LOGIC;
  signal \position_fu_168[16]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168[16]_i_4_n_2\ : STD_LOGIC;
  signal \position_fu_168[16]_i_5_n_2\ : STD_LOGIC;
  signal \position_fu_168[20]_i_2_n_2\ : STD_LOGIC;
  signal \position_fu_168[20]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168[4]_i_2_n_2\ : STD_LOGIC;
  signal \position_fu_168[4]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168[4]_i_4_n_2\ : STD_LOGIC;
  signal \position_fu_168[4]_i_5_n_2\ : STD_LOGIC;
  signal \position_fu_168[8]_i_2_n_2\ : STD_LOGIC;
  signal \position_fu_168[8]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168[8]_i_4_n_2\ : STD_LOGIC;
  signal \position_fu_168[8]_i_5_n_2\ : STD_LOGIC;
  signal position_fu_168_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \position_fu_168_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \position_fu_168_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \position_fu_168_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[0]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[1]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[2]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[3]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[4]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[5]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[6]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[7]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[8]_i_1_n_2\ : STD_LOGIC;
  signal \posx_assign_cast4_reg_967[9]_i_2_n_2\ : STD_LOGIC;
  signal posx_assign_cast4_reg_967_reg0 : STD_LOGIC;
  signal \posx_assign_cast4_reg_967_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal posx_assign_cast_reg_982_reg0 : STD_LOGIC;
  signal \posx_assign_cast_reg_982_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal posx_assign_reg_348 : STD_LOGIC;
  signal posx_assign_reg_3480 : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[0]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[1]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[2]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[3]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[4]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[5]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[6]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[7]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[8]\ : STD_LOGIC;
  signal \posx_assign_reg_348_reg_n_2_[9]\ : STD_LOGIC;
  signal reg_363 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_369 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3690 : STD_LOGIC;
  signal reg_3691 : STD_LOGIC;
  signal reg_373 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3730 : STD_LOGIC;
  signal res_1_fu_742_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal res_1_reg_1058 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \res_1_reg_1058[10]_i_2_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[10]_i_3_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[10]_i_4_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[10]_i_5_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_2_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_3_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_4_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_5_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_6_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_7_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[3]_i_8_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_2_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_3_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_4_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_5_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_6_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_7_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_8_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058[7]_i_9_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \res_1_reg_1058_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal res_3_i_fu_691_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal res_3_i_reg_1042 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \res_3_i_reg_1042[10]_i_10_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_11_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_12_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[10]_i_9_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[3]_i_7_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_11_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_12_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_13_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042[7]_i_14_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_7_n_5\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_3\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_4\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_5\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_6\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_7\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_8\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[10]_i_8_n_9\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \res_3_i_reg_1042_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal res_fu_725_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal res_i_fu_646_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal res_i_reg_1037 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \res_i_reg_1037[3]_i_2_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_3_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_4_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_5_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_6_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_7_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[3]_i_8_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_2_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_3_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_4_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_5_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_6_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_7_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_8_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[7]_i_9_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037[9]_i_2_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \res_i_reg_1037_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal res_reg_1047 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \res_reg_1047[10]_i_2_n_2\ : STD_LOGIC;
  signal \res_reg_1047[10]_i_3_n_2\ : STD_LOGIC;
  signal \res_reg_1047[10]_i_4_n_2\ : STD_LOGIC;
  signal \res_reg_1047[10]_i_5_n_2\ : STD_LOGIC;
  signal \res_reg_1047[10]_i_6_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_2_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_3_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_4_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_5_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_6_n_2\ : STD_LOGIC;
  signal \res_reg_1047[3]_i_7_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_2_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_3_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_4_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_5_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_6_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_7_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_8_n_2\ : STD_LOGIC;
  signal \res_reg_1047[7]_i_9_n_2\ : STD_LOGIC;
  signal \res_reg_1047_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \res_reg_1047_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \res_reg_1047_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \res_reg_1047_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \res_reg_1047_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \res_reg_1047_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \res_reg_1047_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \res_reg_1047_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \res_reg_1047_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \res_reg_1047_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal small_input_U_n_18 : STD_LOGIC;
  signal small_input_U_n_28 : STD_LOGIC;
  signal small_input_U_n_29 : STD_LOGIC;
  signal small_input_U_n_30 : STD_LOGIC;
  signal small_input_U_n_31 : STD_LOGIC;
  signal small_input_U_n_32 : STD_LOGIC;
  signal small_input_address01 : STD_LOGIC;
  signal small_input_ce0 : STD_LOGIC;
  signal small_input_ce1 : STD_LOGIC;
  signal small_input_load_3_reg_992 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal small_input_load_7_reg_1017 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal small_input_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal small_input_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal small_input_we0 : STD_LOGIC;
  signal small_input_we1 : STD_LOGIC;
  signal sobel_sw_new_CTRL_BUS_s_axi_U_n_73 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_2 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_21 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_22 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_23 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_24 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_25 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_26 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_5 : STD_LOGIC;
  signal sobel_sw_new_INPUT_r_m_axi_U_n_7 : STD_LOGIC;
  signal sobel_sw_new_OUTPUT_r_m_axi_U_n_21 : STD_LOGIC;
  signal sobel_sw_new_OUTPUT_r_m_axi_U_n_22 : STD_LOGIC;
  signal tmp_12_reg_1069 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_12_reg_10690 : STD_LOGIC;
  signal \tmp_12_reg_1069[1]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[6]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1069[7]_i_2_n_2\ : STD_LOGIC;
  signal tmp_14_reg_1074 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_14_reg_1074[1]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[6]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_reg_1074[7]_i_2_n_2\ : STD_LOGIC;
  signal tmp_15_fu_840_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_15_reg_1093 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_15_reg_1093[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_15_reg_1093_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_17_reg_1079 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_17_reg_1079[3]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079[3]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_17_reg_1079_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal tmp_1_reg_925 : STD_LOGIC;
  signal \tmp_1_reg_925[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_20_cast_reg_894 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_21_cast_reg_900 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_9_reg_958_reg0 : STD_LOGIC;
  signal \tmp_9_reg_958_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_i_10_fu_606_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_i_10_reg_1027 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_i_10_reg_10270 : STD_LOGIC;
  signal \NLW_INPUT_addr_1_reg_943_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_INPUT_addr_1_reg_943_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OUTPUT_addr_reg_1088_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_next_reg_909_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_k_1_reg_933_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_position_fu_168_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_position_fu_168_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_1_reg_1058_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_1_reg_1058_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_res_3_i_reg_1042_reg[10]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_res_3_i_reg_1042_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_res_i_reg_1037_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_res_i_reg_1037_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_reg_1047_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_res_reg_1047_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_15_reg_1093_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_17_reg_1079_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_17_reg_1079_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_17_reg_1079_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_2\ : label is "soft_lutpair269";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter2_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \exitcond3_reg_949[0]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \i_reg_313[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \i_reg_313[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \i_reg_313[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_reg_313[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_reg_313[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_reg_313[8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \indvar1_reg_337[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \indvar1_reg_337[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \indvar1_reg_337[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \indvar1_reg_337[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \indvar1_reg_337[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \indvar1_reg_337[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \indvar1_reg_337[8]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \indvar1_reg_337[9]_i_1\ : label is "soft_lutpair263";
  attribute HLUTNM : string;
  attribute HLUTNM of \res_1_reg_1058[3]_i_2\ : label is "lutpair1";
  attribute HLUTNM of \res_1_reg_1058[3]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \res_1_reg_1058[3]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \res_1_reg_1058[3]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \res_1_reg_1058[3]_i_6\ : label is "lutpair1";
  attribute HLUTNM of \res_1_reg_1058[3]_i_7\ : label is "lutpair0";
  attribute HLUTNM of \res_1_reg_1058[3]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \res_1_reg_1058[7]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \res_1_reg_1058[7]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \res_1_reg_1058[7]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \res_1_reg_1058[7]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \res_1_reg_1058[7]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \res_1_reg_1058[7]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \res_1_reg_1058[7]_i_9\ : label is "lutpair3";
  attribute HLUTNM of \res_i_reg_1037[3]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \res_i_reg_1037[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \res_i_reg_1037[3]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \res_i_reg_1037[3]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \res_i_reg_1037[3]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \res_i_reg_1037[3]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \res_i_reg_1037[3]_i_8\ : label is "lutpair18";
  attribute HLUTNM of \res_i_reg_1037[7]_i_2\ : label is "lutpair11";
  attribute HLUTNM of \res_i_reg_1037[7]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \res_i_reg_1037[7]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \res_i_reg_1037[7]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \res_i_reg_1037[7]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \res_i_reg_1037[7]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \res_i_reg_1037[7]_i_9\ : label is "lutpair9";
  attribute HLUTNM of \res_reg_1047[3]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \res_reg_1047[3]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \res_reg_1047[3]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \res_reg_1047[7]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \res_reg_1047[7]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \res_reg_1047[7]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \res_reg_1047[7]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \res_reg_1047[7]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \res_reg_1047[7]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \res_reg_1047[7]_i_9\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_14_reg_1074[7]_i_2\ : label is "soft_lutpair270";
begin
  m_axi_INPUT_r_ARADDR(31 downto 2) <= \^m_axi_input_r_araddr\(31 downto 2);
  m_axi_INPUT_r_ARADDR(1) <= \<const0>\;
  m_axi_INPUT_r_ARADDR(0) <= \<const0>\;
  m_axi_INPUT_r_ARBURST(1) <= \<const0>\;
  m_axi_INPUT_r_ARBURST(0) <= \<const1>\;
  m_axi_INPUT_r_ARCACHE(3) <= \<const0>\;
  m_axi_INPUT_r_ARCACHE(2) <= \<const0>\;
  m_axi_INPUT_r_ARCACHE(1) <= \<const1>\;
  m_axi_INPUT_r_ARCACHE(0) <= \<const1>\;
  m_axi_INPUT_r_ARID(0) <= \<const0>\;
  m_axi_INPUT_r_ARLEN(7) <= \<const0>\;
  m_axi_INPUT_r_ARLEN(6) <= \<const0>\;
  m_axi_INPUT_r_ARLEN(5) <= \<const0>\;
  m_axi_INPUT_r_ARLEN(4) <= \<const0>\;
  m_axi_INPUT_r_ARLEN(3 downto 0) <= \^m_axi_input_r_arlen\(3 downto 0);
  m_axi_INPUT_r_ARLOCK(1) <= \<const0>\;
  m_axi_INPUT_r_ARLOCK(0) <= \<const0>\;
  m_axi_INPUT_r_ARPROT(2) <= \<const0>\;
  m_axi_INPUT_r_ARPROT(1) <= \<const0>\;
  m_axi_INPUT_r_ARPROT(0) <= \<const0>\;
  m_axi_INPUT_r_ARQOS(3) <= \<const0>\;
  m_axi_INPUT_r_ARQOS(2) <= \<const0>\;
  m_axi_INPUT_r_ARQOS(1) <= \<const0>\;
  m_axi_INPUT_r_ARQOS(0) <= \<const0>\;
  m_axi_INPUT_r_ARREGION(3) <= \<const0>\;
  m_axi_INPUT_r_ARREGION(2) <= \<const0>\;
  m_axi_INPUT_r_ARREGION(1) <= \<const0>\;
  m_axi_INPUT_r_ARREGION(0) <= \<const0>\;
  m_axi_INPUT_r_ARSIZE(2) <= \<const0>\;
  m_axi_INPUT_r_ARSIZE(1) <= \<const1>\;
  m_axi_INPUT_r_ARSIZE(0) <= \<const0>\;
  m_axi_INPUT_r_ARUSER(0) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(31) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(30) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(29) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(28) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(27) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(26) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(25) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(24) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(23) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(22) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(21) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(20) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(19) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(18) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(17) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(16) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(15) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(14) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(13) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(12) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(11) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(10) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(9) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(8) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(7) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(6) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(5) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(4) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(3) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(2) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(1) <= \<const0>\;
  m_axi_INPUT_r_AWADDR(0) <= \<const0>\;
  m_axi_INPUT_r_AWBURST(1) <= \<const0>\;
  m_axi_INPUT_r_AWBURST(0) <= \<const1>\;
  m_axi_INPUT_r_AWCACHE(3) <= \<const0>\;
  m_axi_INPUT_r_AWCACHE(2) <= \<const0>\;
  m_axi_INPUT_r_AWCACHE(1) <= \<const1>\;
  m_axi_INPUT_r_AWCACHE(0) <= \<const1>\;
  m_axi_INPUT_r_AWID(0) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(7) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(6) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(5) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(4) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(3) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(2) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(1) <= \<const0>\;
  m_axi_INPUT_r_AWLEN(0) <= \<const0>\;
  m_axi_INPUT_r_AWLOCK(1) <= \<const0>\;
  m_axi_INPUT_r_AWLOCK(0) <= \<const0>\;
  m_axi_INPUT_r_AWPROT(2) <= \<const0>\;
  m_axi_INPUT_r_AWPROT(1) <= \<const0>\;
  m_axi_INPUT_r_AWPROT(0) <= \<const0>\;
  m_axi_INPUT_r_AWQOS(3) <= \<const0>\;
  m_axi_INPUT_r_AWQOS(2) <= \<const0>\;
  m_axi_INPUT_r_AWQOS(1) <= \<const0>\;
  m_axi_INPUT_r_AWQOS(0) <= \<const0>\;
  m_axi_INPUT_r_AWREGION(3) <= \<const0>\;
  m_axi_INPUT_r_AWREGION(2) <= \<const0>\;
  m_axi_INPUT_r_AWREGION(1) <= \<const0>\;
  m_axi_INPUT_r_AWREGION(0) <= \<const0>\;
  m_axi_INPUT_r_AWSIZE(2) <= \<const0>\;
  m_axi_INPUT_r_AWSIZE(1) <= \<const1>\;
  m_axi_INPUT_r_AWSIZE(0) <= \<const0>\;
  m_axi_INPUT_r_AWUSER(0) <= \<const0>\;
  m_axi_INPUT_r_AWVALID <= \<const0>\;
  m_axi_INPUT_r_BREADY <= \<const1>\;
  m_axi_INPUT_r_WDATA(31) <= \<const0>\;
  m_axi_INPUT_r_WDATA(30) <= \<const0>\;
  m_axi_INPUT_r_WDATA(29) <= \<const0>\;
  m_axi_INPUT_r_WDATA(28) <= \<const0>\;
  m_axi_INPUT_r_WDATA(27) <= \<const0>\;
  m_axi_INPUT_r_WDATA(26) <= \<const0>\;
  m_axi_INPUT_r_WDATA(25) <= \<const0>\;
  m_axi_INPUT_r_WDATA(24) <= \<const0>\;
  m_axi_INPUT_r_WDATA(23) <= \<const0>\;
  m_axi_INPUT_r_WDATA(22) <= \<const0>\;
  m_axi_INPUT_r_WDATA(21) <= \<const0>\;
  m_axi_INPUT_r_WDATA(20) <= \<const0>\;
  m_axi_INPUT_r_WDATA(19) <= \<const0>\;
  m_axi_INPUT_r_WDATA(18) <= \<const0>\;
  m_axi_INPUT_r_WDATA(17) <= \<const0>\;
  m_axi_INPUT_r_WDATA(16) <= \<const0>\;
  m_axi_INPUT_r_WDATA(15) <= \<const0>\;
  m_axi_INPUT_r_WDATA(14) <= \<const0>\;
  m_axi_INPUT_r_WDATA(13) <= \<const0>\;
  m_axi_INPUT_r_WDATA(12) <= \<const0>\;
  m_axi_INPUT_r_WDATA(11) <= \<const0>\;
  m_axi_INPUT_r_WDATA(10) <= \<const0>\;
  m_axi_INPUT_r_WDATA(9) <= \<const0>\;
  m_axi_INPUT_r_WDATA(8) <= \<const0>\;
  m_axi_INPUT_r_WDATA(7) <= \<const0>\;
  m_axi_INPUT_r_WDATA(6) <= \<const0>\;
  m_axi_INPUT_r_WDATA(5) <= \<const0>\;
  m_axi_INPUT_r_WDATA(4) <= \<const0>\;
  m_axi_INPUT_r_WDATA(3) <= \<const0>\;
  m_axi_INPUT_r_WDATA(2) <= \<const0>\;
  m_axi_INPUT_r_WDATA(1) <= \<const0>\;
  m_axi_INPUT_r_WDATA(0) <= \<const0>\;
  m_axi_INPUT_r_WID(0) <= \<const0>\;
  m_axi_INPUT_r_WLAST <= \<const0>\;
  m_axi_INPUT_r_WSTRB(3) <= \<const0>\;
  m_axi_INPUT_r_WSTRB(2) <= \<const0>\;
  m_axi_INPUT_r_WSTRB(1) <= \<const0>\;
  m_axi_INPUT_r_WSTRB(0) <= \<const0>\;
  m_axi_INPUT_r_WUSER(0) <= \<const0>\;
  m_axi_INPUT_r_WVALID <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(31) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(30) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(29) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(28) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(27) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(26) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(25) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(24) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(23) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(22) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(21) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(20) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(19) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(18) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(17) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(16) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(15) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(14) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(13) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(12) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(11) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(10) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(9) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(8) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(7) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(6) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(5) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(4) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(3) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARADDR(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARBURST(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARBURST(0) <= \<const1>\;
  m_axi_OUTPUT_r_ARCACHE(3) <= \<const0>\;
  m_axi_OUTPUT_r_ARCACHE(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARCACHE(1) <= \<const1>\;
  m_axi_OUTPUT_r_ARCACHE(0) <= \<const1>\;
  m_axi_OUTPUT_r_ARID(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(7) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(6) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(5) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(4) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(3) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARLEN(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARLOCK(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARLOCK(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARPROT(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARPROT(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARPROT(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARQOS(3) <= \<const0>\;
  m_axi_OUTPUT_r_ARQOS(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARQOS(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARQOS(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARREGION(3) <= \<const0>\;
  m_axi_OUTPUT_r_ARREGION(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARREGION(1) <= \<const0>\;
  m_axi_OUTPUT_r_ARREGION(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARSIZE(2) <= \<const0>\;
  m_axi_OUTPUT_r_ARSIZE(1) <= \<const1>\;
  m_axi_OUTPUT_r_ARSIZE(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARUSER(0) <= \<const0>\;
  m_axi_OUTPUT_r_ARVALID <= \<const0>\;
  m_axi_OUTPUT_r_AWADDR(31 downto 2) <= \^m_axi_output_r_awaddr\(31 downto 2);
  m_axi_OUTPUT_r_AWADDR(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWADDR(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWBURST(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWBURST(0) <= \<const1>\;
  m_axi_OUTPUT_r_AWCACHE(3) <= \<const0>\;
  m_axi_OUTPUT_r_AWCACHE(2) <= \<const0>\;
  m_axi_OUTPUT_r_AWCACHE(1) <= \<const1>\;
  m_axi_OUTPUT_r_AWCACHE(0) <= \<const1>\;
  m_axi_OUTPUT_r_AWID(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWLEN(7) <= \<const0>\;
  m_axi_OUTPUT_r_AWLEN(6) <= \<const0>\;
  m_axi_OUTPUT_r_AWLEN(5) <= \<const0>\;
  m_axi_OUTPUT_r_AWLEN(4) <= \<const0>\;
  m_axi_OUTPUT_r_AWLEN(3 downto 0) <= \^m_axi_output_r_awlen\(3 downto 0);
  m_axi_OUTPUT_r_AWLOCK(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWLOCK(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWPROT(2) <= \<const0>\;
  m_axi_OUTPUT_r_AWPROT(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWPROT(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWQOS(3) <= \<const0>\;
  m_axi_OUTPUT_r_AWQOS(2) <= \<const0>\;
  m_axi_OUTPUT_r_AWQOS(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWQOS(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWREGION(3) <= \<const0>\;
  m_axi_OUTPUT_r_AWREGION(2) <= \<const0>\;
  m_axi_OUTPUT_r_AWREGION(1) <= \<const0>\;
  m_axi_OUTPUT_r_AWREGION(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWSIZE(2) <= \<const0>\;
  m_axi_OUTPUT_r_AWSIZE(1) <= \<const1>\;
  m_axi_OUTPUT_r_AWSIZE(0) <= \<const0>\;
  m_axi_OUTPUT_r_AWUSER(0) <= \<const0>\;
  m_axi_OUTPUT_r_WID(0) <= \<const0>\;
  m_axi_OUTPUT_r_WUSER(0) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INPUT_addr_1_reg_943[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(12),
      I1 => position_fu_168_reg(2),
      O => \INPUT_addr_1_reg_943[12]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(11),
      I1 => position_fu_168_reg(1),
      O => \INPUT_addr_1_reg_943[12]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(10),
      I1 => position_fu_168_reg(0),
      O => \INPUT_addr_1_reg_943[12]_i_4_n_2\
    );
\INPUT_addr_1_reg_943[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_21_cast_reg_900(9),
      O => \INPUT_addr_1_reg_943[12]_i_5_n_2\
    );
\INPUT_addr_1_reg_943[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(16),
      I1 => position_fu_168_reg(6),
      O => \INPUT_addr_1_reg_943[16]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(15),
      I1 => position_fu_168_reg(5),
      O => \INPUT_addr_1_reg_943[16]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(14),
      I1 => position_fu_168_reg(4),
      O => \INPUT_addr_1_reg_943[16]_i_4_n_2\
    );
\INPUT_addr_1_reg_943[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(13),
      I1 => position_fu_168_reg(3),
      O => \INPUT_addr_1_reg_943[16]_i_5_n_2\
    );
\INPUT_addr_1_reg_943[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(20),
      I1 => position_fu_168_reg(10),
      O => \INPUT_addr_1_reg_943[20]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(19),
      I1 => position_fu_168_reg(9),
      O => \INPUT_addr_1_reg_943[20]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(18),
      I1 => position_fu_168_reg(8),
      O => \INPUT_addr_1_reg_943[20]_i_4_n_2\
    );
\INPUT_addr_1_reg_943[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(17),
      I1 => position_fu_168_reg(7),
      O => \INPUT_addr_1_reg_943[20]_i_5_n_2\
    );
\INPUT_addr_1_reg_943[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(24),
      I1 => position_fu_168_reg(14),
      O => \INPUT_addr_1_reg_943[24]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(23),
      I1 => position_fu_168_reg(13),
      O => \INPUT_addr_1_reg_943[24]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(22),
      I1 => position_fu_168_reg(12),
      O => \INPUT_addr_1_reg_943[24]_i_4_n_2\
    );
\INPUT_addr_1_reg_943[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(21),
      I1 => position_fu_168_reg(11),
      O => \INPUT_addr_1_reg_943[24]_i_5_n_2\
    );
\INPUT_addr_1_reg_943[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(28),
      I1 => position_fu_168_reg(18),
      O => \INPUT_addr_1_reg_943[28]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(27),
      I1 => position_fu_168_reg(17),
      O => \INPUT_addr_1_reg_943[28]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(26),
      I1 => position_fu_168_reg(16),
      O => \INPUT_addr_1_reg_943[28]_i_4_n_2\
    );
\INPUT_addr_1_reg_943[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(25),
      I1 => position_fu_168_reg(15),
      O => \INPUT_addr_1_reg_943[28]_i_5_n_2\
    );
\INPUT_addr_1_reg_943[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(31),
      I1 => position_fu_168_reg(21),
      O => \INPUT_addr_1_reg_943[31]_i_2_n_2\
    );
\INPUT_addr_1_reg_943[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(30),
      I1 => position_fu_168_reg(20),
      O => \INPUT_addr_1_reg_943[31]_i_3_n_2\
    );
\INPUT_addr_1_reg_943[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_21_cast_reg_900(29),
      I1 => position_fu_168_reg(19),
      O => \INPUT_addr_1_reg_943[31]_i_4_n_2\
    );
\INPUT_addr_1_reg_943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(0),
      Q => INPUT_addr_1_reg_943(0),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(10),
      Q => INPUT_addr_1_reg_943(10),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(11),
      Q => INPUT_addr_1_reg_943(11),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(12),
      Q => INPUT_addr_1_reg_943(12),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \INPUT_addr_1_reg_943_reg[12]_i_1_n_2\,
      CO(2) => \INPUT_addr_1_reg_943_reg[12]_i_1_n_3\,
      CO(1) => \INPUT_addr_1_reg_943_reg[12]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_21_cast_reg_900(12 downto 10),
      DI(0) => '0',
      O(3 downto 0) => input2_sum5_fu_465_p2(12 downto 9),
      S(3) => \INPUT_addr_1_reg_943[12]_i_2_n_2\,
      S(2) => \INPUT_addr_1_reg_943[12]_i_3_n_2\,
      S(1) => \INPUT_addr_1_reg_943[12]_i_4_n_2\,
      S(0) => \INPUT_addr_1_reg_943[12]_i_5_n_2\
    );
\INPUT_addr_1_reg_943_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(13),
      Q => INPUT_addr_1_reg_943(13),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(14),
      Q => INPUT_addr_1_reg_943(14),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(15),
      Q => INPUT_addr_1_reg_943(15),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(16),
      Q => INPUT_addr_1_reg_943(16),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_addr_1_reg_943_reg[12]_i_1_n_2\,
      CO(3) => \INPUT_addr_1_reg_943_reg[16]_i_1_n_2\,
      CO(2) => \INPUT_addr_1_reg_943_reg[16]_i_1_n_3\,
      CO(1) => \INPUT_addr_1_reg_943_reg[16]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_21_cast_reg_900(16 downto 13),
      O(3 downto 0) => input2_sum5_fu_465_p2(16 downto 13),
      S(3) => \INPUT_addr_1_reg_943[16]_i_2_n_2\,
      S(2) => \INPUT_addr_1_reg_943[16]_i_3_n_2\,
      S(1) => \INPUT_addr_1_reg_943[16]_i_4_n_2\,
      S(0) => \INPUT_addr_1_reg_943[16]_i_5_n_2\
    );
\INPUT_addr_1_reg_943_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(17),
      Q => INPUT_addr_1_reg_943(17),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(18),
      Q => INPUT_addr_1_reg_943(18),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(19),
      Q => INPUT_addr_1_reg_943(19),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(1),
      Q => INPUT_addr_1_reg_943(1),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(20),
      Q => INPUT_addr_1_reg_943(20),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_addr_1_reg_943_reg[16]_i_1_n_2\,
      CO(3) => \INPUT_addr_1_reg_943_reg[20]_i_1_n_2\,
      CO(2) => \INPUT_addr_1_reg_943_reg[20]_i_1_n_3\,
      CO(1) => \INPUT_addr_1_reg_943_reg[20]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_21_cast_reg_900(20 downto 17),
      O(3 downto 0) => input2_sum5_fu_465_p2(20 downto 17),
      S(3) => \INPUT_addr_1_reg_943[20]_i_2_n_2\,
      S(2) => \INPUT_addr_1_reg_943[20]_i_3_n_2\,
      S(1) => \INPUT_addr_1_reg_943[20]_i_4_n_2\,
      S(0) => \INPUT_addr_1_reg_943[20]_i_5_n_2\
    );
\INPUT_addr_1_reg_943_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(21),
      Q => INPUT_addr_1_reg_943(21),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(22),
      Q => INPUT_addr_1_reg_943(22),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(23),
      Q => INPUT_addr_1_reg_943(23),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(24),
      Q => INPUT_addr_1_reg_943(24),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_addr_1_reg_943_reg[20]_i_1_n_2\,
      CO(3) => \INPUT_addr_1_reg_943_reg[24]_i_1_n_2\,
      CO(2) => \INPUT_addr_1_reg_943_reg[24]_i_1_n_3\,
      CO(1) => \INPUT_addr_1_reg_943_reg[24]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_21_cast_reg_900(24 downto 21),
      O(3 downto 0) => input2_sum5_fu_465_p2(24 downto 21),
      S(3) => \INPUT_addr_1_reg_943[24]_i_2_n_2\,
      S(2) => \INPUT_addr_1_reg_943[24]_i_3_n_2\,
      S(1) => \INPUT_addr_1_reg_943[24]_i_4_n_2\,
      S(0) => \INPUT_addr_1_reg_943[24]_i_5_n_2\
    );
\INPUT_addr_1_reg_943_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(25),
      Q => INPUT_addr_1_reg_943(25),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(26),
      Q => INPUT_addr_1_reg_943(26),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(27),
      Q => INPUT_addr_1_reg_943(27),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(28),
      Q => INPUT_addr_1_reg_943(28),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_addr_1_reg_943_reg[24]_i_1_n_2\,
      CO(3) => \INPUT_addr_1_reg_943_reg[28]_i_1_n_2\,
      CO(2) => \INPUT_addr_1_reg_943_reg[28]_i_1_n_3\,
      CO(1) => \INPUT_addr_1_reg_943_reg[28]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_21_cast_reg_900(28 downto 25),
      O(3 downto 0) => input2_sum5_fu_465_p2(28 downto 25),
      S(3) => \INPUT_addr_1_reg_943[28]_i_2_n_2\,
      S(2) => \INPUT_addr_1_reg_943[28]_i_3_n_2\,
      S(1) => \INPUT_addr_1_reg_943[28]_i_4_n_2\,
      S(0) => \INPUT_addr_1_reg_943[28]_i_5_n_2\
    );
\INPUT_addr_1_reg_943_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(29),
      Q => INPUT_addr_1_reg_943(29),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(2),
      Q => INPUT_addr_1_reg_943(2),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(30),
      Q => INPUT_addr_1_reg_943(30),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(31),
      Q => INPUT_addr_1_reg_943(31),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \INPUT_addr_1_reg_943_reg[28]_i_1_n_2\,
      CO(3 downto 2) => \NLW_INPUT_addr_1_reg_943_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \INPUT_addr_1_reg_943_reg[31]_i_1_n_4\,
      CO(0) => \INPUT_addr_1_reg_943_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_21_cast_reg_900(30 downto 29),
      O(3) => \NLW_INPUT_addr_1_reg_943_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => input2_sum5_fu_465_p2(31 downto 29),
      S(3) => '0',
      S(2) => \INPUT_addr_1_reg_943[31]_i_2_n_2\,
      S(1) => \INPUT_addr_1_reg_943[31]_i_3_n_2\,
      S(0) => \INPUT_addr_1_reg_943[31]_i_4_n_2\
    );
\INPUT_addr_1_reg_943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(3),
      Q => INPUT_addr_1_reg_943(3),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(4),
      Q => INPUT_addr_1_reg_943(4),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(5),
      Q => INPUT_addr_1_reg_943(5),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(6),
      Q => INPUT_addr_1_reg_943(6),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(7),
      Q => INPUT_addr_1_reg_943(7),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_21_cast_reg_900(8),
      Q => INPUT_addr_1_reg_943(8),
      R => '0'
    );
\INPUT_addr_1_reg_943_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => input2_sum5_fu_465_p2(9),
      Q => INPUT_addr_1_reg_943(9),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage3,
      I1 => tmp_17_reg_1079(2),
      I2 => tmp_17_reg_1079(3),
      I3 => tmp_17_reg_1079(0),
      I4 => tmp_17_reg_1079(1),
      O => OUTPUT_addr_1_reg_10980
    );
\OUTPUT_addr_1_reg_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(0),
      Q => OUTPUT_addr_1_reg_1098(0),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(10),
      Q => OUTPUT_addr_1_reg_1098(10),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(11),
      Q => OUTPUT_addr_1_reg_1098(11),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(12),
      Q => OUTPUT_addr_1_reg_1098(12),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(13),
      Q => OUTPUT_addr_1_reg_1098(13),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(14),
      Q => OUTPUT_addr_1_reg_1098(14),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(15),
      Q => OUTPUT_addr_1_reg_1098(15),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(16),
      Q => OUTPUT_addr_1_reg_1098(16),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(17),
      Q => OUTPUT_addr_1_reg_1098(17),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(18),
      Q => OUTPUT_addr_1_reg_1098(18),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(19),
      Q => OUTPUT_addr_1_reg_1098(19),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(1),
      Q => OUTPUT_addr_1_reg_1098(1),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(20),
      Q => OUTPUT_addr_1_reg_1098(20),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(21),
      Q => OUTPUT_addr_1_reg_1098(21),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(22),
      Q => OUTPUT_addr_1_reg_1098(22),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(23),
      Q => OUTPUT_addr_1_reg_1098(23),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(24),
      Q => OUTPUT_addr_1_reg_1098(24),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(25),
      Q => OUTPUT_addr_1_reg_1098(25),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(26),
      Q => OUTPUT_addr_1_reg_1098(26),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(27),
      Q => OUTPUT_addr_1_reg_1098(27),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(28),
      Q => OUTPUT_addr_1_reg_1098(28),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(29),
      Q => OUTPUT_addr_1_reg_1098(29),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(2),
      Q => OUTPUT_addr_1_reg_1098(2),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(30),
      Q => OUTPUT_addr_1_reg_1098(30),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(31),
      Q => OUTPUT_addr_1_reg_1098(31),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(3),
      Q => OUTPUT_addr_1_reg_1098(3),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(4),
      Q => OUTPUT_addr_1_reg_1098(4),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(5),
      Q => OUTPUT_addr_1_reg_1098(5),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(6),
      Q => OUTPUT_addr_1_reg_1098(6),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(7),
      Q => OUTPUT_addr_1_reg_1098(7),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(8),
      Q => OUTPUT_addr_1_reg_1098(8),
      R => '0'
    );
\OUTPUT_addr_1_reg_1098_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => output4_sum7_fu_825_p2(9),
      Q => OUTPUT_addr_1_reg_1098(9),
      R => '0'
    );
\OUTPUT_addr_reg_1088[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(1),
      I1 => tmp_20_cast_reg_894(11),
      O => \OUTPUT_addr_reg_1088[11]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(0),
      I1 => tmp_20_cast_reg_894(10),
      O => \OUTPUT_addr_reg_1088[11]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(9),
      I1 => tmp_20_cast_reg_894(9),
      O => \OUTPUT_addr_reg_1088[11]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(8),
      I1 => tmp_20_cast_reg_894(8),
      O => \OUTPUT_addr_reg_1088[11]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(5),
      I1 => tmp_20_cast_reg_894(15),
      O => \OUTPUT_addr_reg_1088[15]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(4),
      I1 => tmp_20_cast_reg_894(14),
      O => \OUTPUT_addr_reg_1088[15]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(3),
      I1 => tmp_20_cast_reg_894(13),
      O => \OUTPUT_addr_reg_1088[15]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(2),
      I1 => tmp_20_cast_reg_894(12),
      O => \OUTPUT_addr_reg_1088[15]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(19),
      O => \OUTPUT_addr_reg_1088[19]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(8),
      I1 => tmp_20_cast_reg_894(18),
      O => \OUTPUT_addr_reg_1088[19]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(7),
      I1 => tmp_20_cast_reg_894(17),
      O => \OUTPUT_addr_reg_1088[19]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(6),
      I1 => tmp_20_cast_reg_894(16),
      O => \OUTPUT_addr_reg_1088[19]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(23),
      O => \OUTPUT_addr_reg_1088[23]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(22),
      O => \OUTPUT_addr_reg_1088[23]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(21),
      O => \OUTPUT_addr_reg_1088[23]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(20),
      O => \OUTPUT_addr_reg_1088[23]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(27),
      O => \OUTPUT_addr_reg_1088[27]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(26),
      O => \OUTPUT_addr_reg_1088[27]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(25),
      O => \OUTPUT_addr_reg_1088[27]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(24),
      O => \OUTPUT_addr_reg_1088[27]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => tmp_17_reg_1079(2),
      I1 => tmp_17_reg_1079(3),
      I2 => tmp_17_reg_1079(0),
      I3 => tmp_17_reg_1079(1),
      I4 => ap_CS_fsm_pp3_stage3,
      O => OUTPUT_addr_reg_10880
    );
\OUTPUT_addr_reg_1088[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(31),
      O => \OUTPUT_addr_reg_1088[31]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(30),
      O => \OUTPUT_addr_reg_1088[31]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(29),
      O => \OUTPUT_addr_reg_1088[31]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_20_cast_reg_894(28),
      O => \OUTPUT_addr_reg_1088[31]_i_6_n_2\
    );
\OUTPUT_addr_reg_1088[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(3),
      I1 => tmp_20_cast_reg_894(3),
      O => \OUTPUT_addr_reg_1088[3]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(2),
      I1 => tmp_20_cast_reg_894(2),
      O => \OUTPUT_addr_reg_1088[3]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(1),
      I1 => tmp_20_cast_reg_894(1),
      O => \OUTPUT_addr_reg_1088[3]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(0),
      I1 => tmp_20_cast_reg_894(0),
      O => \OUTPUT_addr_reg_1088[3]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(7),
      I1 => tmp_20_cast_reg_894(7),
      O => \OUTPUT_addr_reg_1088[7]_i_2_n_2\
    );
\OUTPUT_addr_reg_1088[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(6),
      I1 => tmp_20_cast_reg_894(6),
      O => \OUTPUT_addr_reg_1088[7]_i_3_n_2\
    );
\OUTPUT_addr_reg_1088[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(5),
      I1 => tmp_20_cast_reg_894(5),
      O => \OUTPUT_addr_reg_1088[7]_i_4_n_2\
    );
\OUTPUT_addr_reg_1088[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_reg_pp3_iter1_posx_assign_reg_348(4),
      I1 => tmp_20_cast_reg_894(4),
      O => \OUTPUT_addr_reg_1088[7]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(0),
      Q => OUTPUT_addr_reg_1088(0),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(10),
      Q => OUTPUT_addr_reg_1088(10),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(11),
      Q => OUTPUT_addr_reg_1088(11),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[7]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[11]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[11]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[11]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => \i_reg_313_reg__0\(1 downto 0),
      DI(1 downto 0) => ap_reg_pp3_iter1_posx_assign_reg_348(9 downto 8),
      O(3 downto 0) => output4_sum7_fu_825_p2(11 downto 8),
      S(3) => \OUTPUT_addr_reg_1088[11]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[11]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[11]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[11]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(12),
      Q => OUTPUT_addr_reg_1088(12),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(13),
      Q => OUTPUT_addr_reg_1088(13),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(14),
      Q => OUTPUT_addr_reg_1088(14),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(15),
      Q => OUTPUT_addr_reg_1088(15),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[11]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[15]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[15]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[15]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \i_reg_313_reg__0\(5 downto 2),
      O(3 downto 0) => output4_sum7_fu_825_p2(15 downto 12),
      S(3) => \OUTPUT_addr_reg_1088[15]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[15]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[15]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[15]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(16),
      Q => OUTPUT_addr_reg_1088(16),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(17),
      Q => OUTPUT_addr_reg_1088(17),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(18),
      Q => OUTPUT_addr_reg_1088(18),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(19),
      Q => OUTPUT_addr_reg_1088(19),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[15]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[19]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[19]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[19]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \i_reg_313_reg__0\(8 downto 6),
      O(3 downto 0) => output4_sum7_fu_825_p2(19 downto 16),
      S(3) => \OUTPUT_addr_reg_1088[19]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[19]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[19]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[19]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(1),
      Q => OUTPUT_addr_reg_1088(1),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(20),
      Q => OUTPUT_addr_reg_1088(20),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(21),
      Q => OUTPUT_addr_reg_1088(21),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(22),
      Q => OUTPUT_addr_reg_1088(22),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(23),
      Q => OUTPUT_addr_reg_1088(23),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[19]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[23]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[23]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[23]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output4_sum7_fu_825_p2(23 downto 20),
      S(3) => \OUTPUT_addr_reg_1088[23]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[23]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[23]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[23]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(24),
      Q => OUTPUT_addr_reg_1088(24),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(25),
      Q => OUTPUT_addr_reg_1088(25),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(26),
      Q => OUTPUT_addr_reg_1088(26),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(27),
      Q => OUTPUT_addr_reg_1088(27),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[23]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[27]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[27]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[27]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output4_sum7_fu_825_p2(27 downto 24),
      S(3) => \OUTPUT_addr_reg_1088[27]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[27]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[27]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[27]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(28),
      Q => OUTPUT_addr_reg_1088(28),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(29),
      Q => OUTPUT_addr_reg_1088(29),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(2),
      Q => OUTPUT_addr_reg_1088(2),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(30),
      Q => OUTPUT_addr_reg_1088(30),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(31),
      Q => OUTPUT_addr_reg_1088(31),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[27]_i_1_n_2\,
      CO(3) => \NLW_OUTPUT_addr_reg_1088_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \OUTPUT_addr_reg_1088_reg[31]_i_2_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[31]_i_2_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output4_sum7_fu_825_p2(31 downto 28),
      S(3) => \OUTPUT_addr_reg_1088[31]_i_3_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[31]_i_4_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[31]_i_5_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[31]_i_6_n_2\
    );
\OUTPUT_addr_reg_1088_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(3),
      Q => OUTPUT_addr_reg_1088(3),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OUTPUT_addr_reg_1088_reg[3]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[3]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[3]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp3_iter1_posx_assign_reg_348(3 downto 0),
      O(3 downto 0) => output4_sum7_fu_825_p2(3 downto 0),
      S(3) => \OUTPUT_addr_reg_1088[3]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[3]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[3]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[3]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(4),
      Q => OUTPUT_addr_reg_1088(4),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(5),
      Q => OUTPUT_addr_reg_1088(5),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(6),
      Q => OUTPUT_addr_reg_1088(6),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(7),
      Q => OUTPUT_addr_reg_1088(7),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \OUTPUT_addr_reg_1088_reg[3]_i_1_n_2\,
      CO(3) => \OUTPUT_addr_reg_1088_reg[7]_i_1_n_2\,
      CO(2) => \OUTPUT_addr_reg_1088_reg[7]_i_1_n_3\,
      CO(1) => \OUTPUT_addr_reg_1088_reg[7]_i_1_n_4\,
      CO(0) => \OUTPUT_addr_reg_1088_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_reg_pp3_iter1_posx_assign_reg_348(7 downto 4),
      O(3 downto 0) => output4_sum7_fu_825_p2(7 downto 4),
      S(3) => \OUTPUT_addr_reg_1088[7]_i_2_n_2\,
      S(2) => \OUTPUT_addr_reg_1088[7]_i_3_n_2\,
      S(1) => \OUTPUT_addr_reg_1088[7]_i_4_n_2\,
      S(0) => \OUTPUT_addr_reg_1088[7]_i_5_n_2\
    );
\OUTPUT_addr_reg_1088_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(8),
      Q => OUTPUT_addr_reg_1088(8),
      R => '0'
    );
\OUTPUT_addr_reg_1088_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_reg_10880,
      D => output4_sum7_fu_825_p2(9),
      Q => OUTPUT_addr_reg_1088(9),
      R => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\abscond4_reg_1064[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => res_1_fu_742_p2(9),
      I1 => res_1_fu_742_p2(8),
      I2 => res_1_fu_742_p2(7),
      I3 => res_1_fu_742_p2(6),
      I4 => \abscond4_reg_1064[0]_i_3_n_2\,
      I5 => res_1_fu_742_p2(10),
      O => \abscond4_reg_1064[0]_i_2_n_2\
    );
\abscond4_reg_1064[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => res_1_fu_742_p2(0),
      I1 => res_1_fu_742_p2(1),
      I2 => res_1_fu_742_p2(2),
      I3 => res_1_fu_742_p2(3),
      I4 => res_1_fu_742_p2(4),
      I5 => res_1_fu_742_p2(5),
      O => \abscond4_reg_1064[0]_i_3_n_2\
    );
\abscond4_reg_1064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => \abscond4_reg_1064[0]_i_2_n_2\,
      Q => abscond4_reg_1064,
      R => '0'
    );
\abscond_reg_1053[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => res_fu_725_p2(9),
      I1 => res_fu_725_p2(8),
      I2 => res_fu_725_p2(7),
      I3 => res_fu_725_p2(6),
      I4 => \abscond_reg_1053[0]_i_2_n_2\,
      I5 => res_fu_725_p2(10),
      O => \abscond_reg_1053[0]_i_1_n_2\
    );
\abscond_reg_1053[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => res_fu_725_p2(0),
      I1 => res_fu_725_p2(1),
      I2 => res_fu_725_p2(2),
      I3 => res_fu_725_p2(3),
      I4 => res_fu_725_p2(4),
      I5 => res_fu_725_p2(5),
      O => \abscond_reg_1053[0]_i_2_n_2\
    );
\abscond_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => \abscond_reg_1053[0]_i_1_n_2\,
      Q => abscond_reg_1053,
      R => '0'
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ap_CS_fsm_reg_n_2_[26]\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88B8"
    )
        port map (
      I0 => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm[11]_i_2_n_2\,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030203000002000"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2_n_2\,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => exitcond1_reg_929,
      I5 => \ap_CS_fsm[12]_i_3_n_2\,
      O => \ap_CS_fsm[11]_i_2_n_2\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3353000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2_n_2\,
      I1 => \ap_CS_fsm[12]_i_3_n_2\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond1_reg_929,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_4_n_2\,
      I1 => k_1_reg_933_reg(5),
      I2 => k_1_reg_933_reg(4),
      I3 => k_1_reg_933_reg(7),
      I4 => k_1_reg_933_reg(6),
      I5 => \ap_CS_fsm[12]_i_5_n_2\,
      O => \ap_CS_fsm[12]_i_2_n_2\
    );
\ap_CS_fsm[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_6_n_2\,
      I1 => k_reg_325(5),
      I2 => k_reg_325(4),
      I3 => k_reg_325(7),
      I4 => k_reg_325(6),
      I5 => \ap_CS_fsm[12]_i_7_n_2\,
      O => \ap_CS_fsm[12]_i_3_n_2\
    );
\ap_CS_fsm[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => k_1_reg_933_reg(9),
      I1 => k_1_reg_933_reg(8),
      I2 => k_1_reg_933_reg(11),
      I3 => k_1_reg_933_reg(10),
      O => \ap_CS_fsm[12]_i_4_n_2\
    );
\ap_CS_fsm[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => k_1_reg_933_reg(1),
      I1 => k_1_reg_933_reg(0),
      I2 => k_1_reg_933_reg(3),
      I3 => k_1_reg_933_reg(2),
      O => \ap_CS_fsm[12]_i_5_n_2\
    );
\ap_CS_fsm[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => k_reg_325(9),
      I1 => k_reg_325(8),
      I2 => k_reg_325(11),
      I3 => k_reg_325(10),
      O => \ap_CS_fsm[12]_i_6_n_2\
    );
\ap_CS_fsm[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => k_reg_325(1),
      I1 => k_reg_325(0),
      I2 => k_reg_325(3),
      I3 => k_reg_325(2),
      O => \ap_CS_fsm[12]_i_7_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[15]\,
      I1 => \ap_CS_fsm_reg_n_2_[16]\,
      I2 => ap_CS_fsm_state17,
      I3 => \ap_CS_fsm_reg_n_2_[14]\,
      I4 => \ap_CS_fsm_reg_n_2_[18]\,
      I5 => \ap_CS_fsm_reg_n_2_[17]\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \ap_CS_fsm_reg_n_2_[26]\,
      I5 => ap_CS_fsm_pp3_stage3,
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[5]\,
      I1 => \ap_CS_fsm_reg_n_2_[6]\,
      I2 => small_input_U_n_30,
      I3 => \ap_CS_fsm_reg_n_2_[2]\,
      I4 => \ap_CS_fsm_reg_n_2_[3]\,
      I5 => \ap_CS_fsm_reg_n_2_[4]\,
      O => \ap_CS_fsm[1]_i_5_n_2\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_state16,
      I5 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[1]_i_6_n_2\
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888A8AA"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_2,
      I2 => \ap_CS_fsm[20]_i_2_n_2\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_enable_reg_pp2_iter2_reg_n_2,
      I5 => ap_CS_fsm_state23,
      O => ap_NS_fsm(20)
    );
\ap_CS_fsm[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[20]_i_3_n_2\,
      I1 => \indvar1_reg_337_reg__0\(3),
      I2 => \indvar1_reg_337_reg__0\(4),
      I3 => \indvar1_reg_337_reg__0\(1),
      I4 => \indvar1_reg_337_reg__0\(2),
      O => \ap_CS_fsm[20]_i_2_n_2\
    );
\ap_CS_fsm[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(7),
      I1 => \indvar1_reg_337_reg__0\(8),
      I2 => \indvar1_reg_337_reg__0\(5),
      I3 => \indvar1_reg_337_reg__0\(6),
      I4 => \indvar1_reg_337_reg__0\(0),
      I5 => \ap_CS_fsm[20]_i_4_n_2\,
      O => \ap_CS_fsm[20]_i_3_n_2\
    );
\ap_CS_fsm[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(9),
      I1 => \indvar1_reg_337_reg__0\(10),
      O => \ap_CS_fsm[20]_i_4_n_2\
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110F00"
    )
        port map (
      I0 => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      I1 => \i_reg_313_reg__0\(8),
      I2 => \ap_CS_fsm[21]_i_3_n_2\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_CS_fsm_state13,
      O => ap_NS_fsm(21)
    );
\ap_CS_fsm[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEF"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_n_2,
      I1 => \ap_CS_fsm[20]_i_2_n_2\,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => ap_enable_reg_pp2_iter2_reg_n_2,
      O => \ap_CS_fsm[21]_i_3_n_2\
    );
\ap_CS_fsm[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \ap_CS_fsm[26]_i_2_n_2\,
      O => \ap_CS_fsm[23]_i_2_n_2\
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[8]\,
      I1 => \posx_assign_reg_348_reg_n_2_[6]\,
      I2 => small_input_U_n_32,
      I3 => \posx_assign_reg_348_reg_n_2_[7]\,
      I4 => \posx_assign_reg_348_reg_n_2_[9]\,
      O => \ap_CS_fsm[26]_i_2_n_2\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAEAEAEAFAEAFA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => \ap_CS_fsm[9]_i_2_n_2\,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440400"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[9]_i_2_n_2\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3_n_2\,
      I1 => \indvar_reg_301_reg_n_2_[5]\,
      I2 => \indvar_reg_301_reg_n_2_[4]\,
      I3 => \indvar_reg_301_reg_n_2_[7]\,
      I4 => \indvar_reg_301_reg_n_2_[6]\,
      I5 => \ap_CS_fsm[9]_i_4_n_2\,
      O => \ap_CS_fsm[9]_i_2_n_2\
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[9]\,
      I1 => \indvar_reg_301_reg_n_2_[8]\,
      I2 => \indvar_reg_301_reg_n_2_[11]\,
      I3 => \indvar_reg_301_reg_n_2_[10]\,
      O => \ap_CS_fsm[9]_i_3_n_2\
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[1]\,
      I1 => \indvar_reg_301_reg_n_2_[0]\,
      I2 => \indvar_reg_301_reg_n_2_[3]\,
      I3 => \indvar_reg_301_reg_n_2_[2]\,
      O => \ap_CS_fsm[9]_i_4_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[14]\,
      Q => \ap_CS_fsm_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[15]\,
      Q => \ap_CS_fsm_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[16]\,
      Q => \ap_CS_fsm_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[17]\,
      Q => \ap_CS_fsm_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[18]\,
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_pp3_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_pp3_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_pp3_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_5,
      Q => \ap_CS_fsm_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[2]\,
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => \exitcond6_reg_905_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_2_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_21,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_22,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_23,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      I1 => ap_CS_fsm_state13,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter0_i_2_n_2,
      O => ap_enable_reg_pp1_iter0_i_1_n_2
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7757555577F75555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[12]_i_3_n_2\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond1_reg_929,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \ap_CS_fsm[12]_i_2_n_2\,
      O => ap_enable_reg_pp1_iter0_i_2_n_2
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_2,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000008000000"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_2_n_2\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \ap_CS_fsm[12]_i_3_n_2\,
      O => ap_enable_reg_pp1_iter1_i_1_n_2
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_2,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_24,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_25,
      Q => ap_enable_reg_pp2_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_INPUT_r_m_axi_U_n_26,
      Q => ap_enable_reg_pp2_iter2_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_OUTPUT_r_m_axi_U_n_21,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_2,
      I1 => ap_enable_reg_pp3_iter0,
      I2 => ap_rst_n,
      I3 => exitcond_fu_515_p2,
      I4 => ap_CS_fsm_pp3_stage3,
      O => ap_enable_reg_pp3_iter1_i_1_n_2
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_2,
      Q => ap_enable_reg_pp3_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp3_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_n_2,
      I1 => ap_CS_fsm_pp3_stage3,
      I2 => ap_enable_reg_pp3_iter2,
      O => ap_enable_reg_pp3_iter2_i_1_n_2
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter2_i_1_n_2,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_sw_new_OUTPUT_r_m_axi_U_n_22,
      Q => ap_enable_reg_pp3_iter3_reg_n_2,
      R => '0'
    );
ap_reg_ioackin_INPUT_r_ARREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state2,
      I3 => ap_reg_ioackin_INPUT_r_ARREADY,
      O => ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2
    );
ap_reg_ioackin_INPUT_r_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2,
      Q => ap_reg_ioackin_INPUT_r_ARREADY,
      R => '0'
    );
ap_reg_ioackin_OUTPUT_r_AWREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter2,
      I3 => ap_reg_ioackin_OUTPUT_r_AWREADY,
      O => ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2
    );
ap_reg_ioackin_OUTPUT_r_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2,
      Q => ap_reg_ioackin_OUTPUT_r_AWREADY,
      R => '0'
    );
ap_reg_ioackin_OUTPUT_r_WREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_pp3_stage1,
      I2 => ap_enable_reg_pp3_iter2,
      I3 => ap_reg_ioackin_OUTPUT_r_WREADY,
      O => ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2
    );
ap_reg_ioackin_OUTPUT_r_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2,
      Q => ap_reg_ioackin_OUTPUT_r_WREADY,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \exitcond6_reg_905_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter1_exitcond6_reg_905,
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(0),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[10]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(10),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[11]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(11),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[1]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(1),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[2]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(2),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[3]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(3),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[4]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(4),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[5]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(5),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[6]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(6),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[7]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(7),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[8]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(8),
      R => '0'
    );
\ap_reg_pp0_iter1_indvar_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => \indvar_reg_301_reg_n_2_[9]\,
      Q => ap_reg_pp0_iter1_indvar_reg_301(9),
      R => '0'
    );
\ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \exitcond3_reg_949_reg_n_2_[0]\,
      Q => ap_reg_pp2_iter1_exitcond3_reg_949,
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(0),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(0),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(10),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(10),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(1),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(1),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(2),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(2),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(3),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(3),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(4),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(4),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(5),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(5),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(6),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(6),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(7),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(7),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(8),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(8),
      R => '0'
    );
\ap_reg_pp2_iter1_tmp_9_reg_958_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \tmp_9_reg_958_reg__0\(9),
      Q => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(9),
      R => '0'
    );
\ap_reg_pp3_iter1_exitcond_reg_963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \exitcond_reg_963_reg_n_2_[0]\,
      Q => ap_reg_pp3_iter1_exitcond_reg_963,
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[0]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(0),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[1]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(1),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[2]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(2),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[3]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(3),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[4]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(4),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[5]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(5),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[6]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(6),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[7]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(7),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[8]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(8),
      R => '0'
    );
\ap_reg_pp3_iter1_posx_assign_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => \posx_assign_reg_348_reg_n_2_[9]\,
      Q => ap_reg_pp3_iter1_posx_assign_reg_348(9),
      R => '0'
    );
\exitcond1_reg_929[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF1D00"
    )
        port map (
      I0 => \ap_CS_fsm[12]_i_3_n_2\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm[12]_i_2_n_2\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => exitcond1_reg_929,
      O => \exitcond1_reg_929[0]_i_1_n_2\
    );
\exitcond1_reg_929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond1_reg_929[0]_i_1_n_2\,
      Q => exitcond1_reg_929,
      R => '0'
    );
\exitcond3_reg_949[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[20]_i_2_n_2\,
      O => exitcond3_fu_480_p2
    );
\exitcond3_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => exitcond3_fu_480_p2,
      Q => \exitcond3_reg_949_reg_n_2_[0]\,
      R => '0'
    );
\exitcond6_reg_905[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C05555555555"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2_n_2\,
      I1 => \exitcond6_reg_905[0]_i_3_n_2\,
      I2 => \exitcond6_reg_905[0]_i_4_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond6_reg_905_reg_n_2_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => exitcond6_fu_393_p2
    );
\exitcond6_reg_905[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_next_reg_909_reg(2),
      I1 => indvar_next_reg_909_reg(3),
      I2 => indvar_next_reg_909_reg(0),
      I3 => indvar_next_reg_909_reg(1),
      I4 => indvar_next_reg_909_reg(5),
      I5 => indvar_next_reg_909_reg(4),
      O => \exitcond6_reg_905[0]_i_3_n_2\
    );
\exitcond6_reg_905[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => indvar_next_reg_909_reg(8),
      I1 => indvar_next_reg_909_reg(9),
      I2 => indvar_next_reg_909_reg(6),
      I3 => indvar_next_reg_909_reg(7),
      I4 => indvar_next_reg_909_reg(11),
      I5 => indvar_next_reg_909_reg(10),
      O => \exitcond6_reg_905[0]_i_4_n_2\
    );
\exitcond6_reg_905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_44_in,
      D => exitcond6_fu_393_p2,
      Q => \exitcond6_reg_905_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_reg_963[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \ap_CS_fsm[26]_i_2_n_2\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => \exitcond_reg_963[0]_i_3_n_2\,
      O => exitcond_fu_515_p2
    );
\exitcond_reg_963[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \exitcond_reg_963[0]_i_4_n_2\,
      I1 => j_reg_1002(4),
      I2 => j_reg_1002(5),
      I3 => j_reg_1002(2),
      I4 => j_reg_1002(3),
      O => \exitcond_reg_963[0]_i_3_n_2\
    );
\exitcond_reg_963[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_reg_1002(8),
      I1 => j_reg_1002(9),
      I2 => j_reg_1002(6),
      I3 => j_reg_1002(7),
      I4 => j_reg_1002(1),
      I5 => j_reg_1002(0),
      O => \exitcond_reg_963[0]_i_4_n_2\
    );
\exitcond_reg_963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_42_in,
      D => exitcond_fu_515_p2,
      Q => \exitcond_reg_963_reg_n_2_[0]\,
      R => '0'
    );
\i_reg_313[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_313_reg__0\(0),
      O => i_1_fu_871_p2(0)
    );
\i_reg_313[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_313_reg__0\(0),
      I1 => \i_reg_313_reg__0\(1),
      O => i_1_fu_871_p2(1)
    );
\i_reg_313[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_313_reg__0\(1),
      I1 => \i_reg_313_reg__0\(0),
      I2 => \i_reg_313_reg__0\(2),
      O => i_1_fu_871_p2(2)
    );
\i_reg_313[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_313_reg__0\(2),
      I1 => \i_reg_313_reg__0\(0),
      I2 => \i_reg_313_reg__0\(1),
      I3 => \i_reg_313_reg__0\(3),
      O => i_1_fu_871_p2(3)
    );
\i_reg_313[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_313_reg__0\(3),
      I1 => \i_reg_313_reg__0\(1),
      I2 => \i_reg_313_reg__0\(0),
      I3 => \i_reg_313_reg__0\(2),
      I4 => \i_reg_313_reg__0\(4),
      O => i_1_fu_871_p2(4)
    );
\i_reg_313[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_313_reg__0\(4),
      I1 => \i_reg_313_reg__0\(2),
      I2 => \i_reg_313_reg__0\(0),
      I3 => \i_reg_313_reg__0\(1),
      I4 => \i_reg_313_reg__0\(3),
      I5 => \i_reg_313_reg__0\(5),
      O => i_1_fu_871_p2(5)
    );
\i_reg_313[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_313[8]_i_2_n_2\,
      I1 => \i_reg_313_reg__0\(6),
      O => i_1_fu_871_p2(6)
    );
\i_reg_313[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \i_reg_313_reg__0\(6),
      I1 => \i_reg_313[8]_i_2_n_2\,
      I2 => \i_reg_313_reg__0\(7),
      O => i_1_fu_871_p2(7)
    );
\i_reg_313[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \i_reg_313_reg__0\(7),
      I1 => \i_reg_313[8]_i_2_n_2\,
      I2 => \i_reg_313_reg__0\(6),
      I3 => \i_reg_313_reg__0\(8),
      O => i_1_fu_871_p2(8)
    );
\i_reg_313[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_313_reg__0\(4),
      I1 => \i_reg_313_reg__0\(2),
      I2 => \i_reg_313_reg__0\(0),
      I3 => \i_reg_313_reg__0\(1),
      I4 => \i_reg_313_reg__0\(3),
      I5 => \i_reg_313_reg__0\(5),
      O => \i_reg_313[8]_i_2_n_2\
    );
\i_reg_313_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(0),
      Q => \i_reg_313_reg__0\(0),
      S => ap_CS_fsm_state12
    );
\i_reg_313_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(1),
      Q => \i_reg_313_reg__0\(1),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(2),
      Q => \i_reg_313_reg__0\(2),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(3),
      Q => \i_reg_313_reg__0\(3),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(4),
      Q => \i_reg_313_reg__0\(4),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(5),
      Q => \i_reg_313_reg__0\(5),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(6),
      Q => \i_reg_313_reg__0\(6),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(7),
      Q => \i_reg_313_reg__0\(7),
      R => ap_CS_fsm_state12
    );
\i_reg_313_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_2_[26]\,
      D => i_1_fu_871_p2(8),
      Q => \i_reg_313_reg__0\(8),
      R => ap_CS_fsm_state12
    );
\icmp_reg_1084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \icmp_reg_1084[0]_i_2_n_2\,
      I1 => ap_CS_fsm_pp3_stage3,
      I2 => ap_reg_pp3_iter1_exitcond_reg_963,
      I3 => icmp_reg_1084,
      O => \icmp_reg_1084[0]_i_1_n_2\
    );
\icmp_reg_1084[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_17_reg_1079(1),
      I1 => tmp_17_reg_1079(0),
      I2 => tmp_17_reg_1079(3),
      I3 => tmp_17_reg_1079(2),
      O => \icmp_reg_1084[0]_i_2_n_2\
    );
\icmp_reg_1084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1084[0]_i_1_n_2\,
      Q => icmp_reg_1084,
      R => '0'
    );
\indvar1_reg_337[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(0),
      O => indvar_next1_fu_486_p2(0)
    );
\indvar1_reg_337[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCCCC"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(9),
      I1 => \indvar1_reg_337_reg__0\(10),
      I2 => \indvar1_reg_337_reg__0\(7),
      I3 => \indvar1_reg_337[10]_i_4_n_2\,
      I4 => \indvar1_reg_337_reg__0\(6),
      I5 => \indvar1_reg_337_reg__0\(8),
      O => indvar_next1_fu_486_p2(10)
    );
\indvar1_reg_337[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(4),
      I1 => \indvar1_reg_337_reg__0\(2),
      I2 => \indvar1_reg_337_reg__0\(0),
      I3 => \indvar1_reg_337_reg__0\(1),
      I4 => \indvar1_reg_337_reg__0\(3),
      I5 => \indvar1_reg_337_reg__0\(5),
      O => \indvar1_reg_337[10]_i_4_n_2\
    );
\indvar1_reg_337[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(0),
      I1 => \indvar1_reg_337_reg__0\(1),
      O => indvar_next1_fu_486_p2(1)
    );
\indvar1_reg_337[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(1),
      I1 => \indvar1_reg_337_reg__0\(0),
      I2 => \indvar1_reg_337_reg__0\(2),
      O => indvar_next1_fu_486_p2(2)
    );
\indvar1_reg_337[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(2),
      I1 => \indvar1_reg_337_reg__0\(0),
      I2 => \indvar1_reg_337_reg__0\(1),
      I3 => \indvar1_reg_337_reg__0\(3),
      O => indvar_next1_fu_486_p2(3)
    );
\indvar1_reg_337[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(3),
      I1 => \indvar1_reg_337_reg__0\(1),
      I2 => \indvar1_reg_337_reg__0\(0),
      I3 => \indvar1_reg_337_reg__0\(2),
      I4 => \indvar1_reg_337_reg__0\(4),
      O => indvar_next1_fu_486_p2(4)
    );
\indvar1_reg_337[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(4),
      I1 => \indvar1_reg_337_reg__0\(2),
      I2 => \indvar1_reg_337_reg__0\(0),
      I3 => \indvar1_reg_337_reg__0\(1),
      I4 => \indvar1_reg_337_reg__0\(3),
      I5 => \indvar1_reg_337_reg__0\(5),
      O => indvar_next1_fu_486_p2(5)
    );
\indvar1_reg_337[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \indvar1_reg_337[10]_i_4_n_2\,
      I1 => \indvar1_reg_337_reg__0\(6),
      O => indvar_next1_fu_486_p2(6)
    );
\indvar1_reg_337[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(6),
      I1 => \indvar1_reg_337[10]_i_4_n_2\,
      I2 => \indvar1_reg_337_reg__0\(7),
      O => indvar_next1_fu_486_p2(7)
    );
\indvar1_reg_337[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(7),
      I1 => \indvar1_reg_337[10]_i_4_n_2\,
      I2 => \indvar1_reg_337_reg__0\(6),
      I3 => \indvar1_reg_337_reg__0\(8),
      O => indvar_next1_fu_486_p2(8)
    );
\indvar1_reg_337[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \indvar1_reg_337_reg__0\(8),
      I1 => \indvar1_reg_337_reg__0\(6),
      I2 => \indvar1_reg_337[10]_i_4_n_2\,
      I3 => \indvar1_reg_337_reg__0\(7),
      I4 => \indvar1_reg_337_reg__0\(9),
      O => indvar_next1_fu_486_p2(9)
    );
\indvar1_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(0),
      Q => \indvar1_reg_337_reg__0\(0),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(10),
      Q => \indvar1_reg_337_reg__0\(10),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(1),
      Q => \indvar1_reg_337_reg__0\(1),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(2),
      Q => \indvar1_reg_337_reg__0\(2),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(3),
      Q => \indvar1_reg_337_reg__0\(3),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(4),
      Q => \indvar1_reg_337_reg__0\(4),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(5),
      Q => \indvar1_reg_337_reg__0\(5),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(6),
      Q => \indvar1_reg_337_reg__0\(6),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(7),
      Q => \indvar1_reg_337_reg__0\(7),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(8),
      Q => \indvar1_reg_337_reg__0\(8),
      R => indvar1_reg_337
    );
\indvar1_reg_337_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar1_reg_3370,
      D => indvar_next1_fu_486_p2(9),
      Q => \indvar1_reg_337_reg__0\(9),
      R => indvar1_reg_337
    );
\indvar_next_reg_909[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[3]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(3),
      O => \indvar_next_reg_909[0]_i_3_n_2\
    );
\indvar_next_reg_909[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[2]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(2),
      O => \indvar_next_reg_909[0]_i_4_n_2\
    );
\indvar_next_reg_909[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[1]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(1),
      O => \indvar_next_reg_909[0]_i_5_n_2\
    );
\indvar_next_reg_909[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(0),
      O => \indvar_next_reg_909[0]_i_6_n_2\
    );
\indvar_next_reg_909[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[7]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(7),
      O => \indvar_next_reg_909[4]_i_2_n_2\
    );
\indvar_next_reg_909[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[6]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(6),
      O => \indvar_next_reg_909[4]_i_3_n_2\
    );
\indvar_next_reg_909[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(5),
      O => \indvar_next_reg_909[4]_i_4_n_2\
    );
\indvar_next_reg_909[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[4]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(4),
      O => \indvar_next_reg_909[4]_i_5_n_2\
    );
\indvar_next_reg_909[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[11]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(11),
      O => \indvar_next_reg_909[8]_i_2_n_2\
    );
\indvar_next_reg_909[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[10]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(10),
      O => \indvar_next_reg_909[8]_i_3_n_2\
    );
\indvar_next_reg_909[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[9]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(9),
      O => \indvar_next_reg_909[8]_i_4_n_2\
    );
\indvar_next_reg_909[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \indvar_reg_301_reg_n_2_[8]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond6_reg_905_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_next_reg_909_reg(8),
      O => \indvar_next_reg_909[8]_i_5_n_2\
    );
\indvar_next_reg_909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[0]_i_2_n_9\,
      Q => indvar_next_reg_909_reg(0),
      R => '0'
    );
\indvar_next_reg_909_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_next_reg_909_reg[0]_i_2_n_2\,
      CO(2) => \indvar_next_reg_909_reg[0]_i_2_n_3\,
      CO(1) => \indvar_next_reg_909_reg[0]_i_2_n_4\,
      CO(0) => \indvar_next_reg_909_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_next_reg_909_reg[0]_i_2_n_6\,
      O(2) => \indvar_next_reg_909_reg[0]_i_2_n_7\,
      O(1) => \indvar_next_reg_909_reg[0]_i_2_n_8\,
      O(0) => \indvar_next_reg_909_reg[0]_i_2_n_9\,
      S(3) => \indvar_next_reg_909[0]_i_3_n_2\,
      S(2) => \indvar_next_reg_909[0]_i_4_n_2\,
      S(1) => \indvar_next_reg_909[0]_i_5_n_2\,
      S(0) => \indvar_next_reg_909[0]_i_6_n_2\
    );
\indvar_next_reg_909_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[8]_i_1_n_7\,
      Q => indvar_next_reg_909_reg(10),
      R => '0'
    );
\indvar_next_reg_909_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[8]_i_1_n_6\,
      Q => indvar_next_reg_909_reg(11),
      R => '0'
    );
\indvar_next_reg_909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[0]_i_2_n_8\,
      Q => indvar_next_reg_909_reg(1),
      R => '0'
    );
\indvar_next_reg_909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[0]_i_2_n_7\,
      Q => indvar_next_reg_909_reg(2),
      R => '0'
    );
\indvar_next_reg_909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[0]_i_2_n_6\,
      Q => indvar_next_reg_909_reg(3),
      R => '0'
    );
\indvar_next_reg_909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[4]_i_1_n_9\,
      Q => indvar_next_reg_909_reg(4),
      R => '0'
    );
\indvar_next_reg_909_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next_reg_909_reg[0]_i_2_n_2\,
      CO(3) => \indvar_next_reg_909_reg[4]_i_1_n_2\,
      CO(2) => \indvar_next_reg_909_reg[4]_i_1_n_3\,
      CO(1) => \indvar_next_reg_909_reg[4]_i_1_n_4\,
      CO(0) => \indvar_next_reg_909_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next_reg_909_reg[4]_i_1_n_6\,
      O(2) => \indvar_next_reg_909_reg[4]_i_1_n_7\,
      O(1) => \indvar_next_reg_909_reg[4]_i_1_n_8\,
      O(0) => \indvar_next_reg_909_reg[4]_i_1_n_9\,
      S(3) => \indvar_next_reg_909[4]_i_2_n_2\,
      S(2) => \indvar_next_reg_909[4]_i_3_n_2\,
      S(1) => \indvar_next_reg_909[4]_i_4_n_2\,
      S(0) => \indvar_next_reg_909[4]_i_5_n_2\
    );
\indvar_next_reg_909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[4]_i_1_n_8\,
      Q => indvar_next_reg_909_reg(5),
      R => '0'
    );
\indvar_next_reg_909_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[4]_i_1_n_7\,
      Q => indvar_next_reg_909_reg(6),
      R => '0'
    );
\indvar_next_reg_909_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[4]_i_1_n_6\,
      Q => indvar_next_reg_909_reg(7),
      R => '0'
    );
\indvar_next_reg_909_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[8]_i_1_n_9\,
      Q => indvar_next_reg_909_reg(8),
      R => '0'
    );
\indvar_next_reg_909_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_next_reg_909_reg[4]_i_1_n_2\,
      CO(3) => \NLW_indvar_next_reg_909_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_next_reg_909_reg[8]_i_1_n_3\,
      CO(1) => \indvar_next_reg_909_reg[8]_i_1_n_4\,
      CO(0) => \indvar_next_reg_909_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_next_reg_909_reg[8]_i_1_n_6\,
      O(2) => \indvar_next_reg_909_reg[8]_i_1_n_7\,
      O(1) => \indvar_next_reg_909_reg[8]_i_1_n_8\,
      O(0) => \indvar_next_reg_909_reg[8]_i_1_n_9\,
      S(3) => \indvar_next_reg_909[8]_i_2_n_2\,
      S(2) => \indvar_next_reg_909[8]_i_3_n_2\,
      S(1) => \indvar_next_reg_909[8]_i_4_n_2\,
      S(0) => \indvar_next_reg_909[8]_i_5_n_2\
    );
\indvar_next_reg_909_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_next_reg_9090,
      D => \indvar_next_reg_909_reg[8]_i_1_n_8\,
      Q => indvar_next_reg_909_reg(9),
      R => '0'
    );
\indvar_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(0),
      Q => \indvar_reg_301_reg_n_2_[0]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(10),
      Q => \indvar_reg_301_reg_n_2_[10]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(11),
      Q => \indvar_reg_301_reg_n_2_[11]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(1),
      Q => \indvar_reg_301_reg_n_2_[1]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(2),
      Q => \indvar_reg_301_reg_n_2_[2]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(3),
      Q => \indvar_reg_301_reg_n_2_[3]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(4),
      Q => \indvar_reg_301_reg_n_2_[4]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(5),
      Q => \indvar_reg_301_reg_n_2_[5]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(6),
      Q => \indvar_reg_301_reg_n_2_[6]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(7),
      Q => \indvar_reg_301_reg_n_2_[7]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(8),
      Q => \indvar_reg_301_reg_n_2_[8]\,
      R => indvar_reg_301
    );
\indvar_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => indvar_next_reg_909_reg(9),
      Q => \indvar_reg_301_reg_n_2_[9]\,
      R => indvar_reg_301
    );
\input_read_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(0),
      Q => input_read_reg_882(0),
      R => '0'
    );
\input_read_reg_882_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(10),
      Q => input_read_reg_882(10),
      R => '0'
    );
\input_read_reg_882_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(11),
      Q => input_read_reg_882(11),
      R => '0'
    );
\input_read_reg_882_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(12),
      Q => input_read_reg_882(12),
      R => '0'
    );
\input_read_reg_882_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(13),
      Q => input_read_reg_882(13),
      R => '0'
    );
\input_read_reg_882_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(14),
      Q => input_read_reg_882(14),
      R => '0'
    );
\input_read_reg_882_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(15),
      Q => input_read_reg_882(15),
      R => '0'
    );
\input_read_reg_882_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(16),
      Q => input_read_reg_882(16),
      R => '0'
    );
\input_read_reg_882_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(17),
      Q => input_read_reg_882(17),
      R => '0'
    );
\input_read_reg_882_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(18),
      Q => input_read_reg_882(18),
      R => '0'
    );
\input_read_reg_882_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(19),
      Q => input_read_reg_882(19),
      R => '0'
    );
\input_read_reg_882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(1),
      Q => input_read_reg_882(1),
      R => '0'
    );
\input_read_reg_882_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(20),
      Q => input_read_reg_882(20),
      R => '0'
    );
\input_read_reg_882_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(21),
      Q => input_read_reg_882(21),
      R => '0'
    );
\input_read_reg_882_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(22),
      Q => input_read_reg_882(22),
      R => '0'
    );
\input_read_reg_882_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(23),
      Q => input_read_reg_882(23),
      R => '0'
    );
\input_read_reg_882_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(24),
      Q => input_read_reg_882(24),
      R => '0'
    );
\input_read_reg_882_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(25),
      Q => input_read_reg_882(25),
      R => '0'
    );
\input_read_reg_882_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(26),
      Q => input_read_reg_882(26),
      R => '0'
    );
\input_read_reg_882_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(27),
      Q => input_read_reg_882(27),
      R => '0'
    );
\input_read_reg_882_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(28),
      Q => input_read_reg_882(28),
      R => '0'
    );
\input_read_reg_882_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(29),
      Q => input_read_reg_882(29),
      R => '0'
    );
\input_read_reg_882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(2),
      Q => input_read_reg_882(2),
      R => '0'
    );
\input_read_reg_882_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(30),
      Q => input_read_reg_882(30),
      R => '0'
    );
\input_read_reg_882_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(31),
      Q => input_read_reg_882(31),
      R => '0'
    );
\input_read_reg_882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(3),
      Q => input_read_reg_882(3),
      R => '0'
    );
\input_read_reg_882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(4),
      Q => input_read_reg_882(4),
      R => '0'
    );
\input_read_reg_882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(5),
      Q => input_read_reg_882(5),
      R => '0'
    );
\input_read_reg_882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(6),
      Q => input_read_reg_882(6),
      R => '0'
    );
\input_read_reg_882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(7),
      Q => input_read_reg_882(7),
      R => '0'
    );
\input_read_reg_882_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(8),
      Q => input_read_reg_882(8),
      R => '0'
    );
\input_read_reg_882_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => input_r_r(9),
      Q => input_read_reg_882(9),
      R => '0'
    );
\j_reg_1002[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[0]\,
      O => data1(0)
    );
\j_reg_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(0),
      Q => j_reg_1002(0),
      R => '0'
    );
\j_reg_1002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(1),
      Q => j_reg_1002(1),
      R => '0'
    );
\j_reg_1002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(2),
      Q => j_reg_1002(2),
      R => '0'
    );
\j_reg_1002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(3),
      Q => j_reg_1002(3),
      R => '0'
    );
\j_reg_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(4),
      Q => j_reg_1002(4),
      R => '0'
    );
\j_reg_1002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(5),
      Q => j_reg_1002(5),
      R => '0'
    );
\j_reg_1002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(6),
      Q => j_reg_1002(6),
      R => '0'
    );
\j_reg_1002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(7),
      Q => j_reg_1002(7),
      R => '0'
    );
\j_reg_1002_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(8),
      Q => j_reg_1002(8),
      R => '0'
    );
\j_reg_1002_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => data1(9),
      Q => j_reg_1002(9),
      R => '0'
    );
\k_1_reg_933[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter0,
      O => small_input_address01
    );
\k_1_reg_933[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(3),
      O => \k_1_reg_933[0]_i_3_n_2\
    );
\k_1_reg_933[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(2),
      O => \k_1_reg_933[0]_i_4_n_2\
    );
\k_1_reg_933[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(1),
      O => \k_1_reg_933[0]_i_5_n_2\
    );
\k_1_reg_933[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => k_reg_325(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(0),
      O => \k_1_reg_933[0]_i_6_n_2\
    );
\k_1_reg_933[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(7),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(7),
      O => \k_1_reg_933[4]_i_2_n_2\
    );
\k_1_reg_933[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(6),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(6),
      O => \k_1_reg_933[4]_i_3_n_2\
    );
\k_1_reg_933[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(5),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(5),
      O => \k_1_reg_933[4]_i_4_n_2\
    );
\k_1_reg_933[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(4),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(4),
      O => \k_1_reg_933[4]_i_5_n_2\
    );
\k_1_reg_933[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(11),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(11),
      O => \k_1_reg_933[8]_i_2_n_2\
    );
\k_1_reg_933[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(10),
      O => \k_1_reg_933[8]_i_3_n_2\
    );
\k_1_reg_933[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(9),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(9),
      O => \k_1_reg_933[8]_i_4_n_2\
    );
\k_1_reg_933[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(8),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(8),
      O => \k_1_reg_933[8]_i_5_n_2\
    );
\k_1_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[0]_i_2_n_9\,
      Q => k_1_reg_933_reg(0),
      R => '0'
    );
\k_1_reg_933_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \k_1_reg_933_reg[0]_i_2_n_2\,
      CO(2) => \k_1_reg_933_reg[0]_i_2_n_3\,
      CO(1) => \k_1_reg_933_reg[0]_i_2_n_4\,
      CO(0) => \k_1_reg_933_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \k_1_reg_933_reg[0]_i_2_n_6\,
      O(2) => \k_1_reg_933_reg[0]_i_2_n_7\,
      O(1) => \k_1_reg_933_reg[0]_i_2_n_8\,
      O(0) => \k_1_reg_933_reg[0]_i_2_n_9\,
      S(3) => \k_1_reg_933[0]_i_3_n_2\,
      S(2) => \k_1_reg_933[0]_i_4_n_2\,
      S(1) => \k_1_reg_933[0]_i_5_n_2\,
      S(0) => \k_1_reg_933[0]_i_6_n_2\
    );
\k_1_reg_933_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[8]_i_1_n_7\,
      Q => k_1_reg_933_reg(10),
      R => '0'
    );
\k_1_reg_933_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[8]_i_1_n_6\,
      Q => k_1_reg_933_reg(11),
      R => '0'
    );
\k_1_reg_933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[0]_i_2_n_8\,
      Q => k_1_reg_933_reg(1),
      R => '0'
    );
\k_1_reg_933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[0]_i_2_n_7\,
      Q => k_1_reg_933_reg(2),
      R => '0'
    );
\k_1_reg_933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[0]_i_2_n_6\,
      Q => k_1_reg_933_reg(3),
      R => '0'
    );
\k_1_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[4]_i_1_n_9\,
      Q => k_1_reg_933_reg(4),
      R => '0'
    );
\k_1_reg_933_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \k_1_reg_933_reg[0]_i_2_n_2\,
      CO(3) => \k_1_reg_933_reg[4]_i_1_n_2\,
      CO(2) => \k_1_reg_933_reg[4]_i_1_n_3\,
      CO(1) => \k_1_reg_933_reg[4]_i_1_n_4\,
      CO(0) => \k_1_reg_933_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \k_1_reg_933_reg[4]_i_1_n_6\,
      O(2) => \k_1_reg_933_reg[4]_i_1_n_7\,
      O(1) => \k_1_reg_933_reg[4]_i_1_n_8\,
      O(0) => \k_1_reg_933_reg[4]_i_1_n_9\,
      S(3) => \k_1_reg_933[4]_i_2_n_2\,
      S(2) => \k_1_reg_933[4]_i_3_n_2\,
      S(1) => \k_1_reg_933[4]_i_4_n_2\,
      S(0) => \k_1_reg_933[4]_i_5_n_2\
    );
\k_1_reg_933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[4]_i_1_n_8\,
      Q => k_1_reg_933_reg(5),
      R => '0'
    );
\k_1_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[4]_i_1_n_7\,
      Q => k_1_reg_933_reg(6),
      R => '0'
    );
\k_1_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[4]_i_1_n_6\,
      Q => k_1_reg_933_reg(7),
      R => '0'
    );
\k_1_reg_933_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[8]_i_1_n_9\,
      Q => k_1_reg_933_reg(8),
      R => '0'
    );
\k_1_reg_933_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \k_1_reg_933_reg[4]_i_1_n_2\,
      CO(3) => \NLW_k_1_reg_933_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \k_1_reg_933_reg[8]_i_1_n_3\,
      CO(1) => \k_1_reg_933_reg[8]_i_1_n_4\,
      CO(0) => \k_1_reg_933_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \k_1_reg_933_reg[8]_i_1_n_6\,
      O(2) => \k_1_reg_933_reg[8]_i_1_n_7\,
      O(1) => \k_1_reg_933_reg[8]_i_1_n_8\,
      O(0) => \k_1_reg_933_reg[8]_i_1_n_9\,
      S(3) => \k_1_reg_933[8]_i_2_n_2\,
      S(2) => \k_1_reg_933[8]_i_3_n_2\,
      S(1) => \k_1_reg_933[8]_i_4_n_2\,
      S(0) => \k_1_reg_933[8]_i_5_n_2\
    );
\k_1_reg_933_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => small_input_address01,
      D => \k_1_reg_933_reg[8]_i_1_n_8\,
      Q => k_1_reg_933_reg(9),
      R => '0'
    );
\k_reg_325[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => k_1_reg_933_reg(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => exitcond1_reg_929,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => k_reg_325(0),
      O => k_phi_fu_329_p4(0)
    );
\k_reg_325[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(10),
      O => k_phi_fu_329_p4(10)
    );
\k_reg_325[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      I1 => ap_CS_fsm_state13,
      O => ap_NS_fsm163_out
    );
\k_reg_325[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(11),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(11),
      O => k_phi_fu_329_p4(11)
    );
\k_reg_325[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(1),
      O => k_phi_fu_329_p4(1)
    );
\k_reg_325[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(2),
      O => k_phi_fu_329_p4(2)
    );
\k_reg_325[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(3),
      O => k_phi_fu_329_p4(3)
    );
\k_reg_325[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(4),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(4),
      O => k_phi_fu_329_p4(4)
    );
\k_reg_325[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(5),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(5),
      O => k_phi_fu_329_p4(5)
    );
\k_reg_325[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(6),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(6),
      O => k_phi_fu_329_p4(6)
    );
\k_reg_325[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(7),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(7),
      O => k_phi_fu_329_p4(7)
    );
\k_reg_325[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(8),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(8),
      O => k_phi_fu_329_p4(8)
    );
\k_reg_325[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => k_reg_325(9),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond1_reg_929,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => k_1_reg_933_reg(9),
      O => k_phi_fu_329_p4(9)
    );
\k_reg_325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(0),
      Q => k_reg_325(0),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(10),
      Q => k_reg_325(10),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(11),
      Q => k_reg_325(11),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(1),
      Q => k_reg_325(1),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(2),
      Q => k_reg_325(2),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(3),
      Q => k_reg_325(3),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(4),
      Q => k_reg_325(4),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(5),
      Q => k_reg_325(5),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(6),
      Q => k_reg_325(6),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(7),
      Q => k_reg_325(7),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(8),
      Q => k_reg_325(8),
      R => ap_NS_fsm163_out
    );
\k_reg_325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => k_phi_fu_329_p4(9),
      Q => k_reg_325(9),
      R => ap_NS_fsm163_out
    );
\output_read_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(0),
      Q => output_read_reg_877(0),
      R => '0'
    );
\output_read_reg_877_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(10),
      Q => output_read_reg_877(10),
      R => '0'
    );
\output_read_reg_877_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(11),
      Q => output_read_reg_877(11),
      R => '0'
    );
\output_read_reg_877_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(12),
      Q => output_read_reg_877(12),
      R => '0'
    );
\output_read_reg_877_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(13),
      Q => output_read_reg_877(13),
      R => '0'
    );
\output_read_reg_877_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(14),
      Q => output_read_reg_877(14),
      R => '0'
    );
\output_read_reg_877_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(15),
      Q => output_read_reg_877(15),
      R => '0'
    );
\output_read_reg_877_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(16),
      Q => output_read_reg_877(16),
      R => '0'
    );
\output_read_reg_877_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(17),
      Q => output_read_reg_877(17),
      R => '0'
    );
\output_read_reg_877_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(18),
      Q => output_read_reg_877(18),
      R => '0'
    );
\output_read_reg_877_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(19),
      Q => output_read_reg_877(19),
      R => '0'
    );
\output_read_reg_877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(1),
      Q => output_read_reg_877(1),
      R => '0'
    );
\output_read_reg_877_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(20),
      Q => output_read_reg_877(20),
      R => '0'
    );
\output_read_reg_877_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(21),
      Q => output_read_reg_877(21),
      R => '0'
    );
\output_read_reg_877_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(22),
      Q => output_read_reg_877(22),
      R => '0'
    );
\output_read_reg_877_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(23),
      Q => output_read_reg_877(23),
      R => '0'
    );
\output_read_reg_877_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(24),
      Q => output_read_reg_877(24),
      R => '0'
    );
\output_read_reg_877_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(25),
      Q => output_read_reg_877(25),
      R => '0'
    );
\output_read_reg_877_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(26),
      Q => output_read_reg_877(26),
      R => '0'
    );
\output_read_reg_877_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(27),
      Q => output_read_reg_877(27),
      R => '0'
    );
\output_read_reg_877_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(28),
      Q => output_read_reg_877(28),
      R => '0'
    );
\output_read_reg_877_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(29),
      Q => output_read_reg_877(29),
      R => '0'
    );
\output_read_reg_877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(2),
      Q => output_read_reg_877(2),
      R => '0'
    );
\output_read_reg_877_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(30),
      Q => output_read_reg_877(30),
      R => '0'
    );
\output_read_reg_877_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(31),
      Q => output_read_reg_877(31),
      R => '0'
    );
\output_read_reg_877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(3),
      Q => output_read_reg_877(3),
      R => '0'
    );
\output_read_reg_877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(4),
      Q => output_read_reg_877(4),
      R => '0'
    );
\output_read_reg_877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(5),
      Q => output_read_reg_877(5),
      R => '0'
    );
\output_read_reg_877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(6),
      Q => output_read_reg_877(6),
      R => '0'
    );
\output_read_reg_877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(7),
      Q => output_read_reg_877(7),
      R => '0'
    );
\output_read_reg_877_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(8),
      Q => output_read_reg_877(8),
      R => '0'
    );
\output_read_reg_877_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm171_out,
      D => output_r_r(9),
      Q => output_read_reg_877(9),
      R => '0'
    );
\position_fu_168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => tmp_1_reg_925,
      I2 => ap_CS_fsm_state12,
      O => position_fu_168
    );
\position_fu_168[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => tmp_1_reg_925,
      O => position_fu_1680
    );
\position_fu_168[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(3),
      O => \position_fu_168[0]_i_4_n_2\
    );
\position_fu_168[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(2),
      O => \position_fu_168[0]_i_5_n_2\
    );
\position_fu_168[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(1),
      O => \position_fu_168[0]_i_6_n_2\
    );
\position_fu_168[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position_fu_168_reg(0),
      O => \position_fu_168[0]_i_7_n_2\
    );
\position_fu_168[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(15),
      O => \position_fu_168[12]_i_2_n_2\
    );
\position_fu_168[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(14),
      O => \position_fu_168[12]_i_3_n_2\
    );
\position_fu_168[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(13),
      O => \position_fu_168[12]_i_4_n_2\
    );
\position_fu_168[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(12),
      O => \position_fu_168[12]_i_5_n_2\
    );
\position_fu_168[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(19),
      O => \position_fu_168[16]_i_2_n_2\
    );
\position_fu_168[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(18),
      O => \position_fu_168[16]_i_3_n_2\
    );
\position_fu_168[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(17),
      O => \position_fu_168[16]_i_4_n_2\
    );
\position_fu_168[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(16),
      O => \position_fu_168[16]_i_5_n_2\
    );
\position_fu_168[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(21),
      O => \position_fu_168[20]_i_2_n_2\
    );
\position_fu_168[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(20),
      O => \position_fu_168[20]_i_3_n_2\
    );
\position_fu_168[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(7),
      O => \position_fu_168[4]_i_2_n_2\
    );
\position_fu_168[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(6),
      O => \position_fu_168[4]_i_3_n_2\
    );
\position_fu_168[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(5),
      O => \position_fu_168[4]_i_4_n_2\
    );
\position_fu_168[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(4),
      O => \position_fu_168[4]_i_5_n_2\
    );
\position_fu_168[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(11),
      O => \position_fu_168[8]_i_2_n_2\
    );
\position_fu_168[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(10),
      O => \position_fu_168[8]_i_3_n_2\
    );
\position_fu_168[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(9),
      O => \position_fu_168[8]_i_4_n_2\
    );
\position_fu_168[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position_fu_168_reg(8),
      O => \position_fu_168[8]_i_5_n_2\
    );
\position_fu_168_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[0]_i_3_n_9\,
      Q => position_fu_168_reg(0),
      S => position_fu_168
    );
\position_fu_168_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \position_fu_168_reg[0]_i_3_n_2\,
      CO(2) => \position_fu_168_reg[0]_i_3_n_3\,
      CO(1) => \position_fu_168_reg[0]_i_3_n_4\,
      CO(0) => \position_fu_168_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \position_fu_168_reg[0]_i_3_n_6\,
      O(2) => \position_fu_168_reg[0]_i_3_n_7\,
      O(1) => \position_fu_168_reg[0]_i_3_n_8\,
      O(0) => \position_fu_168_reg[0]_i_3_n_9\,
      S(3) => \position_fu_168[0]_i_4_n_2\,
      S(2) => \position_fu_168[0]_i_5_n_2\,
      S(1) => \position_fu_168[0]_i_6_n_2\,
      S(0) => \position_fu_168[0]_i_7_n_2\
    );
\position_fu_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[8]_i_1_n_7\,
      Q => position_fu_168_reg(10),
      R => position_fu_168
    );
\position_fu_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[8]_i_1_n_6\,
      Q => position_fu_168_reg(11),
      R => position_fu_168
    );
\position_fu_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[12]_i_1_n_9\,
      Q => position_fu_168_reg(12),
      R => position_fu_168
    );
\position_fu_168_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \position_fu_168_reg[8]_i_1_n_2\,
      CO(3) => \position_fu_168_reg[12]_i_1_n_2\,
      CO(2) => \position_fu_168_reg[12]_i_1_n_3\,
      CO(1) => \position_fu_168_reg[12]_i_1_n_4\,
      CO(0) => \position_fu_168_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \position_fu_168_reg[12]_i_1_n_6\,
      O(2) => \position_fu_168_reg[12]_i_1_n_7\,
      O(1) => \position_fu_168_reg[12]_i_1_n_8\,
      O(0) => \position_fu_168_reg[12]_i_1_n_9\,
      S(3) => \position_fu_168[12]_i_2_n_2\,
      S(2) => \position_fu_168[12]_i_3_n_2\,
      S(1) => \position_fu_168[12]_i_4_n_2\,
      S(0) => \position_fu_168[12]_i_5_n_2\
    );
\position_fu_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[12]_i_1_n_8\,
      Q => position_fu_168_reg(13),
      R => position_fu_168
    );
\position_fu_168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[12]_i_1_n_7\,
      Q => position_fu_168_reg(14),
      R => position_fu_168
    );
\position_fu_168_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[12]_i_1_n_6\,
      Q => position_fu_168_reg(15),
      R => position_fu_168
    );
\position_fu_168_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[16]_i_1_n_9\,
      Q => position_fu_168_reg(16),
      R => position_fu_168
    );
\position_fu_168_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \position_fu_168_reg[12]_i_1_n_2\,
      CO(3) => \position_fu_168_reg[16]_i_1_n_2\,
      CO(2) => \position_fu_168_reg[16]_i_1_n_3\,
      CO(1) => \position_fu_168_reg[16]_i_1_n_4\,
      CO(0) => \position_fu_168_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \position_fu_168_reg[16]_i_1_n_6\,
      O(2) => \position_fu_168_reg[16]_i_1_n_7\,
      O(1) => \position_fu_168_reg[16]_i_1_n_8\,
      O(0) => \position_fu_168_reg[16]_i_1_n_9\,
      S(3) => \position_fu_168[16]_i_2_n_2\,
      S(2) => \position_fu_168[16]_i_3_n_2\,
      S(1) => \position_fu_168[16]_i_4_n_2\,
      S(0) => \position_fu_168[16]_i_5_n_2\
    );
\position_fu_168_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[16]_i_1_n_8\,
      Q => position_fu_168_reg(17),
      R => position_fu_168
    );
\position_fu_168_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[16]_i_1_n_7\,
      Q => position_fu_168_reg(18),
      R => position_fu_168
    );
\position_fu_168_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[16]_i_1_n_6\,
      Q => position_fu_168_reg(19),
      R => position_fu_168
    );
\position_fu_168_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[0]_i_3_n_8\,
      Q => position_fu_168_reg(1),
      S => position_fu_168
    );
\position_fu_168_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[20]_i_1_n_9\,
      Q => position_fu_168_reg(20),
      R => position_fu_168
    );
\position_fu_168_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \position_fu_168_reg[16]_i_1_n_2\,
      CO(3 downto 1) => \NLW_position_fu_168_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \position_fu_168_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_position_fu_168_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \position_fu_168_reg[20]_i_1_n_8\,
      O(0) => \position_fu_168_reg[20]_i_1_n_9\,
      S(3 downto 2) => B"00",
      S(1) => \position_fu_168[20]_i_2_n_2\,
      S(0) => \position_fu_168[20]_i_3_n_2\
    );
\position_fu_168_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[20]_i_1_n_8\,
      Q => position_fu_168_reg(21),
      R => position_fu_168
    );
\position_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[0]_i_3_n_7\,
      Q => position_fu_168_reg(2),
      R => position_fu_168
    );
\position_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[0]_i_3_n_6\,
      Q => position_fu_168_reg(3),
      R => position_fu_168
    );
\position_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[4]_i_1_n_9\,
      Q => position_fu_168_reg(4),
      R => position_fu_168
    );
\position_fu_168_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \position_fu_168_reg[0]_i_3_n_2\,
      CO(3) => \position_fu_168_reg[4]_i_1_n_2\,
      CO(2) => \position_fu_168_reg[4]_i_1_n_3\,
      CO(1) => \position_fu_168_reg[4]_i_1_n_4\,
      CO(0) => \position_fu_168_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \position_fu_168_reg[4]_i_1_n_6\,
      O(2) => \position_fu_168_reg[4]_i_1_n_7\,
      O(1) => \position_fu_168_reg[4]_i_1_n_8\,
      O(0) => \position_fu_168_reg[4]_i_1_n_9\,
      S(3) => \position_fu_168[4]_i_2_n_2\,
      S(2) => \position_fu_168[4]_i_3_n_2\,
      S(1) => \position_fu_168[4]_i_4_n_2\,
      S(0) => \position_fu_168[4]_i_5_n_2\
    );
\position_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[4]_i_1_n_8\,
      Q => position_fu_168_reg(5),
      R => position_fu_168
    );
\position_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[4]_i_1_n_7\,
      Q => position_fu_168_reg(6),
      R => position_fu_168
    );
\position_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[4]_i_1_n_6\,
      Q => position_fu_168_reg(7),
      R => position_fu_168
    );
\position_fu_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[8]_i_1_n_9\,
      Q => position_fu_168_reg(8),
      R => position_fu_168
    );
\position_fu_168_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \position_fu_168_reg[4]_i_1_n_2\,
      CO(3) => \position_fu_168_reg[8]_i_1_n_2\,
      CO(2) => \position_fu_168_reg[8]_i_1_n_3\,
      CO(1) => \position_fu_168_reg[8]_i_1_n_4\,
      CO(0) => \position_fu_168_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \position_fu_168_reg[8]_i_1_n_6\,
      O(2) => \position_fu_168_reg[8]_i_1_n_7\,
      O(1) => \position_fu_168_reg[8]_i_1_n_8\,
      O(0) => \position_fu_168_reg[8]_i_1_n_9\,
      S(3) => \position_fu_168[8]_i_2_n_2\,
      S(2) => \position_fu_168[8]_i_3_n_2\,
      S(1) => \position_fu_168[8]_i_4_n_2\,
      S(0) => \position_fu_168[8]_i_5_n_2\
    );
\position_fu_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => position_fu_1680,
      D => \position_fu_168_reg[8]_i_1_n_8\,
      Q => position_fu_168_reg(9),
      R => position_fu_168
    );
\posx_assign_cast4_reg_967[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(0),
      O => \posx_assign_cast4_reg_967[0]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[1]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(1),
      O => \posx_assign_cast4_reg_967[1]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[2]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(2),
      O => \posx_assign_cast4_reg_967[2]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[3]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(3),
      O => \posx_assign_cast4_reg_967[3]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[4]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(4),
      O => \posx_assign_cast4_reg_967[4]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(5),
      O => \posx_assign_cast4_reg_967[5]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[6]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(6),
      O => \posx_assign_cast4_reg_967[6]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[7]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(7),
      O => \posx_assign_cast4_reg_967[7]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[8]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(8),
      O => \posx_assign_cast4_reg_967[8]_i_1_n_2\
    );
\posx_assign_cast4_reg_967[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \posx_assign_reg_348_reg_n_2_[9]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_2,
      I2 => \exitcond_reg_963_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => j_reg_1002(9),
      O => \posx_assign_cast4_reg_967[9]_i_2_n_2\
    );
\posx_assign_cast4_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[0]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(0),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[1]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(1),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[2]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(2),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[3]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(3),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[4]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(4),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[5]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(5),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[6]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(6),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[7]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(7),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[8]_i_1_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(8),
      R => '0'
    );
\posx_assign_cast4_reg_967_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast4_reg_967_reg0,
      D => \posx_assign_cast4_reg_967[9]_i_2_n_2\,
      Q => \posx_assign_cast4_reg_967_reg__0\(9),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[0]\,
      Q => \posx_assign_cast_reg_982_reg__0\(0),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[1]\,
      Q => \posx_assign_cast_reg_982_reg__0\(1),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[2]\,
      Q => \posx_assign_cast_reg_982_reg__0\(2),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[3]\,
      Q => \posx_assign_cast_reg_982_reg__0\(3),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[4]\,
      Q => \posx_assign_cast_reg_982_reg__0\(4),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[5]\,
      Q => \posx_assign_cast_reg_982_reg__0\(5),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[6]\,
      Q => \posx_assign_cast_reg_982_reg__0\(6),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[7]\,
      Q => \posx_assign_cast_reg_982_reg__0\(7),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[8]\,
      Q => \posx_assign_cast_reg_982_reg__0\(8),
      R => '0'
    );
\posx_assign_cast_reg_982_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_cast_reg_982_reg0,
      D => \posx_assign_reg_348_reg_n_2_[9]\,
      Q => \posx_assign_cast_reg_982_reg__0\(9),
      R => '0'
    );
\posx_assign_reg_348_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(0),
      Q => \posx_assign_reg_348_reg_n_2_[0]\,
      S => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(1),
      Q => \posx_assign_reg_348_reg_n_2_[1]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(2),
      Q => \posx_assign_reg_348_reg_n_2_[2]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(3),
      Q => \posx_assign_reg_348_reg_n_2_[3]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(4),
      Q => \posx_assign_reg_348_reg_n_2_[4]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(5),
      Q => \posx_assign_reg_348_reg_n_2_[5]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(6),
      Q => \posx_assign_reg_348_reg_n_2_[6]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(7),
      Q => \posx_assign_reg_348_reg_n_2_[7]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(8),
      Q => \posx_assign_reg_348_reg_n_2_[8]\,
      R => posx_assign_reg_348
    );
\posx_assign_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => posx_assign_reg_3480,
      D => j_reg_1002(9),
      Q => \posx_assign_reg_348_reg_n_2_[9]\,
      R => posx_assign_reg_348
    );
\reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(0),
      Q => reg_363(0),
      R => '0'
    );
\reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(1),
      Q => reg_363(1),
      R => '0'
    );
\reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(2),
      Q => reg_363(2),
      R => '0'
    );
\reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(3),
      Q => reg_363(3),
      R => '0'
    );
\reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(4),
      Q => reg_363(4),
      R => '0'
    );
\reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(5),
      Q => reg_363(5),
      R => '0'
    );
\reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(6),
      Q => reg_363(6),
      R => '0'
    );
\reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => INPUT_r_RREADY,
      D => INPUT_r_RDATA(7),
      Q => reg_363(7),
      R => '0'
    );
\reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(0),
      Q => reg_369(0),
      R => '0'
    );
\reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(1),
      Q => reg_369(1),
      R => '0'
    );
\reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(2),
      Q => reg_369(2),
      R => '0'
    );
\reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(3),
      Q => reg_369(3),
      R => '0'
    );
\reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(4),
      Q => reg_369(4),
      R => '0'
    );
\reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(5),
      Q => reg_369(5),
      R => '0'
    );
\reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(6),
      Q => reg_369(6),
      R => '0'
    );
\reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3690,
      D => small_input_q0(7),
      Q => reg_369(7),
      R => '0'
    );
\reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(0),
      Q => reg_373(0),
      R => '0'
    );
\reg_373_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(1),
      Q => reg_373(1),
      R => '0'
    );
\reg_373_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(2),
      Q => reg_373(2),
      R => '0'
    );
\reg_373_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(3),
      Q => reg_373(3),
      R => '0'
    );
\reg_373_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(4),
      Q => reg_373(4),
      R => '0'
    );
\reg_373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(5),
      Q => reg_373(5),
      R => '0'
    );
\reg_373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(6),
      Q => reg_373(6),
      R => '0'
    );
\reg_373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3730,
      D => small_input_q0(7),
      Q => reg_373(7),
      R => '0'
    );
\res_1_reg_1058[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(7),
      I1 => reg_373(7),
      I2 => res_3_i_reg_1042(7),
      O => \res_1_reg_1058[10]_i_2_n_2\
    );
\res_1_reg_1058[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => res_3_i_reg_1042(9),
      I1 => res_3_i_reg_1042(10),
      O => \res_1_reg_1058[10]_i_3_n_2\
    );
\res_1_reg_1058[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => res_3_i_reg_1042(8),
      I1 => res_3_i_reg_1042(9),
      O => \res_1_reg_1058[10]_i_4_n_2\
    );
\res_1_reg_1058[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => res_3_i_reg_1042(7),
      I1 => reg_373(7),
      I2 => reg_369(7),
      I3 => res_3_i_reg_1042(8),
      O => \res_1_reg_1058[10]_i_5_n_2\
    );
\res_1_reg_1058[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(2),
      I1 => reg_373(2),
      I2 => res_3_i_reg_1042(2),
      O => \res_1_reg_1058[3]_i_2_n_2\
    );
\res_1_reg_1058[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(1),
      I1 => reg_373(1),
      I2 => res_3_i_reg_1042(1),
      O => \res_1_reg_1058[3]_i_3_n_2\
    );
\res_1_reg_1058[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reg_373(0),
      I1 => reg_369(0),
      O => \res_1_reg_1058[3]_i_4_n_2\
    );
\res_1_reg_1058[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(3),
      I1 => reg_373(3),
      I2 => res_3_i_reg_1042(3),
      I3 => \res_1_reg_1058[3]_i_2_n_2\,
      O => \res_1_reg_1058[3]_i_5_n_2\
    );
\res_1_reg_1058[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(2),
      I1 => reg_373(2),
      I2 => res_3_i_reg_1042(2),
      I3 => \res_1_reg_1058[3]_i_3_n_2\,
      O => \res_1_reg_1058[3]_i_6_n_2\
    );
\res_1_reg_1058[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(1),
      I1 => reg_373(1),
      I2 => res_3_i_reg_1042(1),
      I3 => \res_1_reg_1058[3]_i_4_n_2\,
      O => \res_1_reg_1058[3]_i_7_n_2\
    );
\res_1_reg_1058[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_373(0),
      I1 => reg_369(0),
      I2 => res_3_i_reg_1042(0),
      O => \res_1_reg_1058[3]_i_8_n_2\
    );
\res_1_reg_1058[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(6),
      I1 => reg_373(6),
      I2 => res_3_i_reg_1042(6),
      O => \res_1_reg_1058[7]_i_2_n_2\
    );
\res_1_reg_1058[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(5),
      I1 => reg_373(5),
      I2 => res_3_i_reg_1042(5),
      O => \res_1_reg_1058[7]_i_3_n_2\
    );
\res_1_reg_1058[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(4),
      I1 => reg_373(4),
      I2 => res_3_i_reg_1042(4),
      O => \res_1_reg_1058[7]_i_4_n_2\
    );
\res_1_reg_1058[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => reg_369(3),
      I1 => reg_373(3),
      I2 => res_3_i_reg_1042(3),
      O => \res_1_reg_1058[7]_i_5_n_2\
    );
\res_1_reg_1058[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \res_1_reg_1058[7]_i_2_n_2\,
      I1 => reg_369(7),
      I2 => reg_373(7),
      I3 => res_3_i_reg_1042(7),
      O => \res_1_reg_1058[7]_i_6_n_2\
    );
\res_1_reg_1058[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(6),
      I1 => reg_373(6),
      I2 => res_3_i_reg_1042(6),
      I3 => \res_1_reg_1058[7]_i_3_n_2\,
      O => \res_1_reg_1058[7]_i_7_n_2\
    );
\res_1_reg_1058[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(5),
      I1 => reg_373(5),
      I2 => res_3_i_reg_1042(5),
      I3 => \res_1_reg_1058[7]_i_4_n_2\,
      O => \res_1_reg_1058[7]_i_8_n_2\
    );
\res_1_reg_1058[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => reg_369(4),
      I1 => reg_373(4),
      I2 => res_3_i_reg_1042(4),
      I3 => \res_1_reg_1058[7]_i_5_n_2\,
      O => \res_1_reg_1058[7]_i_9_n_2\
    );
\res_1_reg_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(0),
      Q => res_1_reg_1058(0),
      R => '0'
    );
\res_1_reg_1058_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(10),
      Q => res_1_reg_1058(10),
      R => '0'
    );
\res_1_reg_1058_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_1_reg_1058_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_res_1_reg_1058_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \res_1_reg_1058_reg[10]_i_1_n_4\,
      CO(0) => \res_1_reg_1058_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => res_3_i_reg_1042(8),
      DI(0) => \res_1_reg_1058[10]_i_2_n_2\,
      O(3) => \NLW_res_1_reg_1058_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => res_1_fu_742_p2(10 downto 8),
      S(3) => '0',
      S(2) => \res_1_reg_1058[10]_i_3_n_2\,
      S(1) => \res_1_reg_1058[10]_i_4_n_2\,
      S(0) => \res_1_reg_1058[10]_i_5_n_2\
    );
\res_1_reg_1058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(1),
      Q => res_1_reg_1058(1),
      R => '0'
    );
\res_1_reg_1058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(2),
      Q => res_1_reg_1058(2),
      R => '0'
    );
\res_1_reg_1058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(3),
      Q => res_1_reg_1058(3),
      R => '0'
    );
\res_1_reg_1058_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_1_reg_1058_reg[3]_i_1_n_2\,
      CO(2) => \res_1_reg_1058_reg[3]_i_1_n_3\,
      CO(1) => \res_1_reg_1058_reg[3]_i_1_n_4\,
      CO(0) => \res_1_reg_1058_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_1_reg_1058[3]_i_2_n_2\,
      DI(2) => \res_1_reg_1058[3]_i_3_n_2\,
      DI(1) => \res_1_reg_1058[3]_i_4_n_2\,
      DI(0) => res_3_i_reg_1042(0),
      O(3 downto 0) => res_1_fu_742_p2(3 downto 0),
      S(3) => \res_1_reg_1058[3]_i_5_n_2\,
      S(2) => \res_1_reg_1058[3]_i_6_n_2\,
      S(1) => \res_1_reg_1058[3]_i_7_n_2\,
      S(0) => \res_1_reg_1058[3]_i_8_n_2\
    );
\res_1_reg_1058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(4),
      Q => res_1_reg_1058(4),
      R => '0'
    );
\res_1_reg_1058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(5),
      Q => res_1_reg_1058(5),
      R => '0'
    );
\res_1_reg_1058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(6),
      Q => res_1_reg_1058(6),
      R => '0'
    );
\res_1_reg_1058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(7),
      Q => res_1_reg_1058(7),
      R => '0'
    );
\res_1_reg_1058_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_1_reg_1058_reg[3]_i_1_n_2\,
      CO(3) => \res_1_reg_1058_reg[7]_i_1_n_2\,
      CO(2) => \res_1_reg_1058_reg[7]_i_1_n_3\,
      CO(1) => \res_1_reg_1058_reg[7]_i_1_n_4\,
      CO(0) => \res_1_reg_1058_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_1_reg_1058[7]_i_2_n_2\,
      DI(2) => \res_1_reg_1058[7]_i_3_n_2\,
      DI(1) => \res_1_reg_1058[7]_i_4_n_2\,
      DI(0) => \res_1_reg_1058[7]_i_5_n_2\,
      O(3 downto 0) => res_1_fu_742_p2(7 downto 4),
      S(3) => \res_1_reg_1058[7]_i_6_n_2\,
      S(2) => \res_1_reg_1058[7]_i_7_n_2\,
      S(1) => \res_1_reg_1058[7]_i_8_n_2\,
      S(0) => \res_1_reg_1058[7]_i_9_n_2\
    );
\res_1_reg_1058_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(8),
      Q => res_1_reg_1058(8),
      R => '0'
    );
\res_1_reg_1058_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_1_fu_742_p2(9),
      Q => res_1_reg_1058(9),
      R => '0'
    );
\res_3_i_reg_1042[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(6),
      I1 => small_input_load_3_reg_992(6),
      O => \res_3_i_reg_1042[10]_i_10_n_2\
    );
\res_3_i_reg_1042[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(5),
      I1 => small_input_load_3_reg_992(5),
      O => \res_3_i_reg_1042[10]_i_11_n_2\
    );
\res_3_i_reg_1042[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(4),
      I1 => small_input_load_3_reg_992(4),
      O => \res_3_i_reg_1042[10]_i_12_n_2\
    );
\res_3_i_reg_1042[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(7),
      I1 => small_input_load_3_reg_992(7),
      O => \res_3_i_reg_1042[10]_i_9_n_2\
    );
\res_3_i_reg_1042[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \res_3_i_reg_1042_reg[7]_i_10_n_9\,
      O => \res_3_i_reg_1042[3]_i_7_n_2\
    );
\res_3_i_reg_1042[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(3),
      I1 => small_input_load_3_reg_992(3),
      O => \res_3_i_reg_1042[7]_i_11_n_2\
    );
\res_3_i_reg_1042[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(2),
      I1 => small_input_load_3_reg_992(2),
      O => \res_3_i_reg_1042[7]_i_12_n_2\
    );
\res_3_i_reg_1042[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(1),
      I1 => small_input_load_3_reg_992(1),
      O => \res_3_i_reg_1042[7]_i_13_n_2\
    );
\res_3_i_reg_1042[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_369(0),
      I1 => small_input_load_3_reg_992(0),
      O => \res_3_i_reg_1042[7]_i_14_n_2\
    );
\res_3_i_reg_1042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(0),
      Q => res_3_i_reg_1042(0),
      R => '0'
    );
\res_3_i_reg_1042_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(10),
      Q => res_3_i_reg_1042(10),
      R => '0'
    );
\res_3_i_reg_1042_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_3_i_reg_1042_reg[10]_i_8_n_2\,
      CO(3 downto 1) => \NLW_res_3_i_reg_1042_reg[10]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \res_3_i_reg_1042_reg[10]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_res_3_i_reg_1042_reg[10]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\res_3_i_reg_1042_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_3_i_reg_1042_reg[7]_i_10_n_2\,
      CO(3) => \res_3_i_reg_1042_reg[10]_i_8_n_2\,
      CO(2) => \res_3_i_reg_1042_reg[10]_i_8_n_3\,
      CO(1) => \res_3_i_reg_1042_reg[10]_i_8_n_4\,
      CO(0) => \res_3_i_reg_1042_reg[10]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => reg_369(7 downto 4),
      O(3) => \res_3_i_reg_1042_reg[10]_i_8_n_6\,
      O(2) => \res_3_i_reg_1042_reg[10]_i_8_n_7\,
      O(1) => \res_3_i_reg_1042_reg[10]_i_8_n_8\,
      O(0) => \res_3_i_reg_1042_reg[10]_i_8_n_9\,
      S(3) => \res_3_i_reg_1042[10]_i_9_n_2\,
      S(2) => \res_3_i_reg_1042[10]_i_10_n_2\,
      S(1) => \res_3_i_reg_1042[10]_i_11_n_2\,
      S(0) => \res_3_i_reg_1042[10]_i_12_n_2\
    );
\res_3_i_reg_1042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(1),
      Q => res_3_i_reg_1042(1),
      R => '0'
    );
\res_3_i_reg_1042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(2),
      Q => res_3_i_reg_1042(2),
      R => '0'
    );
\res_3_i_reg_1042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(3),
      Q => res_3_i_reg_1042(3),
      R => '0'
    );
\res_3_i_reg_1042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(4),
      Q => res_3_i_reg_1042(4),
      R => '0'
    );
\res_3_i_reg_1042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(5),
      Q => res_3_i_reg_1042(5),
      R => '0'
    );
\res_3_i_reg_1042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(6),
      Q => res_3_i_reg_1042(6),
      R => '0'
    );
\res_3_i_reg_1042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(7),
      Q => res_3_i_reg_1042(7),
      R => '0'
    );
\res_3_i_reg_1042_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_3_i_reg_1042_reg[7]_i_10_n_2\,
      CO(2) => \res_3_i_reg_1042_reg[7]_i_10_n_3\,
      CO(1) => \res_3_i_reg_1042_reg[7]_i_10_n_4\,
      CO(0) => \res_3_i_reg_1042_reg[7]_i_10_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => reg_369(3 downto 0),
      O(3) => \res_3_i_reg_1042_reg[7]_i_10_n_6\,
      O(2) => \res_3_i_reg_1042_reg[7]_i_10_n_7\,
      O(1) => \res_3_i_reg_1042_reg[7]_i_10_n_8\,
      O(0) => \res_3_i_reg_1042_reg[7]_i_10_n_9\,
      S(3) => \res_3_i_reg_1042[7]_i_11_n_2\,
      S(2) => \res_3_i_reg_1042[7]_i_12_n_2\,
      S(1) => \res_3_i_reg_1042[7]_i_13_n_2\,
      S(0) => \res_3_i_reg_1042[7]_i_14_n_2\
    );
\res_3_i_reg_1042_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(8),
      Q => res_3_i_reg_1042(8),
      R => '0'
    );
\res_3_i_reg_1042_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_3_i_fu_691_p2(9),
      Q => res_3_i_reg_1042(9),
      R => '0'
    );
\res_i_reg_1037[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(2),
      I1 => small_input_load_3_reg_992(2),
      I2 => reg_373(2),
      O => \res_i_reg_1037[3]_i_2_n_2\
    );
\res_i_reg_1037[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(1),
      I1 => small_input_load_3_reg_992(1),
      I2 => reg_373(1),
      O => \res_i_reg_1037[3]_i_3_n_2\
    );
\res_i_reg_1037[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(0),
      I1 => small_input_load_3_reg_992(0),
      I2 => reg_373(0),
      O => \res_i_reg_1037[3]_i_4_n_2\
    );
\res_i_reg_1037[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(3),
      I1 => small_input_load_3_reg_992(3),
      I2 => reg_373(3),
      I3 => \res_i_reg_1037[3]_i_2_n_2\,
      O => \res_i_reg_1037[3]_i_5_n_2\
    );
\res_i_reg_1037[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(2),
      I1 => small_input_load_3_reg_992(2),
      I2 => reg_373(2),
      I3 => \res_i_reg_1037[3]_i_3_n_2\,
      O => \res_i_reg_1037[3]_i_6_n_2\
    );
\res_i_reg_1037[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(1),
      I1 => small_input_load_3_reg_992(1),
      I2 => reg_373(1),
      I3 => \res_i_reg_1037[3]_i_4_n_2\,
      O => \res_i_reg_1037[3]_i_7_n_2\
    );
\res_i_reg_1037[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => reg_369(0),
      I1 => small_input_load_3_reg_992(0),
      I2 => reg_373(0),
      O => \res_i_reg_1037[3]_i_8_n_2\
    );
\res_i_reg_1037[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(6),
      I1 => small_input_load_3_reg_992(6),
      I2 => reg_373(6),
      O => \res_i_reg_1037[7]_i_2_n_2\
    );
\res_i_reg_1037[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(5),
      I1 => small_input_load_3_reg_992(5),
      I2 => reg_373(5),
      O => \res_i_reg_1037[7]_i_3_n_2\
    );
\res_i_reg_1037[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(4),
      I1 => small_input_load_3_reg_992(4),
      I2 => reg_373(4),
      O => \res_i_reg_1037[7]_i_4_n_2\
    );
\res_i_reg_1037[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(3),
      I1 => small_input_load_3_reg_992(3),
      I2 => reg_373(3),
      O => \res_i_reg_1037[7]_i_5_n_2\
    );
\res_i_reg_1037[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_i_reg_1037[7]_i_2_n_2\,
      I1 => small_input_load_3_reg_992(7),
      I2 => reg_369(7),
      I3 => reg_373(7),
      O => \res_i_reg_1037[7]_i_6_n_2\
    );
\res_i_reg_1037[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(6),
      I1 => small_input_load_3_reg_992(6),
      I2 => reg_373(6),
      I3 => \res_i_reg_1037[7]_i_3_n_2\,
      O => \res_i_reg_1037[7]_i_7_n_2\
    );
\res_i_reg_1037[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(5),
      I1 => small_input_load_3_reg_992(5),
      I2 => reg_373(5),
      I3 => \res_i_reg_1037[7]_i_4_n_2\,
      O => \res_i_reg_1037[7]_i_8_n_2\
    );
\res_i_reg_1037[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(4),
      I1 => small_input_load_3_reg_992(4),
      I2 => reg_373(4),
      I3 => \res_i_reg_1037[7]_i_5_n_2\,
      O => \res_i_reg_1037[7]_i_9_n_2\
    );
\res_i_reg_1037[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_369(7),
      I1 => small_input_load_3_reg_992(7),
      I2 => reg_373(7),
      O => \res_i_reg_1037[9]_i_2_n_2\
    );
\res_i_reg_1037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(0),
      Q => res_i_reg_1037(0),
      R => '0'
    );
\res_i_reg_1037_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(1),
      Q => res_i_reg_1037(1),
      R => '0'
    );
\res_i_reg_1037_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(2),
      Q => res_i_reg_1037(2),
      R => '0'
    );
\res_i_reg_1037_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(3),
      Q => res_i_reg_1037(3),
      R => '0'
    );
\res_i_reg_1037_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_i_reg_1037_reg[3]_i_1_n_2\,
      CO(2) => \res_i_reg_1037_reg[3]_i_1_n_3\,
      CO(1) => \res_i_reg_1037_reg[3]_i_1_n_4\,
      CO(0) => \res_i_reg_1037_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \res_i_reg_1037[3]_i_2_n_2\,
      DI(2) => \res_i_reg_1037[3]_i_3_n_2\,
      DI(1) => \res_i_reg_1037[3]_i_4_n_2\,
      DI(0) => '1',
      O(3 downto 0) => res_i_fu_646_p2(3 downto 0),
      S(3) => \res_i_reg_1037[3]_i_5_n_2\,
      S(2) => \res_i_reg_1037[3]_i_6_n_2\,
      S(1) => \res_i_reg_1037[3]_i_7_n_2\,
      S(0) => \res_i_reg_1037[3]_i_8_n_2\
    );
\res_i_reg_1037_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(4),
      Q => res_i_reg_1037(4),
      R => '0'
    );
\res_i_reg_1037_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(5),
      Q => res_i_reg_1037(5),
      R => '0'
    );
\res_i_reg_1037_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(6),
      Q => res_i_reg_1037(6),
      R => '0'
    );
\res_i_reg_1037_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(7),
      Q => res_i_reg_1037(7),
      R => '0'
    );
\res_i_reg_1037_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_i_reg_1037_reg[3]_i_1_n_2\,
      CO(3) => \res_i_reg_1037_reg[7]_i_1_n_2\,
      CO(2) => \res_i_reg_1037_reg[7]_i_1_n_3\,
      CO(1) => \res_i_reg_1037_reg[7]_i_1_n_4\,
      CO(0) => \res_i_reg_1037_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_i_reg_1037[7]_i_2_n_2\,
      DI(2) => \res_i_reg_1037[7]_i_3_n_2\,
      DI(1) => \res_i_reg_1037[7]_i_4_n_2\,
      DI(0) => \res_i_reg_1037[7]_i_5_n_2\,
      O(3 downto 0) => res_i_fu_646_p2(7 downto 4),
      S(3) => \res_i_reg_1037[7]_i_6_n_2\,
      S(2) => \res_i_reg_1037[7]_i_7_n_2\,
      S(1) => \res_i_reg_1037[7]_i_8_n_2\,
      S(0) => \res_i_reg_1037[7]_i_9_n_2\
    );
\res_i_reg_1037_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(8),
      Q => res_i_reg_1037(8),
      R => '0'
    );
\res_i_reg_1037_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => res_i_fu_646_p2(9),
      Q => res_i_reg_1037(9),
      R => '0'
    );
\res_i_reg_1037_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_i_reg_1037_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_res_i_reg_1037_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \res_i_reg_1037_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_res_i_reg_1037_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => res_i_fu_646_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \res_i_reg_1037[9]_i_2_n_2\
    );
\res_reg_1047[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => res_i_reg_1037(8),
      I1 => tmp_i_10_reg_1027(7),
      O => \res_reg_1047[10]_i_2_n_2\
    );
\res_reg_1047[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(7),
      I1 => res_i_reg_1037(7),
      I2 => tmp_i_10_reg_1027(6),
      O => \res_reg_1047[10]_i_3_n_2\
    );
\res_reg_1047[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => res_i_reg_1037(9),
      I1 => tmp_i_10_reg_1027(8),
      O => \res_reg_1047[10]_i_4_n_2\
    );
\res_reg_1047[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_i_10_reg_1027(7),
      I1 => res_i_reg_1037(8),
      I2 => res_i_reg_1037(9),
      I3 => tmp_i_10_reg_1027(8),
      O => \res_reg_1047[10]_i_5_n_2\
    );
\res_reg_1047[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_i_10_reg_1027(6),
      I1 => res_i_reg_1037(7),
      I2 => reg_369(7),
      I3 => res_i_reg_1037(8),
      I4 => tmp_i_10_reg_1027(7),
      O => \res_reg_1047[10]_i_6_n_2\
    );
\res_reg_1047[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(2),
      I1 => res_i_reg_1037(2),
      I2 => tmp_i_10_reg_1027(1),
      O => \res_reg_1047[3]_i_2_n_2\
    );
\res_reg_1047[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_i_10_reg_1027(1),
      I1 => reg_369(2),
      I2 => res_i_reg_1037(2),
      O => \res_reg_1047[3]_i_3_n_2\
    );
\res_reg_1047[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(3),
      I1 => res_i_reg_1037(3),
      I2 => tmp_i_10_reg_1027(2),
      I3 => \res_reg_1047[3]_i_2_n_2\,
      O => \res_reg_1047[3]_i_4_n_2\
    );
\res_reg_1047[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => reg_369(2),
      I1 => res_i_reg_1037(2),
      I2 => tmp_i_10_reg_1027(1),
      I3 => res_i_reg_1037(1),
      I4 => reg_369(1),
      O => \res_reg_1047[3]_i_5_n_2\
    );
\res_reg_1047[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_369(1),
      I1 => res_i_reg_1037(1),
      I2 => tmp_i_10_reg_1027(0),
      O => \res_reg_1047[3]_i_6_n_2\
    );
\res_reg_1047[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => res_i_reg_1037(0),
      I1 => reg_369(0),
      O => \res_reg_1047[3]_i_7_n_2\
    );
\res_reg_1047[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(6),
      I1 => res_i_reg_1037(6),
      I2 => tmp_i_10_reg_1027(5),
      O => \res_reg_1047[7]_i_2_n_2\
    );
\res_reg_1047[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(5),
      I1 => res_i_reg_1037(5),
      I2 => tmp_i_10_reg_1027(4),
      O => \res_reg_1047[7]_i_3_n_2\
    );
\res_reg_1047[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(4),
      I1 => res_i_reg_1037(4),
      I2 => tmp_i_10_reg_1027(3),
      O => \res_reg_1047[7]_i_4_n_2\
    );
\res_reg_1047[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => reg_369(3),
      I1 => res_i_reg_1037(3),
      I2 => tmp_i_10_reg_1027(2),
      O => \res_reg_1047[7]_i_5_n_2\
    );
\res_reg_1047[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \res_reg_1047[7]_i_2_n_2\,
      I1 => res_i_reg_1037(7),
      I2 => reg_369(7),
      I3 => tmp_i_10_reg_1027(6),
      O => \res_reg_1047[7]_i_6_n_2\
    );
\res_reg_1047[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(6),
      I1 => res_i_reg_1037(6),
      I2 => tmp_i_10_reg_1027(5),
      I3 => \res_reg_1047[7]_i_3_n_2\,
      O => \res_reg_1047[7]_i_7_n_2\
    );
\res_reg_1047[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(5),
      I1 => res_i_reg_1037(5),
      I2 => tmp_i_10_reg_1027(4),
      I3 => \res_reg_1047[7]_i_4_n_2\,
      O => \res_reg_1047[7]_i_8_n_2\
    );
\res_reg_1047[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_369(4),
      I1 => res_i_reg_1037(4),
      I2 => tmp_i_10_reg_1027(3),
      I3 => \res_reg_1047[7]_i_5_n_2\,
      O => \res_reg_1047[7]_i_9_n_2\
    );
\res_reg_1047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(0),
      Q => res_reg_1047(0),
      R => '0'
    );
\res_reg_1047_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(10),
      Q => res_reg_1047(10),
      R => '0'
    );
\res_reg_1047_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_reg_1047_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_res_reg_1047_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \res_reg_1047_reg[10]_i_1_n_4\,
      CO(0) => \res_reg_1047_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \res_reg_1047[10]_i_2_n_2\,
      DI(0) => \res_reg_1047[10]_i_3_n_2\,
      O(3) => \NLW_res_reg_1047_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => res_fu_725_p2(10 downto 8),
      S(3) => '0',
      S(2) => \res_reg_1047[10]_i_4_n_2\,
      S(1) => \res_reg_1047[10]_i_5_n_2\,
      S(0) => \res_reg_1047[10]_i_6_n_2\
    );
\res_reg_1047_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(1),
      Q => res_reg_1047(1),
      R => '0'
    );
\res_reg_1047_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(2),
      Q => res_reg_1047(2),
      R => '0'
    );
\res_reg_1047_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(3),
      Q => res_reg_1047(3),
      R => '0'
    );
\res_reg_1047_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \res_reg_1047_reg[3]_i_1_n_2\,
      CO(2) => \res_reg_1047_reg[3]_i_1_n_3\,
      CO(1) => \res_reg_1047_reg[3]_i_1_n_4\,
      CO(0) => \res_reg_1047_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_reg_1047[3]_i_2_n_2\,
      DI(2) => \res_reg_1047[3]_i_3_n_2\,
      DI(1) => tmp_i_10_reg_1027(0),
      DI(0) => res_i_reg_1037(0),
      O(3 downto 0) => res_fu_725_p2(3 downto 0),
      S(3) => \res_reg_1047[3]_i_4_n_2\,
      S(2) => \res_reg_1047[3]_i_5_n_2\,
      S(1) => \res_reg_1047[3]_i_6_n_2\,
      S(0) => \res_reg_1047[3]_i_7_n_2\
    );
\res_reg_1047_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(4),
      Q => res_reg_1047(4),
      R => '0'
    );
\res_reg_1047_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(5),
      Q => res_reg_1047(5),
      R => '0'
    );
\res_reg_1047_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(6),
      Q => res_reg_1047(6),
      R => '0'
    );
\res_reg_1047_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(7),
      Q => res_reg_1047(7),
      R => '0'
    );
\res_reg_1047_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \res_reg_1047_reg[3]_i_1_n_2\,
      CO(3) => \res_reg_1047_reg[7]_i_1_n_2\,
      CO(2) => \res_reg_1047_reg[7]_i_1_n_3\,
      CO(1) => \res_reg_1047_reg[7]_i_1_n_4\,
      CO(0) => \res_reg_1047_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \res_reg_1047[7]_i_2_n_2\,
      DI(2) => \res_reg_1047[7]_i_3_n_2\,
      DI(1) => \res_reg_1047[7]_i_4_n_2\,
      DI(0) => \res_reg_1047[7]_i_5_n_2\,
      O(3 downto 0) => res_fu_725_p2(7 downto 4),
      S(3) => \res_reg_1047[7]_i_6_n_2\,
      S(2) => \res_reg_1047[7]_i_7_n_2\,
      S(1) => \res_reg_1047[7]_i_8_n_2\,
      S(0) => \res_reg_1047[7]_i_9_n_2\
    );
\res_reg_1047_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(8),
      Q => res_reg_1047(8),
      R => '0'
    );
\res_reg_1047_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond4_reg_10640,
      D => res_fu_725_p2(9),
      Q => res_reg_1047(9),
      R => '0'
    );
small_input_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb
     port map (
      CO(0) => \res_3_i_reg_1042_reg[10]_i_7_n_5\,
      D(7 downto 0) => small_input_q0(7 downto 0),
      DOBDO(7 downto 0) => small_input_q1(7 downto 0),
      O(3) => \res_3_i_reg_1042_reg[10]_i_8_n_6\,
      O(2) => \res_3_i_reg_1042_reg[10]_i_8_n_7\,
      O(1) => \res_3_i_reg_1042_reg[10]_i_8_n_8\,
      O(0) => \res_3_i_reg_1042_reg[10]_i_8_n_9\,
      Q(7 downto 0) => reg_363(7 downto 0),
      S(0) => \res_3_i_reg_1042[3]_i_7_n_2\,
      WEA(0) => small_input_we0,
      WEBWE(0) => small_input_we1,
      \ap_CS_fsm_reg[25]\(4) => ap_CS_fsm_pp3_stage3,
      \ap_CS_fsm_reg[25]\(3) => ap_CS_fsm_pp3_stage2,
      \ap_CS_fsm_reg[25]\(2) => ap_CS_fsm_pp3_stage1,
      \ap_CS_fsm_reg[25]\(1) => ap_CS_fsm_pp3_stage0,
      \ap_CS_fsm_reg[25]\(0) => ap_CS_fsm_pp1_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg_n_2,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_2,
      \ap_reg_pp0_iter1_indvar_reg_301_reg[11]\(11 downto 0) => ap_reg_pp0_iter1_indvar_reg_301(11 downto 0),
      \ap_reg_pp2_iter1_tmp_9_reg_958_reg[10]\(10 downto 0) => \ap_reg_pp2_iter1_tmp_9_reg_958_reg__0\(10 downto 0),
      exitcond1_reg_929 => exitcond1_reg_929,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg_n_2_[0]\,
      \j_reg_1002_reg[9]\(8 downto 0) => data1(9 downto 1),
      \j_reg_1002_reg[9]_0\ => small_input_U_n_32,
      \j_reg_1002_reg[9]_1\(9 downto 0) => j_reg_1002(9 downto 0),
      k_1_reg_933_reg(11 downto 0) => k_1_reg_933_reg(11 downto 0),
      \k_reg_325_reg[11]\(11 downto 0) => k_reg_325(11 downto 0),
      \posx_assign_cast4_reg_967_reg[9]\(9 downto 0) => \posx_assign_cast4_reg_967_reg__0\(9 downto 0),
      \posx_assign_cast_reg_982_reg[9]\(9 downto 0) => \posx_assign_cast_reg_982_reg__0\(9 downto 0),
      \posx_assign_reg_348_reg[9]\(9) => \posx_assign_reg_348_reg_n_2_[9]\,
      \posx_assign_reg_348_reg[9]\(8) => \posx_assign_reg_348_reg_n_2_[8]\,
      \posx_assign_reg_348_reg[9]\(7) => \posx_assign_reg_348_reg_n_2_[7]\,
      \posx_assign_reg_348_reg[9]\(6) => \posx_assign_reg_348_reg_n_2_[6]\,
      \posx_assign_reg_348_reg[9]\(5) => \posx_assign_reg_348_reg_n_2_[5]\,
      \posx_assign_reg_348_reg[9]\(4) => \posx_assign_reg_348_reg_n_2_[4]\,
      \posx_assign_reg_348_reg[9]\(3) => \posx_assign_reg_348_reg_n_2_[3]\,
      \posx_assign_reg_348_reg[9]\(2) => \posx_assign_reg_348_reg_n_2_[2]\,
      \posx_assign_reg_348_reg[9]\(1) => \posx_assign_reg_348_reg_n_2_[1]\,
      \posx_assign_reg_348_reg[9]\(0) => \posx_assign_reg_348_reg_n_2_[0]\,
      ram_reg => small_input_U_n_18,
      ram_reg_0 => small_input_U_n_28,
      ram_reg_1 => small_input_U_n_29,
      ram_reg_2 => small_input_U_n_30,
      \reg_369_reg[0]\ => small_input_U_n_31,
      \reg_369_reg[3]\(2) => \res_3_i_reg_1042_reg[7]_i_10_n_6\,
      \reg_369_reg[3]\(1) => \res_3_i_reg_1042_reg[7]_i_10_n_7\,
      \reg_369_reg[3]\(0) => \res_3_i_reg_1042_reg[7]_i_10_n_8\,
      \reg_373_reg[7]\(7 downto 0) => reg_373(7 downto 0),
      \res_3_i_reg_1042_reg[10]\(10 downto 0) => res_3_i_fu_691_p2(10 downto 0),
      small_input_ce0 => small_input_ce0,
      small_input_ce1 => small_input_ce1,
      \small_input_load_7_reg_1017_reg[7]\(7 downto 0) => small_input_load_7_reg_1017(7 downto 0),
      \tmp_i_10_reg_1027_reg[8]\(8 downto 0) => tmp_i_10_fu_606_p2(8 downto 0)
    );
\small_input_load_3_reg_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(0),
      Q => small_input_load_3_reg_992(0),
      R => '0'
    );
\small_input_load_3_reg_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(1),
      Q => small_input_load_3_reg_992(1),
      R => '0'
    );
\small_input_load_3_reg_992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(2),
      Q => small_input_load_3_reg_992(2),
      R => '0'
    );
\small_input_load_3_reg_992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(3),
      Q => small_input_load_3_reg_992(3),
      R => '0'
    );
\small_input_load_3_reg_992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(4),
      Q => small_input_load_3_reg_992(4),
      R => '0'
    );
\small_input_load_3_reg_992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(5),
      Q => small_input_load_3_reg_992(5),
      R => '0'
    );
\small_input_load_3_reg_992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(6),
      Q => small_input_load_3_reg_992(6),
      R => '0'
    );
\small_input_load_3_reg_992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3691,
      D => small_input_q1(7),
      Q => small_input_load_3_reg_992(7),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(0),
      Q => small_input_load_7_reg_1017(0),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(1),
      Q => small_input_load_7_reg_1017(1),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(2),
      Q => small_input_load_7_reg_1017(2),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(3),
      Q => small_input_load_7_reg_1017(3),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(4),
      Q => small_input_load_7_reg_1017(4),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(5),
      Q => small_input_load_7_reg_1017(5),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(6),
      Q => small_input_load_7_reg_1017(6),
      R => '0'
    );
\small_input_load_7_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_10020,
      D => small_input_q1(7),
      Q => small_input_load_7_reg_1017(7),
      R => '0'
    );
sobel_sw_new_CTRL_BUS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm171_out,
      Q(31 downto 0) => input_r_r(31 downto 0),
      \ap_CS_fsm_reg[0]\ => sobel_sw_new_INPUT_r_m_axi_U_n_2,
      \ap_CS_fsm_reg[10]\(1) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[10]\(0) => \ap_CS_fsm_reg_n_2_[0]\,
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm[1]_i_3_n_2\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm[1]_i_4_n_2\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm[1]_i_5_n_2\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0_reg => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_reg_313_reg[8]\(8 downto 0) => \i_reg_313_reg__0\(8 downto 0),
      interrupt => interrupt,
      \out\(2) => s_axi_CTRL_BUS_BVALID,
      \out\(1) => s_axi_CTRL_BUS_WREADY,
      \out\(0) => s_axi_CTRL_BUS_AWREADY,
      \output_read_reg_877_reg[31]\(31 downto 0) => output_r_r(31 downto 0),
      s_axi_CTRL_BUS_ARADDR(4 downto 0) => s_axi_CTRL_BUS_ARADDR(4 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(4 downto 0) => s_axi_CTRL_BUS_AWADDR(4 downto 0),
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_RDATA(31 downto 0) => s_axi_CTRL_BUS_RDATA(31 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 0) => s_axi_CTRL_BUS_WDATA(31 downto 0),
      s_axi_CTRL_BUS_WSTRB(3 downto 0) => s_axi_CTRL_BUS_WSTRB(3 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
sobel_sw_new_INPUT_r_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi
     port map (
      D(2 downto 1) => ap_NS_fsm(14 downto 13),
      D(0) => sobel_sw_new_INPUT_r_m_axi_U_n_5,
      E(0) => I_RREADY1,
      \INPUT_addr_1_reg_943_reg[31]\(31 downto 0) => INPUT_addr_1_reg_943(31 downto 0),
      INPUT_r_RREADY => INPUT_r_RREADY,
      Q(7) => ap_CS_fsm_pp2_stage0,
      Q(6) => ap_CS_fsm_state23,
      Q(5) => ap_CS_fsm_state17,
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      SR(0) => indvar_reg_301,
      WEA(0) => small_input_we0,
      WEBWE(0) => small_input_we1,
      \ap_CS_fsm_reg[1]\ => sobel_sw_new_INPUT_r_m_axi_U_n_2,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm[1]_i_6_n_2\,
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => sobel_sw_new_INPUT_r_m_axi_U_n_21,
      ap_enable_reg_pp0_iter1_reg => sobel_sw_new_INPUT_r_m_axi_U_n_22,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter0_i_2_n_2,
      ap_enable_reg_pp0_iter2_reg => sobel_sw_new_INPUT_r_m_axi_U_n_23,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_enable_reg_pp1_iter1_reg => small_input_U_n_28,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => sobel_sw_new_INPUT_r_m_axi_U_n_24,
      ap_enable_reg_pp2_iter1_reg => sobel_sw_new_INPUT_r_m_axi_U_n_25,
      ap_enable_reg_pp2_iter1_reg_0 => ap_enable_reg_pp2_iter1_reg_n_2,
      ap_enable_reg_pp2_iter2_reg => sobel_sw_new_INPUT_r_m_axi_U_n_26,
      ap_enable_reg_pp2_iter2_reg_0 => ap_enable_reg_pp2_iter2_reg_n_2,
      ap_reg_ioackin_INPUT_r_ARREADY => ap_reg_ioackin_INPUT_r_ARREADY,
      ap_reg_pp0_iter1_exitcond6_reg_905 => ap_reg_pp0_iter1_exitcond6_reg_905,
      \ap_reg_pp0_iter1_exitcond6_reg_905_reg[0]\(0) => p_44_in,
      ap_reg_pp2_iter1_exitcond3_reg_949 => ap_reg_pp2_iter1_exitcond3_reg_949,
      \ap_reg_pp2_iter1_exitcond3_reg_949_reg[0]\(0) => p_43_in,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond3_reg_949_reg[0]\ => \exitcond3_reg_949_reg_n_2_[0]\,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg_n_2_[0]\,
      \indvar1_reg_337_reg[0]\(0) => indvar1_reg_337,
      \indvar1_reg_337_reg[0]_0\(0) => indvar1_reg_3370,
      \indvar1_reg_337_reg[3]\ => \ap_CS_fsm[20]_i_2_n_2\,
      indvar_next_reg_9090 => indvar_next_reg_9090,
      \indvar_next_reg_909_reg[2]\ => \exitcond6_reg_905[0]_i_3_n_2\,
      \indvar_next_reg_909_reg[8]\ => \exitcond6_reg_905[0]_i_4_n_2\,
      \indvar_reg_301_reg[5]\ => \ap_CS_fsm[9]_i_2_n_2\,
      \input_read_reg_882_reg[31]\(31 downto 0) => input_read_reg_882(31 downto 0),
      m_axi_INPUT_r_ARADDR(29 downto 0) => \^m_axi_input_r_araddr\(31 downto 2),
      \m_axi_INPUT_r_ARLEN[3]\(3 downto 0) => \^m_axi_input_r_arlen\(3 downto 0),
      m_axi_INPUT_r_ARREADY => m_axi_INPUT_r_ARREADY,
      m_axi_INPUT_r_ARVALID => m_axi_INPUT_r_ARVALID,
      m_axi_INPUT_r_RLAST(32) => m_axi_INPUT_r_RLAST,
      m_axi_INPUT_r_RLAST(31 downto 0) => m_axi_INPUT_r_RDATA(31 downto 0),
      m_axi_INPUT_r_RREADY => m_axi_INPUT_r_RREADY,
      m_axi_INPUT_r_RRESP(1 downto 0) => m_axi_INPUT_r_RRESP(1 downto 0),
      m_axi_INPUT_r_RVALID => m_axi_INPUT_r_RVALID,
      \reg_363_reg[7]\(7 downto 0) => INPUT_r_RDATA(7 downto 0),
      s_ready_t_reg(0) => sobel_sw_new_INPUT_r_m_axi_U_n_7,
      \tmp_9_reg_958_reg[0]\(0) => tmp_9_reg_958_reg0
    );
sobel_sw_new_OUTPUT_r_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi
     port map (
      AWLEN(3 downto 0) => \^m_axi_output_r_awlen\(3 downto 0),
      D(4 downto 0) => ap_NS_fsm(26 downto 22),
      E(0) => reg_3730,
      \OUTPUT_addr_1_reg_1098_reg[31]\(31 downto 0) => OUTPUT_addr_1_reg_1098(31 downto 0),
      \OUTPUT_addr_reg_1088_reg[31]\(31 downto 0) => OUTPUT_addr_reg_1088(31 downto 0),
      Q(5) => ap_CS_fsm_pp3_stage3,
      Q(4) => ap_CS_fsm_pp3_stage2,
      Q(3) => ap_CS_fsm_pp3_stage1,
      Q(2) => ap_CS_fsm_pp3_stage0,
      Q(1) => ap_CS_fsm_state27,
      Q(0) => ap_CS_fsm_pp1_stage0,
      SR(0) => posx_assign_reg_348,
      ap_block_pp2_stage0_flag00011011 => ap_block_pp2_stage0_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_enable_reg_pp1_iter0_reg => small_input_U_n_18,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp2_iter2_reg => ap_enable_reg_pp2_iter2_reg_n_2,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => sobel_sw_new_OUTPUT_r_m_axi_U_n_21,
      ap_enable_reg_pp3_iter0_reg_0 => \ap_CS_fsm[23]_i_2_n_2\,
      ap_enable_reg_pp3_iter1_reg => small_input_U_n_31,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_n_2,
      ap_enable_reg_pp3_iter1_reg_1 => small_input_U_n_29,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter3_reg => sobel_sw_new_OUTPUT_r_m_axi_U_n_22,
      ap_enable_reg_pp3_iter3_reg_0 => ap_enable_reg_pp3_iter3_reg_n_2,
      ap_reg_ioackin_OUTPUT_r_AWREADY => ap_reg_ioackin_OUTPUT_r_AWREADY,
      ap_reg_ioackin_OUTPUT_r_WREADY => ap_reg_ioackin_OUTPUT_r_WREADY,
      ap_reg_pp3_iter1_exitcond_reg_963 => ap_reg_pp3_iter1_exitcond_reg_963,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond6_reg_905_reg[0]\ => \exitcond6_reg_905_reg_n_2_[0]\,
      \exitcond_reg_963_reg[0]\ => \exitcond_reg_963_reg_n_2_[0]\,
      icmp_reg_1084 => icmp_reg_1084,
      \j_reg_1002_reg[4]\ => \exitcond_reg_963[0]_i_3_n_2\,
      m_axi_OUTPUT_r_AWADDR(29 downto 0) => \^m_axi_output_r_awaddr\(31 downto 2),
      m_axi_OUTPUT_r_AWREADY => m_axi_OUTPUT_r_AWREADY,
      m_axi_OUTPUT_r_AWVALID => m_axi_OUTPUT_r_AWVALID,
      m_axi_OUTPUT_r_BREADY => m_axi_OUTPUT_r_BREADY,
      m_axi_OUTPUT_r_BVALID => m_axi_OUTPUT_r_BVALID,
      m_axi_OUTPUT_r_RREADY => m_axi_OUTPUT_r_RREADY,
      m_axi_OUTPUT_r_RVALID => m_axi_OUTPUT_r_RVALID,
      m_axi_OUTPUT_r_WDATA(31 downto 0) => m_axi_OUTPUT_r_WDATA(31 downto 0),
      m_axi_OUTPUT_r_WLAST => m_axi_OUTPUT_r_WLAST,
      m_axi_OUTPUT_r_WREADY => m_axi_OUTPUT_r_WREADY,
      m_axi_OUTPUT_r_WSTRB(3 downto 0) => m_axi_OUTPUT_r_WSTRB(3 downto 0),
      m_axi_OUTPUT_r_WVALID => m_axi_OUTPUT_r_WVALID,
      p_42_in => p_42_in,
      \posx_assign_cast4_reg_967_reg[0]\(0) => posx_assign_cast4_reg_967_reg0,
      \posx_assign_cast_reg_982_reg[0]\(0) => posx_assign_cast_reg_982_reg0,
      \posx_assign_reg_348_reg[0]\(0) => posx_assign_reg_3480,
      \posx_assign_reg_348_reg[8]\ => \ap_CS_fsm[26]_i_2_n_2\,
      \reg_369_reg[0]\(0) => reg_3690,
      \res_i_reg_1037_reg[0]\(0) => p_25_in,
      \res_reg_1047_reg[0]\(0) => abscond4_reg_10640,
      small_input_ce0 => small_input_ce0,
      small_input_ce1 => small_input_ce1,
      \small_input_load_3_reg_992_reg[0]\(0) => reg_3691,
      \small_input_load_7_reg_1017_reg[0]\(0) => j_reg_10020,
      \state_reg[0]\(0) => sobel_sw_new_INPUT_r_m_axi_U_n_7,
      \tmp_14_reg_1074_reg[0]\(0) => tmp_12_reg_10690,
      \tmp_15_reg_1093_reg[7]\(7 downto 0) => tmp_15_reg_1093(7 downto 0)
    );
\tmp_12_reg_1069[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => res_reg_1047(0),
      I2 => res_reg_1047(1),
      O => \tmp_12_reg_1069[1]_i_1_n_2\
    );
\tmp_12_reg_1069[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => res_reg_1047(1),
      I2 => res_reg_1047(0),
      I3 => res_reg_1047(2),
      O => \tmp_12_reg_1069[2]_i_1_n_2\
    );
\tmp_12_reg_1069[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => res_reg_1047(2),
      I2 => res_reg_1047(0),
      I3 => res_reg_1047(1),
      I4 => res_reg_1047(3),
      O => \tmp_12_reg_1069[3]_i_1_n_2\
    );
\tmp_12_reg_1069[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => res_reg_1047(3),
      I2 => res_reg_1047(1),
      I3 => res_reg_1047(0),
      I4 => res_reg_1047(2),
      I5 => res_reg_1047(4),
      O => \tmp_12_reg_1069[4]_i_1_n_2\
    );
\tmp_12_reg_1069[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => \tmp_12_reg_1069[5]_i_2_n_2\,
      I2 => res_reg_1047(5),
      O => \tmp_12_reg_1069[5]_i_1_n_2\
    );
\tmp_12_reg_1069[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => res_reg_1047(3),
      I1 => res_reg_1047(1),
      I2 => res_reg_1047(0),
      I3 => res_reg_1047(2),
      I4 => res_reg_1047(4),
      O => \tmp_12_reg_1069[5]_i_2_n_2\
    );
\tmp_12_reg_1069[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => \tmp_12_reg_1069[6]_i_2_n_2\,
      I2 => res_reg_1047(6),
      O => \tmp_12_reg_1069[6]_i_1_n_2\
    );
\tmp_12_reg_1069[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => res_reg_1047(4),
      I1 => res_reg_1047(2),
      I2 => res_reg_1047(0),
      I3 => res_reg_1047(1),
      I4 => res_reg_1047(3),
      I5 => res_reg_1047(5),
      O => \tmp_12_reg_1069[6]_i_2_n_2\
    );
\tmp_12_reg_1069[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => \tmp_12_reg_1069[7]_i_2_n_2\,
      I2 => res_reg_1047(7),
      O => \tmp_12_reg_1069[7]_i_1_n_2\
    );
\tmp_12_reg_1069[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_12_reg_1069[6]_i_2_n_2\,
      I1 => res_reg_1047(6),
      O => \tmp_12_reg_1069[7]_i_2_n_2\
    );
\tmp_12_reg_1069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => res_reg_1047(0),
      Q => tmp_12_reg_1069(0),
      R => '0'
    );
\tmp_12_reg_1069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[1]_i_1_n_2\,
      Q => tmp_12_reg_1069(1),
      R => '0'
    );
\tmp_12_reg_1069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[2]_i_1_n_2\,
      Q => tmp_12_reg_1069(2),
      R => '0'
    );
\tmp_12_reg_1069_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[3]_i_1_n_2\,
      Q => tmp_12_reg_1069(3),
      R => '0'
    );
\tmp_12_reg_1069_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[4]_i_1_n_2\,
      Q => tmp_12_reg_1069(4),
      R => '0'
    );
\tmp_12_reg_1069_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[5]_i_1_n_2\,
      Q => tmp_12_reg_1069(5),
      R => '0'
    );
\tmp_12_reg_1069_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[6]_i_1_n_2\,
      Q => tmp_12_reg_1069(6),
      R => '0'
    );
\tmp_12_reg_1069_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_12_reg_1069[7]_i_1_n_2\,
      Q => tmp_12_reg_1069(7),
      R => '0'
    );
\tmp_14_reg_1074[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => res_1_reg_1058(0),
      I2 => res_1_reg_1058(1),
      O => \tmp_14_reg_1074[1]_i_1_n_2\
    );
\tmp_14_reg_1074[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => res_1_reg_1058(1),
      I2 => res_1_reg_1058(0),
      I3 => res_1_reg_1058(2),
      O => \tmp_14_reg_1074[2]_i_1_n_2\
    );
\tmp_14_reg_1074[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => res_1_reg_1058(2),
      I2 => res_1_reg_1058(0),
      I3 => res_1_reg_1058(1),
      I4 => res_1_reg_1058(3),
      O => \tmp_14_reg_1074[3]_i_1_n_2\
    );
\tmp_14_reg_1074[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => res_1_reg_1058(3),
      I2 => res_1_reg_1058(1),
      I3 => res_1_reg_1058(0),
      I4 => res_1_reg_1058(2),
      I5 => res_1_reg_1058(4),
      O => \tmp_14_reg_1074[4]_i_1_n_2\
    );
\tmp_14_reg_1074[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => \tmp_14_reg_1074[5]_i_2_n_2\,
      I2 => res_1_reg_1058(5),
      O => \tmp_14_reg_1074[5]_i_1_n_2\
    );
\tmp_14_reg_1074[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => res_1_reg_1058(3),
      I1 => res_1_reg_1058(1),
      I2 => res_1_reg_1058(0),
      I3 => res_1_reg_1058(2),
      I4 => res_1_reg_1058(4),
      O => \tmp_14_reg_1074[5]_i_2_n_2\
    );
\tmp_14_reg_1074[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => \tmp_14_reg_1074[6]_i_2_n_2\,
      I2 => res_1_reg_1058(6),
      O => \tmp_14_reg_1074[6]_i_1_n_2\
    );
\tmp_14_reg_1074[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => res_1_reg_1058(4),
      I1 => res_1_reg_1058(2),
      I2 => res_1_reg_1058(0),
      I3 => res_1_reg_1058(1),
      I4 => res_1_reg_1058(3),
      I5 => res_1_reg_1058(5),
      O => \tmp_14_reg_1074[6]_i_2_n_2\
    );
\tmp_14_reg_1074[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => \tmp_14_reg_1074[7]_i_2_n_2\,
      I2 => res_1_reg_1058(7),
      O => \tmp_14_reg_1074[7]_i_1_n_2\
    );
\tmp_14_reg_1074[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_14_reg_1074[6]_i_2_n_2\,
      I1 => res_1_reg_1058(6),
      O => \tmp_14_reg_1074[7]_i_2_n_2\
    );
\tmp_14_reg_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => res_1_reg_1058(0),
      Q => tmp_14_reg_1074(0),
      R => '0'
    );
\tmp_14_reg_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[1]_i_1_n_2\,
      Q => tmp_14_reg_1074(1),
      R => '0'
    );
\tmp_14_reg_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[2]_i_1_n_2\,
      Q => tmp_14_reg_1074(2),
      R => '0'
    );
\tmp_14_reg_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[3]_i_1_n_2\,
      Q => tmp_14_reg_1074(3),
      R => '0'
    );
\tmp_14_reg_1074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[4]_i_1_n_2\,
      Q => tmp_14_reg_1074(4),
      R => '0'
    );
\tmp_14_reg_1074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[5]_i_1_n_2\,
      Q => tmp_14_reg_1074(5),
      R => '0'
    );
\tmp_14_reg_1074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[6]_i_1_n_2\,
      Q => tmp_14_reg_1074(6),
      R => '0'
    );
\tmp_14_reg_1074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => \tmp_14_reg_1074[7]_i_1_n_2\,
      Q => tmp_14_reg_1074(7),
      R => '0'
    );
\tmp_15_reg_1093[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(3),
      I1 => tmp_12_reg_1069(3),
      O => \tmp_15_reg_1093[3]_i_2_n_2\
    );
\tmp_15_reg_1093[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(2),
      I1 => tmp_12_reg_1069(2),
      O => \tmp_15_reg_1093[3]_i_3_n_2\
    );
\tmp_15_reg_1093[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(1),
      I1 => tmp_12_reg_1069(1),
      O => \tmp_15_reg_1093[3]_i_4_n_2\
    );
\tmp_15_reg_1093[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(0),
      I1 => tmp_12_reg_1069(0),
      O => \tmp_15_reg_1093[3]_i_5_n_2\
    );
\tmp_15_reg_1093[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(7),
      I1 => tmp_12_reg_1069(7),
      O => \tmp_15_reg_1093[7]_i_2_n_2\
    );
\tmp_15_reg_1093[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(6),
      I1 => tmp_12_reg_1069(6),
      O => \tmp_15_reg_1093[7]_i_3_n_2\
    );
\tmp_15_reg_1093[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(5),
      I1 => tmp_12_reg_1069(5),
      O => \tmp_15_reg_1093[7]_i_4_n_2\
    );
\tmp_15_reg_1093[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_14_reg_1074(4),
      I1 => tmp_12_reg_1069(4),
      O => \tmp_15_reg_1093[7]_i_5_n_2\
    );
\tmp_15_reg_1093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(0),
      Q => tmp_15_reg_1093(0),
      R => '0'
    );
\tmp_15_reg_1093_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(1),
      Q => tmp_15_reg_1093(1),
      R => '0'
    );
\tmp_15_reg_1093_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(2),
      Q => tmp_15_reg_1093(2),
      R => '0'
    );
\tmp_15_reg_1093_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(3),
      Q => tmp_15_reg_1093(3),
      R => '0'
    );
\tmp_15_reg_1093_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_1093_reg[3]_i_1_n_2\,
      CO(2) => \tmp_15_reg_1093_reg[3]_i_1_n_3\,
      CO(1) => \tmp_15_reg_1093_reg[3]_i_1_n_4\,
      CO(0) => \tmp_15_reg_1093_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_14_reg_1074(3 downto 0),
      O(3 downto 0) => tmp_15_fu_840_p2(3 downto 0),
      S(3) => \tmp_15_reg_1093[3]_i_2_n_2\,
      S(2) => \tmp_15_reg_1093[3]_i_3_n_2\,
      S(1) => \tmp_15_reg_1093[3]_i_4_n_2\,
      S(0) => \tmp_15_reg_1093[3]_i_5_n_2\
    );
\tmp_15_reg_1093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(4),
      Q => tmp_15_reg_1093(4),
      R => '0'
    );
\tmp_15_reg_1093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(5),
      Q => tmp_15_reg_1093(5),
      R => '0'
    );
\tmp_15_reg_1093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(6),
      Q => tmp_15_reg_1093(6),
      R => '0'
    );
\tmp_15_reg_1093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => OUTPUT_addr_1_reg_10980,
      D => tmp_15_fu_840_p2(7),
      Q => tmp_15_reg_1093(7),
      R => '0'
    );
\tmp_15_reg_1093_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1093_reg[3]_i_1_n_2\,
      CO(3) => \NLW_tmp_15_reg_1093_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_15_reg_1093_reg[7]_i_1_n_3\,
      CO(1) => \tmp_15_reg_1093_reg[7]_i_1_n_4\,
      CO(0) => \tmp_15_reg_1093_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_14_reg_1074(6 downto 4),
      O(3 downto 0) => tmp_15_fu_840_p2(7 downto 4),
      S(3) => \tmp_15_reg_1093[7]_i_2_n_2\,
      S(2) => \tmp_15_reg_1093[7]_i_3_n_2\,
      S(1) => \tmp_15_reg_1093[7]_i_4_n_2\,
      S(0) => \tmp_15_reg_1093[7]_i_5_n_2\
    );
\tmp_17_reg_1079[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => res_reg_1047(7),
      I1 => \tmp_12_reg_1069[7]_i_2_n_2\,
      I2 => abscond_reg_1053,
      I3 => res_1_reg_1058(7),
      I4 => \tmp_14_reg_1074[7]_i_2_n_2\,
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_11_n_2\
    );
\tmp_17_reg_1079[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => res_reg_1047(6),
      I1 => \tmp_12_reg_1069[6]_i_2_n_2\,
      I2 => abscond_reg_1053,
      I3 => res_1_reg_1058(6),
      I4 => \tmp_14_reg_1074[6]_i_2_n_2\,
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_12_n_2\
    );
\tmp_17_reg_1079[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => res_reg_1047(5),
      I1 => \tmp_12_reg_1069[5]_i_2_n_2\,
      I2 => abscond_reg_1053,
      I3 => res_1_reg_1058(5),
      I4 => \tmp_14_reg_1074[5]_i_2_n_2\,
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_13_n_2\
    );
\tmp_17_reg_1079[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_12_reg_1069[4]_i_1_n_2\,
      I1 => \tmp_14_reg_1074[4]_i_1_n_2\,
      O => \tmp_17_reg_1079[3]_i_14_n_2\
    );
\tmp_17_reg_1079[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555551AAAAAAAE"
    )
        port map (
      I0 => abscond4_reg_1064,
      I1 => \tmp_14_reg_1074[7]_i_2_n_2\,
      I2 => res_1_reg_1058(9),
      I3 => res_1_reg_1058(8),
      I4 => res_1_reg_1058(7),
      I5 => res_1_reg_1058(10),
      O => \tmp_17_reg_1079[3]_i_15_n_2\
    );
\tmp_17_reg_1079[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999996"
    )
        port map (
      I0 => \tmp_12_reg_1069[3]_i_1_n_2\,
      I1 => res_1_reg_1058(3),
      I2 => res_1_reg_1058(1),
      I3 => res_1_reg_1058(0),
      I4 => res_1_reg_1058(2),
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_16_n_2\
    );
\tmp_17_reg_1079[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669996"
    )
        port map (
      I0 => \tmp_12_reg_1069[2]_i_1_n_2\,
      I1 => res_1_reg_1058(2),
      I2 => res_1_reg_1058(0),
      I3 => res_1_reg_1058(1),
      I4 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_17_n_2\
    );
\tmp_17_reg_1079[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => res_reg_1047(1),
      I1 => res_reg_1047(0),
      I2 => abscond_reg_1053,
      I3 => res_1_reg_1058(1),
      I4 => res_1_reg_1058(0),
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_18_n_2\
    );
\tmp_17_reg_1079[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => res_reg_1047(0),
      I1 => res_1_reg_1058(0),
      O => \tmp_17_reg_1079[3]_i_19_n_2\
    );
\tmp_17_reg_1079[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555551AAAAAAAE"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => \tmp_12_reg_1069[7]_i_2_n_2\,
      I2 => res_reg_1047(9),
      I3 => res_reg_1047(8),
      I4 => res_reg_1047(7),
      I5 => res_reg_1047(10),
      O => \tmp_17_reg_1079[3]_i_4_n_2\
    );
\tmp_17_reg_1079[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE5551"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => \tmp_12_reg_1069[7]_i_2_n_2\,
      I2 => res_reg_1047(7),
      I3 => res_reg_1047(8),
      I4 => res_reg_1047(9),
      O => \tmp_17_reg_1079[3]_i_5_n_2\
    );
\tmp_17_reg_1079[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => abscond_reg_1053,
      I1 => res_reg_1047(7),
      I2 => \tmp_12_reg_1069[7]_i_2_n_2\,
      I3 => res_reg_1047(8),
      O => \tmp_17_reg_1079[3]_i_6_n_2\
    );
\tmp_17_reg_1079[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_17_reg_1079[3]_i_4_n_2\,
      I1 => \tmp_17_reg_1079[3]_i_15_n_2\,
      O => \tmp_17_reg_1079[3]_i_7_n_2\
    );
\tmp_17_reg_1079[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699969999"
    )
        port map (
      I0 => \tmp_17_reg_1079[3]_i_5_n_2\,
      I1 => res_1_reg_1058(9),
      I2 => res_1_reg_1058(8),
      I3 => res_1_reg_1058(7),
      I4 => \tmp_14_reg_1074[7]_i_2_n_2\,
      I5 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_8_n_2\
    );
\tmp_17_reg_1079[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => \tmp_17_reg_1079[3]_i_6_n_2\,
      I1 => res_1_reg_1058(8),
      I2 => \tmp_14_reg_1074[7]_i_2_n_2\,
      I3 => res_1_reg_1058(7),
      I4 => abscond4_reg_1064,
      O => \tmp_17_reg_1079[3]_i_9_n_2\
    );
\tmp_17_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => p_0_in(0),
      Q => tmp_17_reg_1079(0),
      R => '0'
    );
\tmp_17_reg_1079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => p_0_in(1),
      Q => tmp_17_reg_1079(1),
      R => '0'
    );
\tmp_17_reg_1079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => p_0_in(2),
      Q => tmp_17_reg_1079(2),
      R => '0'
    );
\tmp_17_reg_1079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_12_reg_10690,
      D => p_0_in(3),
      Q => tmp_17_reg_1079(3),
      R => '0'
    );
\tmp_17_reg_1079_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_17_reg_1079_reg[3]_i_10_n_2\,
      CO(2) => \tmp_17_reg_1079_reg[3]_i_10_n_3\,
      CO(1) => \tmp_17_reg_1079_reg[3]_i_10_n_4\,
      CO(0) => \tmp_17_reg_1079_reg[3]_i_10_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_1069[3]_i_1_n_2\,
      DI(2) => \tmp_12_reg_1069[2]_i_1_n_2\,
      DI(1) => \tmp_12_reg_1069[1]_i_1_n_2\,
      DI(0) => res_reg_1047(0),
      O(3 downto 0) => \NLW_tmp_17_reg_1079_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_17_reg_1079[3]_i_16_n_2\,
      S(2) => \tmp_17_reg_1079[3]_i_17_n_2\,
      S(1) => \tmp_17_reg_1079[3]_i_18_n_2\,
      S(0) => \tmp_17_reg_1079[3]_i_19_n_2\
    );
\tmp_17_reg_1079_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_reg_1079_reg[3]_i_3_n_2\,
      CO(3) => \NLW_tmp_17_reg_1079_reg[3]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_17_reg_1079_reg[3]_i_2_n_3\,
      CO(1) => \tmp_17_reg_1079_reg[3]_i_2_n_4\,
      CO(0) => \tmp_17_reg_1079_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_17_reg_1079[3]_i_4_n_2\,
      DI(1) => \tmp_17_reg_1079[3]_i_5_n_2\,
      DI(0) => \tmp_17_reg_1079[3]_i_6_n_2\,
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => '1',
      S(2) => \tmp_17_reg_1079[3]_i_7_n_2\,
      S(1) => \tmp_17_reg_1079[3]_i_8_n_2\,
      S(0) => \tmp_17_reg_1079[3]_i_9_n_2\
    );
\tmp_17_reg_1079_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_17_reg_1079_reg[3]_i_10_n_2\,
      CO(3) => \tmp_17_reg_1079_reg[3]_i_3_n_2\,
      CO(2) => \tmp_17_reg_1079_reg[3]_i_3_n_3\,
      CO(1) => \tmp_17_reg_1079_reg[3]_i_3_n_4\,
      CO(0) => \tmp_17_reg_1079_reg[3]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_1069[7]_i_1_n_2\,
      DI(2) => \tmp_12_reg_1069[6]_i_1_n_2\,
      DI(1) => \tmp_12_reg_1069[5]_i_1_n_2\,
      DI(0) => \tmp_12_reg_1069[4]_i_1_n_2\,
      O(3 downto 0) => \NLW_tmp_17_reg_1079_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_17_reg_1079[3]_i_11_n_2\,
      S(2) => \tmp_17_reg_1079[3]_i_12_n_2\,
      S(1) => \tmp_17_reg_1079[3]_i_13_n_2\,
      S(0) => \tmp_17_reg_1079[3]_i_14_n_2\
    );
\tmp_1_reg_925[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F10"
    )
        port map (
      I0 => \i_reg_313_reg__0\(8),
      I1 => sobel_sw_new_CTRL_BUS_s_axi_U_n_73,
      I2 => ap_CS_fsm_state13,
      I3 => tmp_1_reg_925,
      O => \tmp_1_reg_925[0]_i_1_n_2\
    );
\tmp_1_reg_925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_reg_925[0]_i_1_n_2\,
      Q => tmp_1_reg_925,
      R => '0'
    );
\tmp_20_cast_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(0),
      Q => tmp_20_cast_reg_894(0),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(10),
      Q => tmp_20_cast_reg_894(10),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(11),
      Q => tmp_20_cast_reg_894(11),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(12),
      Q => tmp_20_cast_reg_894(12),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(13),
      Q => tmp_20_cast_reg_894(13),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(14),
      Q => tmp_20_cast_reg_894(14),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(15),
      Q => tmp_20_cast_reg_894(15),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(16),
      Q => tmp_20_cast_reg_894(16),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(17),
      Q => tmp_20_cast_reg_894(17),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(18),
      Q => tmp_20_cast_reg_894(18),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(19),
      Q => tmp_20_cast_reg_894(19),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(1),
      Q => tmp_20_cast_reg_894(1),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(20),
      Q => tmp_20_cast_reg_894(20),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(21),
      Q => tmp_20_cast_reg_894(21),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(22),
      Q => tmp_20_cast_reg_894(22),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(23),
      Q => tmp_20_cast_reg_894(23),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(24),
      Q => tmp_20_cast_reg_894(24),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(25),
      Q => tmp_20_cast_reg_894(25),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(26),
      Q => tmp_20_cast_reg_894(26),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(27),
      Q => tmp_20_cast_reg_894(27),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(28),
      Q => tmp_20_cast_reg_894(28),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(29),
      Q => tmp_20_cast_reg_894(29),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(2),
      Q => tmp_20_cast_reg_894(2),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(30),
      Q => tmp_20_cast_reg_894(30),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(31),
      Q => tmp_20_cast_reg_894(31),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(3),
      Q => tmp_20_cast_reg_894(3),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(4),
      Q => tmp_20_cast_reg_894(4),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(5),
      Q => tmp_20_cast_reg_894(5),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(6),
      Q => tmp_20_cast_reg_894(6),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(7),
      Q => tmp_20_cast_reg_894(7),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(8),
      Q => tmp_20_cast_reg_894(8),
      R => '0'
    );
\tmp_20_cast_reg_894_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => output_read_reg_877(9),
      Q => tmp_20_cast_reg_894(9),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(0),
      Q => tmp_21_cast_reg_900(0),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(10),
      Q => tmp_21_cast_reg_900(10),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(11),
      Q => tmp_21_cast_reg_900(11),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(12),
      Q => tmp_21_cast_reg_900(12),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(13),
      Q => tmp_21_cast_reg_900(13),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(14),
      Q => tmp_21_cast_reg_900(14),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(15),
      Q => tmp_21_cast_reg_900(15),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(16),
      Q => tmp_21_cast_reg_900(16),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(17),
      Q => tmp_21_cast_reg_900(17),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(18),
      Q => tmp_21_cast_reg_900(18),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(19),
      Q => tmp_21_cast_reg_900(19),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(1),
      Q => tmp_21_cast_reg_900(1),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(20),
      Q => tmp_21_cast_reg_900(20),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(21),
      Q => tmp_21_cast_reg_900(21),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(22),
      Q => tmp_21_cast_reg_900(22),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(23),
      Q => tmp_21_cast_reg_900(23),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(24),
      Q => tmp_21_cast_reg_900(24),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(25),
      Q => tmp_21_cast_reg_900(25),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(26),
      Q => tmp_21_cast_reg_900(26),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(27),
      Q => tmp_21_cast_reg_900(27),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(28),
      Q => tmp_21_cast_reg_900(28),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(29),
      Q => tmp_21_cast_reg_900(29),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(2),
      Q => tmp_21_cast_reg_900(2),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(30),
      Q => tmp_21_cast_reg_900(30),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(31),
      Q => tmp_21_cast_reg_900(31),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(3),
      Q => tmp_21_cast_reg_900(3),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(4),
      Q => tmp_21_cast_reg_900(4),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(5),
      Q => tmp_21_cast_reg_900(5),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(6),
      Q => tmp_21_cast_reg_900(6),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(7),
      Q => tmp_21_cast_reg_900(7),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(8),
      Q => tmp_21_cast_reg_900(8),
      R => '0'
    );
\tmp_21_cast_reg_900_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => input_read_reg_882(9),
      Q => tmp_21_cast_reg_900(9),
      R => '0'
    );
\tmp_9_reg_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(0),
      Q => \tmp_9_reg_958_reg__0\(0),
      R => '0'
    );
\tmp_9_reg_958_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(10),
      Q => \tmp_9_reg_958_reg__0\(10),
      R => '0'
    );
\tmp_9_reg_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(1),
      Q => \tmp_9_reg_958_reg__0\(1),
      R => '0'
    );
\tmp_9_reg_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(2),
      Q => \tmp_9_reg_958_reg__0\(2),
      R => '0'
    );
\tmp_9_reg_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(3),
      Q => \tmp_9_reg_958_reg__0\(3),
      R => '0'
    );
\tmp_9_reg_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(4),
      Q => \tmp_9_reg_958_reg__0\(4),
      R => '0'
    );
\tmp_9_reg_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(5),
      Q => \tmp_9_reg_958_reg__0\(5),
      R => '0'
    );
\tmp_9_reg_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(6),
      Q => \tmp_9_reg_958_reg__0\(6),
      R => '0'
    );
\tmp_9_reg_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(7),
      Q => \tmp_9_reg_958_reg__0\(7),
      R => '0'
    );
\tmp_9_reg_958_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(8),
      Q => \tmp_9_reg_958_reg__0\(8),
      R => '0'
    );
\tmp_9_reg_958_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_9_reg_958_reg0,
      D => \indvar1_reg_337_reg__0\(9),
      Q => \tmp_9_reg_958_reg__0\(9),
      R => '0'
    );
\tmp_i_10_reg_1027[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage3,
      I1 => \exitcond_reg_963_reg_n_2_[0]\,
      O => tmp_i_10_reg_10270
    );
\tmp_i_10_reg_1027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(0),
      Q => tmp_i_10_reg_1027(0),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(1),
      Q => tmp_i_10_reg_1027(1),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(2),
      Q => tmp_i_10_reg_1027(2),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(3),
      Q => tmp_i_10_reg_1027(3),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(4),
      Q => tmp_i_10_reg_1027(4),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(5),
      Q => tmp_i_10_reg_1027(5),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(6),
      Q => tmp_i_10_reg_1027(6),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(7),
      Q => tmp_i_10_reg_1027(7),
      R => '0'
    );
\tmp_i_10_reg_1027_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_10_reg_10270,
      D => tmp_i_10_fu_606_p2(8),
      Q => tmp_i_10_reg_1027(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_INPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_AWVALID : out STD_LOGIC;
    m_axi_INPUT_r_AWREADY : in STD_LOGIC;
    m_axi_INPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_WLAST : out STD_LOGIC;
    m_axi_INPUT_r_WVALID : out STD_LOGIC;
    m_axi_INPUT_r_WREADY : in STD_LOGIC;
    m_axi_INPUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_BVALID : in STD_LOGIC;
    m_axi_INPUT_r_BREADY : out STD_LOGIC;
    m_axi_INPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_INPUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_INPUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_INPUT_r_ARVALID : out STD_LOGIC;
    m_axi_INPUT_r_ARREADY : in STD_LOGIC;
    m_axi_INPUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_INPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_INPUT_r_RLAST : in STD_LOGIC;
    m_axi_INPUT_r_RVALID : in STD_LOGIC;
    m_axi_INPUT_r_RREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUTPUT_r_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_AWVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_AWREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_WLAST : out STD_LOGIC;
    m_axi_OUTPUT_r_WVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_WREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_BVALID : in STD_LOGIC;
    m_axi_OUTPUT_r_BREADY : out STD_LOGIC;
    m_axi_OUTPUT_r_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_OUTPUT_r_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_OUTPUT_r_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_OUTPUT_r_ARVALID : out STD_LOGIC;
    m_axi_OUTPUT_r_ARREADY : in STD_LOGIC;
    m_axi_OUTPUT_r_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_OUTPUT_r_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_OUTPUT_r_RLAST : in STD_LOGIC;
    m_axi_OUTPUT_r_RVALID : in STD_LOGIC;
    m_axi_OUTPUT_r_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_sobel_sw_new_0_0,sobel_sw_new,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sobel_sw_new,Vivado 2017.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_INPUT_r_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_r_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_r_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_r_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_r_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_INPUT_r_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_OUTPUT_r_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_R_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_INPUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_R_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_R_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_R_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_INPUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_R_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_R_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_OUTPUT_R_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_R_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_R_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_R_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_R_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_R_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_OUTPUT_R_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_R_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "27'b000000000000000000100000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "27'b000000000000000100000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "27'b000000100000000000000000000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "27'b000010000000000000000000000";
  attribute ap_ST_fsm_pp3_stage1 : string;
  attribute ap_ST_fsm_pp3_stage1 of inst : label is "27'b000100000000000000000000000";
  attribute ap_ST_fsm_pp3_stage2 : string;
  attribute ap_ST_fsm_pp3_stage2 of inst : label is "27'b001000000000000000000000000";
  attribute ap_ST_fsm_pp3_stage3 : string;
  attribute ap_ST_fsm_pp3_stage3 of inst : label is "27'b010000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "27'b000000000000000000000000001";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "27'b000000000000000001000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "27'b000000000000000010000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "27'b000000000000001000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "27'b000000000000010000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "27'b000000000000100000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "27'b000000000001000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "27'b000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "27'b000000000010000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "27'b000000000100000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "27'b000000001000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "27'b000000010000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "27'b000001000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "27'b000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "27'b000000000000000000000001000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "27'b100000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "27'b000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "27'b000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "27'b000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "27'b000000000000000000010000000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_INPUT_r_ARADDR(31 downto 0) => m_axi_INPUT_r_ARADDR(31 downto 0),
      m_axi_INPUT_r_ARBURST(1 downto 0) => m_axi_INPUT_r_ARBURST(1 downto 0),
      m_axi_INPUT_r_ARCACHE(3 downto 0) => m_axi_INPUT_r_ARCACHE(3 downto 0),
      m_axi_INPUT_r_ARID(0) => NLW_inst_m_axi_INPUT_r_ARID_UNCONNECTED(0),
      m_axi_INPUT_r_ARLEN(7 downto 0) => m_axi_INPUT_r_ARLEN(7 downto 0),
      m_axi_INPUT_r_ARLOCK(1 downto 0) => m_axi_INPUT_r_ARLOCK(1 downto 0),
      m_axi_INPUT_r_ARPROT(2 downto 0) => m_axi_INPUT_r_ARPROT(2 downto 0),
      m_axi_INPUT_r_ARQOS(3 downto 0) => m_axi_INPUT_r_ARQOS(3 downto 0),
      m_axi_INPUT_r_ARREADY => m_axi_INPUT_r_ARREADY,
      m_axi_INPUT_r_ARREGION(3 downto 0) => m_axi_INPUT_r_ARREGION(3 downto 0),
      m_axi_INPUT_r_ARSIZE(2 downto 0) => m_axi_INPUT_r_ARSIZE(2 downto 0),
      m_axi_INPUT_r_ARUSER(0) => NLW_inst_m_axi_INPUT_r_ARUSER_UNCONNECTED(0),
      m_axi_INPUT_r_ARVALID => m_axi_INPUT_r_ARVALID,
      m_axi_INPUT_r_AWADDR(31 downto 0) => m_axi_INPUT_r_AWADDR(31 downto 0),
      m_axi_INPUT_r_AWBURST(1 downto 0) => m_axi_INPUT_r_AWBURST(1 downto 0),
      m_axi_INPUT_r_AWCACHE(3 downto 0) => m_axi_INPUT_r_AWCACHE(3 downto 0),
      m_axi_INPUT_r_AWID(0) => NLW_inst_m_axi_INPUT_r_AWID_UNCONNECTED(0),
      m_axi_INPUT_r_AWLEN(7 downto 0) => m_axi_INPUT_r_AWLEN(7 downto 0),
      m_axi_INPUT_r_AWLOCK(1 downto 0) => m_axi_INPUT_r_AWLOCK(1 downto 0),
      m_axi_INPUT_r_AWPROT(2 downto 0) => m_axi_INPUT_r_AWPROT(2 downto 0),
      m_axi_INPUT_r_AWQOS(3 downto 0) => m_axi_INPUT_r_AWQOS(3 downto 0),
      m_axi_INPUT_r_AWREADY => m_axi_INPUT_r_AWREADY,
      m_axi_INPUT_r_AWREGION(3 downto 0) => m_axi_INPUT_r_AWREGION(3 downto 0),
      m_axi_INPUT_r_AWSIZE(2 downto 0) => m_axi_INPUT_r_AWSIZE(2 downto 0),
      m_axi_INPUT_r_AWUSER(0) => NLW_inst_m_axi_INPUT_r_AWUSER_UNCONNECTED(0),
      m_axi_INPUT_r_AWVALID => m_axi_INPUT_r_AWVALID,
      m_axi_INPUT_r_BID(0) => '0',
      m_axi_INPUT_r_BREADY => m_axi_INPUT_r_BREADY,
      m_axi_INPUT_r_BRESP(1 downto 0) => m_axi_INPUT_r_BRESP(1 downto 0),
      m_axi_INPUT_r_BUSER(0) => '0',
      m_axi_INPUT_r_BVALID => m_axi_INPUT_r_BVALID,
      m_axi_INPUT_r_RDATA(31 downto 0) => m_axi_INPUT_r_RDATA(31 downto 0),
      m_axi_INPUT_r_RID(0) => '0',
      m_axi_INPUT_r_RLAST => m_axi_INPUT_r_RLAST,
      m_axi_INPUT_r_RREADY => m_axi_INPUT_r_RREADY,
      m_axi_INPUT_r_RRESP(1 downto 0) => m_axi_INPUT_r_RRESP(1 downto 0),
      m_axi_INPUT_r_RUSER(0) => '0',
      m_axi_INPUT_r_RVALID => m_axi_INPUT_r_RVALID,
      m_axi_INPUT_r_WDATA(31 downto 0) => m_axi_INPUT_r_WDATA(31 downto 0),
      m_axi_INPUT_r_WID(0) => NLW_inst_m_axi_INPUT_r_WID_UNCONNECTED(0),
      m_axi_INPUT_r_WLAST => m_axi_INPUT_r_WLAST,
      m_axi_INPUT_r_WREADY => m_axi_INPUT_r_WREADY,
      m_axi_INPUT_r_WSTRB(3 downto 0) => m_axi_INPUT_r_WSTRB(3 downto 0),
      m_axi_INPUT_r_WUSER(0) => NLW_inst_m_axi_INPUT_r_WUSER_UNCONNECTED(0),
      m_axi_INPUT_r_WVALID => m_axi_INPUT_r_WVALID,
      m_axi_OUTPUT_r_ARADDR(31 downto 0) => m_axi_OUTPUT_r_ARADDR(31 downto 0),
      m_axi_OUTPUT_r_ARBURST(1 downto 0) => m_axi_OUTPUT_r_ARBURST(1 downto 0),
      m_axi_OUTPUT_r_ARCACHE(3 downto 0) => m_axi_OUTPUT_r_ARCACHE(3 downto 0),
      m_axi_OUTPUT_r_ARID(0) => NLW_inst_m_axi_OUTPUT_r_ARID_UNCONNECTED(0),
      m_axi_OUTPUT_r_ARLEN(7 downto 0) => m_axi_OUTPUT_r_ARLEN(7 downto 0),
      m_axi_OUTPUT_r_ARLOCK(1 downto 0) => m_axi_OUTPUT_r_ARLOCK(1 downto 0),
      m_axi_OUTPUT_r_ARPROT(2 downto 0) => m_axi_OUTPUT_r_ARPROT(2 downto 0),
      m_axi_OUTPUT_r_ARQOS(3 downto 0) => m_axi_OUTPUT_r_ARQOS(3 downto 0),
      m_axi_OUTPUT_r_ARREADY => m_axi_OUTPUT_r_ARREADY,
      m_axi_OUTPUT_r_ARREGION(3 downto 0) => m_axi_OUTPUT_r_ARREGION(3 downto 0),
      m_axi_OUTPUT_r_ARSIZE(2 downto 0) => m_axi_OUTPUT_r_ARSIZE(2 downto 0),
      m_axi_OUTPUT_r_ARUSER(0) => NLW_inst_m_axi_OUTPUT_r_ARUSER_UNCONNECTED(0),
      m_axi_OUTPUT_r_ARVALID => m_axi_OUTPUT_r_ARVALID,
      m_axi_OUTPUT_r_AWADDR(31 downto 0) => m_axi_OUTPUT_r_AWADDR(31 downto 0),
      m_axi_OUTPUT_r_AWBURST(1 downto 0) => m_axi_OUTPUT_r_AWBURST(1 downto 0),
      m_axi_OUTPUT_r_AWCACHE(3 downto 0) => m_axi_OUTPUT_r_AWCACHE(3 downto 0),
      m_axi_OUTPUT_r_AWID(0) => NLW_inst_m_axi_OUTPUT_r_AWID_UNCONNECTED(0),
      m_axi_OUTPUT_r_AWLEN(7 downto 0) => m_axi_OUTPUT_r_AWLEN(7 downto 0),
      m_axi_OUTPUT_r_AWLOCK(1 downto 0) => m_axi_OUTPUT_r_AWLOCK(1 downto 0),
      m_axi_OUTPUT_r_AWPROT(2 downto 0) => m_axi_OUTPUT_r_AWPROT(2 downto 0),
      m_axi_OUTPUT_r_AWQOS(3 downto 0) => m_axi_OUTPUT_r_AWQOS(3 downto 0),
      m_axi_OUTPUT_r_AWREADY => m_axi_OUTPUT_r_AWREADY,
      m_axi_OUTPUT_r_AWREGION(3 downto 0) => m_axi_OUTPUT_r_AWREGION(3 downto 0),
      m_axi_OUTPUT_r_AWSIZE(2 downto 0) => m_axi_OUTPUT_r_AWSIZE(2 downto 0),
      m_axi_OUTPUT_r_AWUSER(0) => NLW_inst_m_axi_OUTPUT_r_AWUSER_UNCONNECTED(0),
      m_axi_OUTPUT_r_AWVALID => m_axi_OUTPUT_r_AWVALID,
      m_axi_OUTPUT_r_BID(0) => '0',
      m_axi_OUTPUT_r_BREADY => m_axi_OUTPUT_r_BREADY,
      m_axi_OUTPUT_r_BRESP(1 downto 0) => m_axi_OUTPUT_r_BRESP(1 downto 0),
      m_axi_OUTPUT_r_BUSER(0) => '0',
      m_axi_OUTPUT_r_BVALID => m_axi_OUTPUT_r_BVALID,
      m_axi_OUTPUT_r_RDATA(31 downto 0) => m_axi_OUTPUT_r_RDATA(31 downto 0),
      m_axi_OUTPUT_r_RID(0) => '0',
      m_axi_OUTPUT_r_RLAST => m_axi_OUTPUT_r_RLAST,
      m_axi_OUTPUT_r_RREADY => m_axi_OUTPUT_r_RREADY,
      m_axi_OUTPUT_r_RRESP(1 downto 0) => m_axi_OUTPUT_r_RRESP(1 downto 0),
      m_axi_OUTPUT_r_RUSER(0) => '0',
      m_axi_OUTPUT_r_RVALID => m_axi_OUTPUT_r_RVALID,
      m_axi_OUTPUT_r_WDATA(31 downto 0) => m_axi_OUTPUT_r_WDATA(31 downto 0),
      m_axi_OUTPUT_r_WID(0) => NLW_inst_m_axi_OUTPUT_r_WID_UNCONNECTED(0),
      m_axi_OUTPUT_r_WLAST => m_axi_OUTPUT_r_WLAST,
      m_axi_OUTPUT_r_WREADY => m_axi_OUTPUT_r_WREADY,
      m_axi_OUTPUT_r_WSTRB(3 downto 0) => m_axi_OUTPUT_r_WSTRB(3 downto 0),
      m_axi_OUTPUT_r_WUSER(0) => NLW_inst_m_axi_OUTPUT_r_WUSER_UNCONNECTED(0),
      m_axi_OUTPUT_r_WVALID => m_axi_OUTPUT_r_WVALID,
      s_axi_CTRL_BUS_ARADDR(4 downto 0) => s_axi_CTRL_BUS_ARADDR(4 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(4 downto 0) => s_axi_CTRL_BUS_AWADDR(4 downto 0),
      s_axi_CTRL_BUS_AWREADY => s_axi_CTRL_BUS_AWREADY,
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BRESP(1 downto 0) => s_axi_CTRL_BUS_BRESP(1 downto 0),
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 0) => s_axi_CTRL_BUS_RDATA(31 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RRESP(1 downto 0) => s_axi_CTRL_BUS_RRESP(1 downto 0),
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 0) => s_axi_CTRL_BUS_WDATA(31 downto 0),
      s_axi_CTRL_BUS_WREADY => s_axi_CTRL_BUS_WREADY,
      s_axi_CTRL_BUS_WSTRB(3 downto 0) => s_axi_CTRL_BUS_WSTRB(3 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
end STRUCTURE;
