#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec  9 16:40:18 2024
# Process ID: 23656
# Current directory: /home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1
# Command line: vivado -log main_bd_clk_wiz_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_bd_clk_wiz_1_0.tcl
# Log file: /home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/main_bd_clk_wiz_1_0.vds
# Journal file: /home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/vivado.jou
# Running On: ztn-Legion-Y9000P-IRX8, OS: Linux, CPU Frequency: 4500.000 MHz, CPU Physical cores: 24, Host memory: 67215 MB
#-----------------------------------------------------------
source main_bd_clk_wiz_1_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_bd_clk_wiz_1_0
Command: synth_design -top main_bd_clk_wiz_1_0 -part xc7s50csga324-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1948.906 ; gain = 369.801 ; free physical = 32902 ; free virtual = 45621
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2936.875; parent = 1954.848; children = 982.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_bd_clk_wiz_1_0' [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'main_bd_clk_wiz_1_0_clk_wiz' [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ztn/Embedded/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'main_bd_clk_wiz_1_0_clk_wiz' (0#1) [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'main_bd_clk_wiz_1_0' (0#1) [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.812 ; gain = 441.707 ; free physical = 32109 ; free virtual = 44832
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3002.844; parent = 2020.816; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2035.656 ; gain = 456.551 ; free physical = 32060 ; free virtual = 44782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3017.688; parent = 2035.660; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2035.656 ; gain = 456.551 ; free physical = 32044 ; free virtual = 44766
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3017.688; parent = 2035.660; children = 982.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.594 ; gain = 0.000 ; free physical = 31933 ; free virtual = 44658
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.gen/sources_1/bd/main_bd/ip/main_bd_clk_wiz_1_0/main_bd_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_bd_clk_wiz_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_bd_clk_wiz_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.531 ; gain = 0.000 ; free physical = 31566 ; free virtual = 44291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2115.531 ; gain = 0.000 ; free physical = 31566 ; free virtual = 44291
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ztn/Embedded/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31462 ; free virtual = 44206
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31462 ; free virtual = 44208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31454 ; free virtual = 44202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31439 ; free virtual = 44190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31488 ; free virtual = 44243
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.038; parent = 1015.505; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31006 ; free virtual = 43781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1184.500; parent = 1063.402; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 30998 ; free virtual = 43773
Synthesis current peak Physical Memory [PSS] (MB): peak = 1184.543; parent = 1063.445; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 30965 ; free virtual = 43741
Synthesis current peak Physical Memory [PSS] (MB): peak = 1184.688; parent = 1063.591; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31460 ; free virtual = 44250
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.033; parent = 1063.592; children = 121.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31521 ; free virtual = 44311
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.474; parent = 1063.901; children = 121.572
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31565 ; free virtual = 44354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.487; parent = 1063.914; children = 121.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31564 ; free virtual = 44352
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.528; parent = 1063.957; children = 121.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31557 ; free virtual = 44344
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.532; parent = 1063.960; children = 121.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31572 ; free virtual = 44359
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.532; parent = 1063.960; children = 121.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31567 ; free virtual = 44354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.553; parent = 1063.980; children = 121.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3065.547; parent = 2083.520; children = 982.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2115.531 ; gain = 456.551 ; free physical = 31667 ; free virtual = 44452
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.531 ; gain = 536.426 ; free physical = 31675 ; free virtual = 44460
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.531 ; gain = 0.000 ; free physical = 31675 ; free virtual = 44460
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.531 ; gain = 0.000 ; free physical = 31807 ; free virtual = 44590
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9ed7f98b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2115.531 ; gain = 836.520 ; free physical = 32036 ; free virtual = 44819
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/main_bd_clk_wiz_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_bd_clk_wiz_1_0, cache-ID = 250c765b90c9990a
INFO: [Common 17-1381] The checkpoint '/home/ztn/Embedded/ECE385Final_S7_Slave/ECE385Final_S7_Slave.runs/main_bd_clk_wiz_1_0_synth_1/main_bd_clk_wiz_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_bd_clk_wiz_1_0_utilization_synth.rpt -pb main_bd_clk_wiz_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 16:40:43 2024...
