Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado2017.1/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 8ebb9ad589c34b4e993450e69edc22e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNPU_tb_behav xil_defaultlib.CNPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port ind [C:/Users/shane/Desktop/Practicum/Programming/Project/CNPU3/CNPU3.srcs/sources_1/new/min_gen22.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.min_gen2(W=5)
Compiling module xil_defaultlib.connect_unit(W=5)
Compiling module xil_defaultlib.connect_unit(W=5,INDA_WIDTH=2,IN...
Compiling module xil_defaultlib.connect_unit(W=5,INDA_WIDTH=3,IN...
Compiling module xil_defaultlib.min_gen16_1_default
Compiling module xil_defaultlib.min_gen4(W=5)
Compiling module xil_defaultlib.connect_unit(W=5,INDA_WIDTH=2)
Compiling module xil_defaultlib.connect_unit(W=5,INDA_WIDTH=4,IN...
Compiling module xil_defaultlib.min_gen22(W=5)
Compiling module xil_defaultlib.cnp_dc22_default
Compiling module xil_defaultlib.CNPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNPU_tb_behav
