block_design_MUX_0_1.v,verilog,xil_defaultlib,../../../bd/block_design/ip/block_design_MUX_0_1/sim/block_design_MUX_0_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
