vhdl work "netgen/par/RISCV16bit_timesim.vhd"
verilog work "RISCV16bit_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
