#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x180b7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x180b940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17fe2d0 .functor NOT 1, L_0x1859bb0, C4<0>, C4<0>, C4<0>;
L_0x1859990 .functor XOR 2, L_0x1859830, L_0x18598f0, C4<00>, C4<00>;
L_0x1859aa0 .functor XOR 2, L_0x1859990, L_0x1859a00, C4<00>, C4<00>;
v0x18552c0_0 .net *"_ivl_10", 1 0, L_0x1859a00;  1 drivers
v0x18553c0_0 .net *"_ivl_12", 1 0, L_0x1859aa0;  1 drivers
v0x18554a0_0 .net *"_ivl_2", 1 0, L_0x1858630;  1 drivers
v0x1855560_0 .net *"_ivl_4", 1 0, L_0x1859830;  1 drivers
v0x1855640_0 .net *"_ivl_6", 1 0, L_0x18598f0;  1 drivers
v0x1855770_0 .net *"_ivl_8", 1 0, L_0x1859990;  1 drivers
v0x1855850_0 .net "a", 0 0, v0x1852310_0;  1 drivers
v0x18558f0_0 .net "b", 0 0, v0x18523b0_0;  1 drivers
v0x1855990_0 .net "c", 0 0, v0x1852450_0;  1 drivers
v0x1855a30_0 .var "clk", 0 0;
v0x1855ad0_0 .net "d", 0 0, v0x1852590_0;  1 drivers
v0x1855b70_0 .net "out_pos_dut", 0 0, L_0x18595a0;  1 drivers
v0x1855c10_0 .net "out_pos_ref", 0 0, L_0x1857140;  1 drivers
v0x1855cb0_0 .net "out_sop_dut", 0 0, L_0x18581d0;  1 drivers
v0x1855d50_0 .net "out_sop_ref", 0 0, L_0x182cac0;  1 drivers
v0x1855df0_0 .var/2u "stats1", 223 0;
v0x1855e90_0 .var/2u "strobe", 0 0;
v0x1855f30_0 .net "tb_match", 0 0, L_0x1859bb0;  1 drivers
v0x1856000_0 .net "tb_mismatch", 0 0, L_0x17fe2d0;  1 drivers
v0x18560a0_0 .net "wavedrom_enable", 0 0, v0x1852860_0;  1 drivers
v0x1856170_0 .net "wavedrom_title", 511 0, v0x1852900_0;  1 drivers
L_0x1858630 .concat [ 1 1 0 0], L_0x1857140, L_0x182cac0;
L_0x1859830 .concat [ 1 1 0 0], L_0x1857140, L_0x182cac0;
L_0x18598f0 .concat [ 1 1 0 0], L_0x18595a0, L_0x18581d0;
L_0x1859a00 .concat [ 1 1 0 0], L_0x1857140, L_0x182cac0;
L_0x1859bb0 .cmp/eeq 2, L_0x1858630, L_0x1859aa0;
S_0x180bad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x180b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17fe6b0 .functor AND 1, v0x1852450_0, v0x1852590_0, C4<1>, C4<1>;
L_0x17fea90 .functor NOT 1, v0x1852310_0, C4<0>, C4<0>, C4<0>;
L_0x17fee70 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x17ff0f0 .functor AND 1, L_0x17fea90, L_0x17fee70, C4<1>, C4<1>;
L_0x18163d0 .functor AND 1, L_0x17ff0f0, v0x1852450_0, C4<1>, C4<1>;
L_0x182cac0 .functor OR 1, L_0x17fe6b0, L_0x18163d0, C4<0>, C4<0>;
L_0x18565c0 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x1856630 .functor OR 1, L_0x18565c0, v0x1852590_0, C4<0>, C4<0>;
L_0x1856740 .functor AND 1, v0x1852450_0, L_0x1856630, C4<1>, C4<1>;
L_0x1856800 .functor NOT 1, v0x1852310_0, C4<0>, C4<0>, C4<0>;
L_0x18568d0 .functor OR 1, L_0x1856800, v0x18523b0_0, C4<0>, C4<0>;
L_0x1856940 .functor AND 1, L_0x1856740, L_0x18568d0, C4<1>, C4<1>;
L_0x1856ac0 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x1856b30 .functor OR 1, L_0x1856ac0, v0x1852590_0, C4<0>, C4<0>;
L_0x1856a50 .functor AND 1, v0x1852450_0, L_0x1856b30, C4<1>, C4<1>;
L_0x1856cc0 .functor NOT 1, v0x1852310_0, C4<0>, C4<0>, C4<0>;
L_0x1856dc0 .functor OR 1, L_0x1856cc0, v0x1852590_0, C4<0>, C4<0>;
L_0x1856e80 .functor AND 1, L_0x1856a50, L_0x1856dc0, C4<1>, C4<1>;
L_0x1857030 .functor XNOR 1, L_0x1856940, L_0x1856e80, C4<0>, C4<0>;
v0x17fdc00_0 .net *"_ivl_0", 0 0, L_0x17fe6b0;  1 drivers
v0x17fe000_0 .net *"_ivl_12", 0 0, L_0x18565c0;  1 drivers
v0x17fe3e0_0 .net *"_ivl_14", 0 0, L_0x1856630;  1 drivers
v0x17fe7c0_0 .net *"_ivl_16", 0 0, L_0x1856740;  1 drivers
v0x17feba0_0 .net *"_ivl_18", 0 0, L_0x1856800;  1 drivers
v0x17fef80_0 .net *"_ivl_2", 0 0, L_0x17fea90;  1 drivers
v0x17ff200_0 .net *"_ivl_20", 0 0, L_0x18568d0;  1 drivers
v0x1850880_0 .net *"_ivl_24", 0 0, L_0x1856ac0;  1 drivers
v0x1850960_0 .net *"_ivl_26", 0 0, L_0x1856b30;  1 drivers
v0x1850a40_0 .net *"_ivl_28", 0 0, L_0x1856a50;  1 drivers
v0x1850b20_0 .net *"_ivl_30", 0 0, L_0x1856cc0;  1 drivers
v0x1850c00_0 .net *"_ivl_32", 0 0, L_0x1856dc0;  1 drivers
v0x1850ce0_0 .net *"_ivl_36", 0 0, L_0x1857030;  1 drivers
L_0x7f16da85e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1850da0_0 .net *"_ivl_38", 0 0, L_0x7f16da85e018;  1 drivers
v0x1850e80_0 .net *"_ivl_4", 0 0, L_0x17fee70;  1 drivers
v0x1850f60_0 .net *"_ivl_6", 0 0, L_0x17ff0f0;  1 drivers
v0x1851040_0 .net *"_ivl_8", 0 0, L_0x18163d0;  1 drivers
v0x1851120_0 .net "a", 0 0, v0x1852310_0;  alias, 1 drivers
v0x18511e0_0 .net "b", 0 0, v0x18523b0_0;  alias, 1 drivers
v0x18512a0_0 .net "c", 0 0, v0x1852450_0;  alias, 1 drivers
v0x1851360_0 .net "d", 0 0, v0x1852590_0;  alias, 1 drivers
v0x1851420_0 .net "out_pos", 0 0, L_0x1857140;  alias, 1 drivers
v0x18514e0_0 .net "out_sop", 0 0, L_0x182cac0;  alias, 1 drivers
v0x18515a0_0 .net "pos0", 0 0, L_0x1856940;  1 drivers
v0x1851660_0 .net "pos1", 0 0, L_0x1856e80;  1 drivers
L_0x1857140 .functor MUXZ 1, L_0x7f16da85e018, L_0x1856940, L_0x1857030, C4<>;
S_0x18517e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x180b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1852310_0 .var "a", 0 0;
v0x18523b0_0 .var "b", 0 0;
v0x1852450_0 .var "c", 0 0;
v0x18524f0_0 .net "clk", 0 0, v0x1855a30_0;  1 drivers
v0x1852590_0 .var "d", 0 0;
v0x1852680_0 .var/2u "fail", 0 0;
v0x1852720_0 .var/2u "fail1", 0 0;
v0x18527c0_0 .net "tb_match", 0 0, L_0x1859bb0;  alias, 1 drivers
v0x1852860_0 .var "wavedrom_enable", 0 0;
v0x1852900_0 .var "wavedrom_title", 511 0;
E_0x180a120/0 .event negedge, v0x18524f0_0;
E_0x180a120/1 .event posedge, v0x18524f0_0;
E_0x180a120 .event/or E_0x180a120/0, E_0x180a120/1;
S_0x1851b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18517e0;
 .timescale -12 -12;
v0x1851d50_0 .var/2s "i", 31 0;
E_0x1809fc0 .event posedge, v0x18524f0_0;
S_0x1851e50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18517e0;
 .timescale -12 -12;
v0x1852050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1852130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18517e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1852ae0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x180b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18572f0 .functor NOT 1, v0x1852310_0, C4<0>, C4<0>, C4<0>;
L_0x1857380 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x1857520 .functor AND 1, L_0x18572f0, L_0x1857380, C4<1>, C4<1>;
L_0x1857630 .functor AND 1, L_0x1857520, v0x1852450_0, C4<1>, C4<1>;
L_0x1857830 .functor AND 1, L_0x1857630, v0x1852590_0, C4<1>, C4<1>;
L_0x1857a00 .functor AND 1, v0x1852310_0, v0x18523b0_0, C4<1>, C4<1>;
L_0x1857bc0 .functor AND 1, L_0x1857a00, v0x1852450_0, C4<1>, C4<1>;
L_0x1857c80 .functor NOT 1, v0x1852590_0, C4<0>, C4<0>, C4<0>;
L_0x1857d40 .functor AND 1, L_0x1857bc0, L_0x1857c80, C4<1>, C4<1>;
L_0x1857e50 .functor OR 1, L_0x1857830, L_0x1857d40, C4<0>, C4<0>;
L_0x1857fc0 .functor AND 1, v0x1852310_0, v0x18523b0_0, C4<1>, C4<1>;
L_0x1858030 .functor AND 1, L_0x1857fc0, v0x1852450_0, C4<1>, C4<1>;
L_0x1858110 .functor AND 1, L_0x1858030, v0x1852590_0, C4<1>, C4<1>;
L_0x18581d0 .functor OR 1, L_0x1857e50, L_0x1858110, C4<0>, C4<0>;
L_0x18580a0 .functor OR 1, v0x1852310_0, v0x18523b0_0, C4<0>, C4<0>;
L_0x18583b0 .functor NOT 1, v0x1852450_0, C4<0>, C4<0>, C4<0>;
L_0x18584b0 .functor OR 1, L_0x18580a0, L_0x18583b0, C4<0>, C4<0>;
L_0x18585c0 .functor NOT 1, v0x1852590_0, C4<0>, C4<0>, C4<0>;
L_0x18586d0 .functor OR 1, L_0x18584b0, L_0x18585c0, C4<0>, C4<0>;
L_0x18587e0 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x1858900 .functor OR 1, v0x1852310_0, L_0x18587e0, C4<0>, C4<0>;
L_0x18589c0 .functor NOT 1, v0x1852450_0, C4<0>, C4<0>, C4<0>;
L_0x1858af0 .functor OR 1, L_0x1858900, L_0x18589c0, C4<0>, C4<0>;
L_0x1858c00 .functor NOT 1, v0x1852590_0, C4<0>, C4<0>, C4<0>;
L_0x1858d40 .functor OR 1, L_0x1858af0, L_0x1858c00, C4<0>, C4<0>;
L_0x1858e50 .functor AND 1, L_0x18586d0, L_0x1858d40, C4<1>, C4<1>;
L_0x1859040 .functor NOT 1, v0x1852310_0, C4<0>, C4<0>, C4<0>;
L_0x18590b0 .functor NOT 1, v0x18523b0_0, C4<0>, C4<0>, C4<0>;
L_0x1859210 .functor OR 1, L_0x1859040, L_0x18590b0, C4<0>, C4<0>;
L_0x1859320 .functor OR 1, L_0x1859210, v0x1852450_0, C4<0>, C4<0>;
L_0x18594e0 .functor OR 1, L_0x1859320, v0x1852590_0, C4<0>, C4<0>;
L_0x18595a0 .functor AND 1, L_0x1858e50, L_0x18594e0, C4<1>, C4<1>;
v0x1852ca0_0 .net *"_ivl_0", 0 0, L_0x18572f0;  1 drivers
v0x1852d80_0 .net *"_ivl_10", 0 0, L_0x1857a00;  1 drivers
v0x1852e60_0 .net *"_ivl_12", 0 0, L_0x1857bc0;  1 drivers
v0x1852f50_0 .net *"_ivl_14", 0 0, L_0x1857c80;  1 drivers
v0x1853030_0 .net *"_ivl_16", 0 0, L_0x1857d40;  1 drivers
v0x1853160_0 .net *"_ivl_18", 0 0, L_0x1857e50;  1 drivers
v0x1853240_0 .net *"_ivl_2", 0 0, L_0x1857380;  1 drivers
v0x1853320_0 .net *"_ivl_20", 0 0, L_0x1857fc0;  1 drivers
v0x1853400_0 .net *"_ivl_22", 0 0, L_0x1858030;  1 drivers
v0x1853570_0 .net *"_ivl_24", 0 0, L_0x1858110;  1 drivers
v0x1853650_0 .net *"_ivl_28", 0 0, L_0x18580a0;  1 drivers
v0x1853730_0 .net *"_ivl_30", 0 0, L_0x18583b0;  1 drivers
v0x1853810_0 .net *"_ivl_32", 0 0, L_0x18584b0;  1 drivers
v0x18538f0_0 .net *"_ivl_34", 0 0, L_0x18585c0;  1 drivers
v0x18539d0_0 .net *"_ivl_36", 0 0, L_0x18586d0;  1 drivers
v0x1853ab0_0 .net *"_ivl_38", 0 0, L_0x18587e0;  1 drivers
v0x1853b90_0 .net *"_ivl_4", 0 0, L_0x1857520;  1 drivers
v0x1853d80_0 .net *"_ivl_40", 0 0, L_0x1858900;  1 drivers
v0x1853e60_0 .net *"_ivl_42", 0 0, L_0x18589c0;  1 drivers
v0x1853f40_0 .net *"_ivl_44", 0 0, L_0x1858af0;  1 drivers
v0x1854020_0 .net *"_ivl_46", 0 0, L_0x1858c00;  1 drivers
v0x1854100_0 .net *"_ivl_48", 0 0, L_0x1858d40;  1 drivers
v0x18541e0_0 .net *"_ivl_50", 0 0, L_0x1858e50;  1 drivers
v0x18542c0_0 .net *"_ivl_52", 0 0, L_0x1859040;  1 drivers
v0x18543a0_0 .net *"_ivl_54", 0 0, L_0x18590b0;  1 drivers
v0x1854480_0 .net *"_ivl_56", 0 0, L_0x1859210;  1 drivers
v0x1854560_0 .net *"_ivl_58", 0 0, L_0x1859320;  1 drivers
v0x1854640_0 .net *"_ivl_6", 0 0, L_0x1857630;  1 drivers
v0x1854720_0 .net *"_ivl_60", 0 0, L_0x18594e0;  1 drivers
v0x1854800_0 .net *"_ivl_8", 0 0, L_0x1857830;  1 drivers
v0x18548e0_0 .net "a", 0 0, v0x1852310_0;  alias, 1 drivers
v0x1854980_0 .net "b", 0 0, v0x18523b0_0;  alias, 1 drivers
v0x1854a70_0 .net "c", 0 0, v0x1852450_0;  alias, 1 drivers
v0x1854d70_0 .net "d", 0 0, v0x1852590_0;  alias, 1 drivers
v0x1854e60_0 .net "out_pos", 0 0, L_0x18595a0;  alias, 1 drivers
v0x1854f20_0 .net "out_sop", 0 0, L_0x18581d0;  alias, 1 drivers
S_0x18550a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x180b940;
 .timescale -12 -12;
E_0x17f39f0 .event anyedge, v0x1855e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1855e90_0;
    %nor/r;
    %assign/vec4 v0x1855e90_0, 0;
    %wait E_0x17f39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18517e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1852680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1852720_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18517e0;
T_4 ;
    %wait E_0x180a120;
    %load/vec4 v0x18527c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1852680_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18517e0;
T_5 ;
    %wait E_0x1809fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %wait E_0x1809fc0;
    %load/vec4 v0x1852680_0;
    %store/vec4 v0x1852720_0, 0, 1;
    %fork t_1, S_0x1851b10;
    %jmp t_0;
    .scope S_0x1851b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1851d50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1851d50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1809fc0;
    %load/vec4 v0x1851d50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1851d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1851d50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18517e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x180a120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1852590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1852450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18523b0_0, 0;
    %assign/vec4 v0x1852310_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1852680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1852720_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x180b940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1855a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1855e90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x180b940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1855a30_0;
    %inv;
    %store/vec4 v0x1855a30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x180b940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18524f0_0, v0x1856000_0, v0x1855850_0, v0x18558f0_0, v0x1855990_0, v0x1855ad0_0, v0x1855d50_0, v0x1855cb0_0, v0x1855c10_0, v0x1855b70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x180b940;
T_9 ;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x180b940;
T_10 ;
    %wait E_0x180a120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1855df0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
    %load/vec4 v0x1855f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1855df0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1855d50_0;
    %load/vec4 v0x1855d50_0;
    %load/vec4 v0x1855cb0_0;
    %xor;
    %load/vec4 v0x1855d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1855c10_0;
    %load/vec4 v0x1855c10_0;
    %load/vec4 v0x1855b70_0;
    %xor;
    %load/vec4 v0x1855c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1855df0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1855df0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response32/top_module.sv";
