

================================================================
== Vitis HLS Report for 'READ_TRAINING_DATA_proc'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1121|     1121|  11.210 us|  11.210 us|  1121|  1121|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_TRAINING_DATA         |     1120|     1120|        35|          -|          -|    32|        no|
        | + READ_TRAINING_DATA_INNER  |       32|       32|         1|          -|          -|    32|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln280_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln280"   --->   Operation 7 'read' 'trunc_ln280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i9.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [sgd.cpp:107]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_3, i6 32" [sgd.cpp:104]   --->   Operation 11 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln104 = add i6 %i_3, i6 1" [sgd.cpp:104]   --->   Operation 13 'add' 'add_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body.i11.i.i, void %READ_TRAINING_DATA_proc.exit" [sgd.cpp:104]   --->   Operation 14 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i6 %i_3" [sgd.cpp:107]   --->   Operation 15 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i13.i5, i13 %trunc_ln280_read, i5 %trunc_ln107" [sgd.cpp:107]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i18 %or_ln" [sgd.cpp:107]   --->   Operation 17 'zext' 'zext_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i512 %data, i64 0, i64 %zext_ln107" [sgd.cpp:107]   --->   Operation 18 'getelementptr' 'data_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.98ns)   --->   "%tmp_data_V = load i18 %data_addr" [sgd.cpp:107]   --->   Operation 19 'load' 'tmp_data_V' <Predicate = (!icmp_ln104)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 144000> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sgd.cpp:107]   --->   Operation 21 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.98ns)   --->   "%tmp_data_V = load i18 %data_addr" [sgd.cpp:107]   --->   Operation 22 'load' 'tmp_data_V' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 144000> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln107, i5 0" [sgd.cpp:107]   --->   Operation 23 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln108 = br void %for.body4.i31.i.i" [sgd.cpp:108]   --->   Operation 24 'br' 'br_ln108' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %for.body.i11.i.i, i6 %add_ln108, void %for.body4.i31.split.i.i" [sgd.cpp:108]   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %j" [sgd.cpp:108]   --->   Operation 26 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln108 = icmp_eq  i6 %j, i6 32" [sgd.cpp:108]   --->   Operation 27 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 28 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln108 = add i6 %j, i6 1" [sgd.cpp:108]   --->   Operation 29 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.body4.i31.split.i.i, void %for.cond.cleanup3.i15.i.i" [sgd.cpp:108]   --->   Operation 30 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sgd.cpp:108]   --->   Operation 31 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %tmp_7, i10 %zext_ln108" [sgd.cpp:109]   --->   Operation 32 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i10 %add_ln109"   --->   Operation 33 'zext' 'zext_ln628' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i6 %j"   --->   Operation 34 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln628, i4 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln628_3 = zext i9 %shl_ln"   --->   Operation 36 'zext' 'zext_ln628_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.44ns)   --->   "%lshr_ln628 = lshr i512 %tmp_data_V, i512 %zext_ln628_3"   --->   Operation 37 'lshr' 'lshr_ln628' <Predicate = (!icmp_ln108)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i512 %lshr_ln628"   --->   Operation 38 'trunc' 'trunc_ln628_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln628"   --->   Operation 39 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.17ns)   --->   "%store_ln294 = store i16 %trunc_ln628_1, i10 %training_instance_V_addr"   --->   Operation 40 'store' 'store_ln294' <Predicate = (!icmp_ln108)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body4.i31.i.i" [sgd.cpp:108]   --->   Operation 41 'br' 'br_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln104 = store i6 %add_ln104, i6 %i" [sgd.cpp:104]   --->   Operation 42 'store' 'store_ln104' <Predicate = (icmp_ln108)> <Delay = 0.38>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond.i9.i.i" [sgd.cpp:104]   --->   Operation 43 'br' 'br_ln104' <Predicate = (icmp_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln280]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_instance_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 01111]
specinterface_ln0        (specinterface    ) [ 00000]
trunc_ln280_read         (read             ) [ 00111]
store_ln0                (store            ) [ 00000]
br_ln0                   (br               ) [ 00000]
i_3                      (load             ) [ 00000]
icmp_ln104               (icmp             ) [ 00111]
empty                    (speclooptripcount) [ 00000]
add_ln104                (add              ) [ 00011]
br_ln104                 (br               ) [ 00000]
trunc_ln107              (trunc            ) [ 00010]
or_ln                    (bitconcatenate   ) [ 00000]
zext_ln107               (zext             ) [ 00000]
data_addr                (getelementptr    ) [ 00010]
ret_ln0                  (ret              ) [ 00000]
specloopname_ln107       (specloopname     ) [ 00000]
tmp_data_V               (load             ) [ 00001]
tmp_7                    (bitconcatenate   ) [ 00001]
br_ln108                 (br               ) [ 00111]
j                        (phi              ) [ 00001]
zext_ln108               (zext             ) [ 00000]
icmp_ln108               (icmp             ) [ 00111]
empty_120                (speclooptripcount) [ 00000]
add_ln108                (add              ) [ 00111]
br_ln108                 (br               ) [ 00000]
specloopname_ln108       (specloopname     ) [ 00000]
add_ln109                (add              ) [ 00000]
zext_ln628               (zext             ) [ 00000]
trunc_ln628              (trunc            ) [ 00000]
shl_ln                   (bitconcatenate   ) [ 00000]
zext_ln628_3             (zext             ) [ 00000]
lshr_ln628               (lshr             ) [ 00000]
trunc_ln628_1            (trunc            ) [ 00000]
training_instance_V_addr (getelementptr    ) [ 00000]
store_ln294              (store            ) [ 00000]
br_ln108                 (br               ) [ 00111]
store_ln104              (store            ) [ 00000]
br_ln104                 (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln280">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_instance_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i13.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="trunc_ln280_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="13" slack="0"/>
<pin id="55" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln280_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="512" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="18" slack="0"/>
<pin id="62" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="18" slack="0"/>
<pin id="67" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="training_instance_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_instance_V_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln294_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="j_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="1"/>
<pin id="86" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_3_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="1"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln104_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="6" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln104_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln107_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="or_ln_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="0"/>
<pin id="121" dir="0" index="1" bw="13" slack="1"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln107_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="18" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_7_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="1"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln108_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln108_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln108_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln109_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln628_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln628_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln628_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_3/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lshr_ln628_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="512" slack="1"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln628_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="512" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628_1/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln104_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="2"/>
<pin id="192" dir="0" index="1" bw="6" slack="3"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="trunc_ln280_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="1"/>
<pin id="203" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln280_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln104_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="2"/>
<pin id="211" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln107_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="219" class="1005" name="data_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="1"/>
<pin id="221" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_data_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="512" slack="1"/>
<pin id="226" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_7_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="add_ln108_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="88" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="88" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="88" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="138" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="167"><net_src comp="88" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="197"><net_src comp="48" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="204"><net_src comp="52" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="212"><net_src comp="109" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="217"><net_src comp="115" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="222"><net_src comp="58" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="227"><net_src comp="65" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="232"><net_src comp="131" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="240"><net_src comp="148" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_instance_V | {4 }
 - Input state : 
	Port: READ_TRAINING_DATA_proc : trunc_ln280 | {1 }
	Port: READ_TRAINING_DATA_proc : data | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		trunc_ln107 : 1
		or_ln : 2
		zext_ln107 : 3
		data_addr : 4
		tmp_data_V : 5
	State 3
	State 4
		zext_ln108 : 1
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		add_ln109 : 2
		zext_ln628 : 3
		trunc_ln628 : 1
		shl_ln : 2
		zext_ln628_3 : 3
		lshr_ln628 : 4
		trunc_ln628_1 : 5
		training_instance_V_addr : 4
		store_ln294 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln628_fu_180      |    0    |   2171  |
|----------|-----------------------------|---------|---------|
|          |       add_ln104_fu_109      |    0    |    13   |
|    add   |       add_ln108_fu_148      |    0    |    13   |
|          |       add_ln109_fu_154      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln104_fu_103      |    0    |    10   |
|          |      icmp_ln108_fu_142      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   | trunc_ln280_read_read_fu_52 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln107_fu_115     |    0    |    0    |
|   trunc  |      trunc_ln628_fu_164     |    0    |    0    |
|          |     trunc_ln628_1_fu_185    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         or_ln_fu_119        |    0    |    0    |
|bitconcatenate|         tmp_7_fu_131        |    0    |    0    |
|          |        shl_ln_fu_168        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln107_fu_126      |    0    |    0    |
|   zext   |      zext_ln108_fu_138      |    0    |    0    |
|          |      zext_ln628_fu_159      |    0    |    0    |
|          |     zext_ln628_3_fu_176     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   2234  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln104_reg_209   |    6   |
|    add_ln108_reg_237   |    6   |
|    data_addr_reg_219   |   18   |
|        i_reg_194       |    6   |
|        j_reg_84        |    6   |
|      tmp_7_reg_229     |   10   |
|   tmp_data_V_reg_224   |   512  |
|   trunc_ln107_reg_214  |    5   |
|trunc_ln280_read_reg_201|   13   |
+------------------------+--------+
|          Total         |   582  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2234  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   582  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   582  |  2243  |
+-----------+--------+--------+--------+
