// Seed: 3520826742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_5;
  ;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wand id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wire id_15,
    input supply1 id_16,
    output tri1 id_17,
    input uwire id_18,
    output tri0 id_19,
    output tri id_20,
    output tri0 module_1,
    input supply0 id_22,
    input tri id_23,
    input tri0 id_24,
    output wand id_25
);
  logic id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
  wire [-1 : -1] id_28;
endmodule
