# do ALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:34 on Nov 10,2020
# vlog -work work ALU.vo 
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# End time: 23:00:35 on Nov 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:35 on Nov 10,2020
# vlog -work work testeReg.vwf.vt 
# -- Compiling module Registers_vlg_vec_tst
# 
# Top level modules:
# 	Registers_vlg_vec_tst
# End time: 23:00:35 on Nov 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Registers_vlg_vec_tst 
# Start time: 23:00:35 on Nov 10,2020
# Loading work.Registers_vlg_vec_tst
# Loading work.Registers
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10842 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : testeReg.vwf.vt(58)
#    Time: 1 us  Iteration: 0  Instance: /Registers_vlg_vec_tst
# End time: 23:00:37 on Nov 10,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
