Running: C:\Xilins\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual_isim_beh.exe -prj C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual_beh.prj work.tb_convertidor_piso_actual 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/antirrebote.vhd" into library work
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/antirrebote_vector.vhd" into library work
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/convertidor_piso_actual.vhd" into library work
Parsing VHDL file "C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity antirrebote [antirrebote_default]
Compiling architecture dataflow of entity antirrebote_vector [antirrebote_vector_default]
Compiling architecture dataflow of entity convertidor_piso_actual [convertidor_piso_actual_default]
Compiling architecture behavior of entity tb_convertidor_piso_actual
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Xilins/Proyectos/Ascensor_SED/ASCENSOR/tb_convertidor_piso_actual_isim_beh.exe
Fuse Memory Usage: 37192 KB
Fuse CPU Usage: 546 ms
