
XmegaBoard1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001118  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00802000  00001118  000011ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000138  00802014  00802014  000011c0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000011c0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000011f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000250  00000000  00000000  00001230  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000b6e4  00000000  00000000  00001480  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004edd  00000000  00000000  0000cb64  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004c82  00000000  00000000  00011a41  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000714  00000000  00000000  000166c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00033085  00000000  00000000  00016dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001970  00000000  00000000  00049e5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e8  00000000  00000000  0004b7cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000bf52  00000000  00000000  0004b9b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	1f c1       	rjmp	.+574    	; 0x244 <__bad_interrupt>
       6:	00 00       	nop
       8:	1d c1       	rjmp	.+570    	; 0x244 <__bad_interrupt>
       a:	00 00       	nop
       c:	1b c1       	rjmp	.+566    	; 0x244 <__bad_interrupt>
       e:	00 00       	nop
      10:	19 c1       	rjmp	.+562    	; 0x244 <__bad_interrupt>
      12:	00 00       	nop
      14:	17 c1       	rjmp	.+558    	; 0x244 <__bad_interrupt>
      16:	00 00       	nop
      18:	15 c1       	rjmp	.+554    	; 0x244 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	13 c1       	rjmp	.+550    	; 0x244 <__bad_interrupt>
      1e:	00 00       	nop
      20:	11 c1       	rjmp	.+546    	; 0x244 <__bad_interrupt>
      22:	00 00       	nop
      24:	0f c1       	rjmp	.+542    	; 0x244 <__bad_interrupt>
      26:	00 00       	nop
      28:	3b c4       	rjmp	.+2166   	; 0x8a0 <__vector_10>
      2a:	00 00       	nop
      2c:	5c c4       	rjmp	.+2232   	; 0x8e6 <__vector_11>
      2e:	00 00       	nop
      30:	09 c1       	rjmp	.+530    	; 0x244 <__bad_interrupt>
      32:	00 00       	nop
      34:	42 c2       	rjmp	.+1156   	; 0x4ba <__vector_13>
      36:	00 00       	nop
      38:	05 c1       	rjmp	.+522    	; 0x244 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	03 c1       	rjmp	.+518    	; 0x244 <__bad_interrupt>
      3e:	00 00       	nop
      40:	01 c1       	rjmp	.+514    	; 0x244 <__bad_interrupt>
      42:	00 00       	nop
      44:	ff c0       	rjmp	.+510    	; 0x244 <__bad_interrupt>
      46:	00 00       	nop
      48:	fd c0       	rjmp	.+506    	; 0x244 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fb c0       	rjmp	.+502    	; 0x244 <__bad_interrupt>
      4e:	00 00       	nop
      50:	f9 c0       	rjmp	.+498    	; 0x244 <__bad_interrupt>
      52:	00 00       	nop
      54:	f7 c0       	rjmp	.+494    	; 0x244 <__bad_interrupt>
      56:	00 00       	nop
      58:	f5 c0       	rjmp	.+490    	; 0x244 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f3 c0       	rjmp	.+486    	; 0x244 <__bad_interrupt>
      5e:	00 00       	nop
      60:	11 c5       	rjmp	.+2594   	; 0xa84 <__vector_24>
      62:	00 00       	nop
      64:	ef c0       	rjmp	.+478    	; 0x244 <__bad_interrupt>
      66:	00 00       	nop
      68:	ed c0       	rjmp	.+474    	; 0x244 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	eb c0       	rjmp	.+470    	; 0x244 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e9 c0       	rjmp	.+466    	; 0x244 <__bad_interrupt>
      72:	00 00       	nop
      74:	e7 c0       	rjmp	.+462    	; 0x244 <__bad_interrupt>
      76:	00 00       	nop
      78:	e5 c0       	rjmp	.+458    	; 0x244 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e3 c0       	rjmp	.+454    	; 0x244 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e1 c0       	rjmp	.+450    	; 0x244 <__bad_interrupt>
      82:	00 00       	nop
      84:	df c0       	rjmp	.+446    	; 0x244 <__bad_interrupt>
      86:	00 00       	nop
      88:	dd c0       	rjmp	.+442    	; 0x244 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	db c0       	rjmp	.+438    	; 0x244 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d9 c0       	rjmp	.+434    	; 0x244 <__bad_interrupt>
      92:	00 00       	nop
      94:	d7 c0       	rjmp	.+430    	; 0x244 <__bad_interrupt>
      96:	00 00       	nop
      98:	d5 c0       	rjmp	.+426    	; 0x244 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d3 c0       	rjmp	.+422    	; 0x244 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d1 c0       	rjmp	.+418    	; 0x244 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	cf c0       	rjmp	.+414    	; 0x244 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cd c0       	rjmp	.+410    	; 0x244 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	cb c0       	rjmp	.+406    	; 0x244 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c9 c0       	rjmp	.+402    	; 0x244 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c7 c0       	rjmp	.+398    	; 0x244 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	64 c2       	rjmp	.+1224   	; 0x582 <__vector_46>
      ba:	00 00       	nop
      bc:	c3 c0       	rjmp	.+390    	; 0x244 <__bad_interrupt>
      be:	00 00       	nop
      c0:	c1 c0       	rjmp	.+386    	; 0x244 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	bf c0       	rjmp	.+382    	; 0x244 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	bd c0       	rjmp	.+378    	; 0x244 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bb c0       	rjmp	.+374    	; 0x244 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	b9 c0       	rjmp	.+370    	; 0x244 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b7 c0       	rjmp	.+366    	; 0x244 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b5 c0       	rjmp	.+362    	; 0x244 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b3 c0       	rjmp	.+358    	; 0x244 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b1 c0       	rjmp	.+354    	; 0x244 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	af c0       	rjmp	.+350    	; 0x244 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ad c0       	rjmp	.+346    	; 0x244 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ab c0       	rjmp	.+342    	; 0x244 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a9 c0       	rjmp	.+338    	; 0x244 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a7 c0       	rjmp	.+334    	; 0x244 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a5 c0       	rjmp	.+330    	; 0x244 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a3 c0       	rjmp	.+326    	; 0x244 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a1 c0       	rjmp	.+322    	; 0x244 <__bad_interrupt>
     102:	00 00       	nop
     104:	9f c0       	rjmp	.+318    	; 0x244 <__bad_interrupt>
     106:	00 00       	nop
     108:	9d c0       	rjmp	.+314    	; 0x244 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9b c0       	rjmp	.+310    	; 0x244 <__bad_interrupt>
     10e:	00 00       	nop
     110:	99 c0       	rjmp	.+306    	; 0x244 <__bad_interrupt>
     112:	00 00       	nop
     114:	97 c0       	rjmp	.+302    	; 0x244 <__bad_interrupt>
     116:	00 00       	nop
     118:	95 c0       	rjmp	.+298    	; 0x244 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	93 c0       	rjmp	.+294    	; 0x244 <__bad_interrupt>
     11e:	00 00       	nop
     120:	91 c0       	rjmp	.+290    	; 0x244 <__bad_interrupt>
     122:	00 00       	nop
     124:	8f c0       	rjmp	.+286    	; 0x244 <__bad_interrupt>
     126:	00 00       	nop
     128:	8d c0       	rjmp	.+282    	; 0x244 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8b c0       	rjmp	.+278    	; 0x244 <__bad_interrupt>
     12e:	00 00       	nop
     130:	f6 c1       	rjmp	.+1004   	; 0x51e <__vector_76>
     132:	00 00       	nop
     134:	87 c0       	rjmp	.+270    	; 0x244 <__bad_interrupt>
     136:	00 00       	nop
     138:	85 c0       	rjmp	.+266    	; 0x244 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	83 c0       	rjmp	.+262    	; 0x244 <__bad_interrupt>
     13e:	00 00       	nop
     140:	81 c0       	rjmp	.+258    	; 0x244 <__bad_interrupt>
     142:	00 00       	nop
     144:	7f c0       	rjmp	.+254    	; 0x244 <__bad_interrupt>
     146:	00 00       	nop
     148:	7d c0       	rjmp	.+250    	; 0x244 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7b c0       	rjmp	.+246    	; 0x244 <__bad_interrupt>
     14e:	00 00       	nop
     150:	79 c0       	rjmp	.+242    	; 0x244 <__bad_interrupt>
     152:	00 00       	nop
     154:	77 c0       	rjmp	.+238    	; 0x244 <__bad_interrupt>
     156:	00 00       	nop
     158:	75 c0       	rjmp	.+234    	; 0x244 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	73 c0       	rjmp	.+230    	; 0x244 <__bad_interrupt>
     15e:	00 00       	nop
     160:	71 c0       	rjmp	.+226    	; 0x244 <__bad_interrupt>
     162:	00 00       	nop
     164:	6f c0       	rjmp	.+222    	; 0x244 <__bad_interrupt>
     166:	00 00       	nop
     168:	6d c0       	rjmp	.+218    	; 0x244 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6b c0       	rjmp	.+214    	; 0x244 <__bad_interrupt>
     16e:	00 00       	nop
     170:	69 c0       	rjmp	.+210    	; 0x244 <__bad_interrupt>
     172:	00 00       	nop
     174:	67 c0       	rjmp	.+206    	; 0x244 <__bad_interrupt>
     176:	00 00       	nop
     178:	65 c0       	rjmp	.+202    	; 0x244 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	63 c0       	rjmp	.+198    	; 0x244 <__bad_interrupt>
     17e:	00 00       	nop
     180:	61 c0       	rjmp	.+194    	; 0x244 <__bad_interrupt>
     182:	00 00       	nop
     184:	5f c0       	rjmp	.+190    	; 0x244 <__bad_interrupt>
     186:	00 00       	nop
     188:	5d c0       	rjmp	.+186    	; 0x244 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5b c0       	rjmp	.+182    	; 0x244 <__bad_interrupt>
     18e:	00 00       	nop
     190:	59 c0       	rjmp	.+178    	; 0x244 <__bad_interrupt>
     192:	00 00       	nop
     194:	57 c0       	rjmp	.+174    	; 0x244 <__bad_interrupt>
     196:	00 00       	nop
     198:	55 c0       	rjmp	.+170    	; 0x244 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	53 c0       	rjmp	.+166    	; 0x244 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	51 c0       	rjmp	.+162    	; 0x244 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4f c0       	rjmp	.+158    	; 0x244 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4d c0       	rjmp	.+154    	; 0x244 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	1c c2       	rjmp	.+1080   	; 0x5e6 <__vector_107>
     1ae:	00 00       	nop
     1b0:	49 c0       	rjmp	.+146    	; 0x244 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	47 c0       	rjmp	.+142    	; 0x244 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	45 c0       	rjmp	.+138    	; 0x244 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	43 c0       	rjmp	.+134    	; 0x244 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	41 c0       	rjmp	.+130    	; 0x244 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	3f c0       	rjmp	.+126    	; 0x244 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3d c0       	rjmp	.+122    	; 0x244 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3b c0       	rjmp	.+118    	; 0x244 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	39 c0       	rjmp	.+114    	; 0x244 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	37 c0       	rjmp	.+110    	; 0x244 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	35 c0       	rjmp	.+106    	; 0x244 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	33 c0       	rjmp	.+102    	; 0x244 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	31 c0       	rjmp	.+98     	; 0x244 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2f c0       	rjmp	.+94     	; 0x244 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2d c0       	rjmp	.+90     	; 0x244 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2b c0       	rjmp	.+86     	; 0x244 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	29 c0       	rjmp	.+82     	; 0x244 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	27 c0       	rjmp	.+78     	; 0x244 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	25 c0       	rjmp	.+74     	; 0x244 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e3       	ldi	r29, 0x3F	; 63
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60
     20c:	18 be       	out	0x38, r1	; 56
     20e:	19 be       	out	0x39, r1	; 57
     210:	1a be       	out	0x3a, r1	; 58
     212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e8 e1       	ldi	r30, 0x18	; 24
     21c:	f1 e1       	ldi	r31, 0x11	; 17
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a4 31       	cpi	r26, 0x14	; 20
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>
     22e:	1b be       	out	0x3b, r1	; 59

00000230 <__do_clear_bss>:
     230:	21 e2       	ldi	r18, 0x21	; 33
     232:	a4 e1       	ldi	r26, 0x14	; 20
     234:	b0 e2       	ldi	r27, 0x20	; 32
     236:	01 c0       	rjmp	.+2      	; 0x23a <.do_clear_bss_start>

00000238 <.do_clear_bss_loop>:
     238:	1d 92       	st	X+, r1

0000023a <.do_clear_bss_start>:
     23a:	ac 34       	cpi	r26, 0x4C	; 76
     23c:	b2 07       	cpc	r27, r18
     23e:	e1 f7       	brne	.-8      	; 0x238 <.do_clear_bss_loop>
     240:	ad d6       	rcall	.+3418   	; 0xf9c <main>
     242:	68 c7       	rjmp	.+3792   	; 0x1114 <_exit>

00000244 <__bad_interrupt>:
     244:	dd ce       	rjmp	.-582    	; 0x0 <__vectors>

00000246 <crc_io_checksum_byte_start>:
 * the module and get the calculated checksum.
 *
 * \param crc_16_32     enum to indicate whether CRC-32 or CRC-16 shall be used
 */
void crc_io_checksum_byte_start(enum crc_16_32_t crc_16_32)
{
     246:	0f 93       	push	r16
     248:	1f 93       	push	r17
 *
 */
static inline void crc_reset(void)
{
	// Reset module
	CRC_CTRL |= CRC_RESET_RESET0_gc;
     24a:	e0 ed       	ldi	r30, 0xD0	; 208
     24c:	f0 e0       	ldi	r31, 0x00	; 0
     24e:	90 81       	ld	r25, Z
     250:	90 68       	ori	r25, 0x80	; 128
     252:	90 83       	st	Z, r25

	// Set initial checksum value
	CRC.CHECKSUM0 = crc_initial_value & 0xFF;
     254:	40 91 14 20 	lds	r20, 0x2014	; 0x802014 <__data_end>
     258:	50 91 15 20 	lds	r21, 0x2015	; 0x802015 <__data_end+0x1>
     25c:	60 91 16 20 	lds	r22, 0x2016	; 0x802016 <__data_end+0x2>
     260:	70 91 17 20 	lds	r23, 0x2017	; 0x802017 <__data_end+0x3>
     264:	44 83       	std	Z+4, r20	; 0x04
	CRC.CHECKSUM1 = (crc_initial_value >> 8) & 0xFF;
     266:	05 2f       	mov	r16, r21
     268:	16 2f       	mov	r17, r22
     26a:	27 2f       	mov	r18, r23
     26c:	33 27       	eor	r19, r19
     26e:	05 83       	std	Z+5, r16	; 0x05
	CRC.CHECKSUM2 = (crc_initial_value >> 16) & 0xFF;
     270:	8b 01       	movw	r16, r22
     272:	22 27       	eor	r18, r18
     274:	33 27       	eor	r19, r19
     276:	06 83       	std	Z+6, r16	; 0x06
	CRC.CHECKSUM3 = (crc_initial_value >> 24) & 0xFF;
     278:	47 2f       	mov	r20, r23
     27a:	55 27       	eor	r21, r21
     27c:	66 27       	eor	r22, r22
     27e:	77 27       	eor	r23, r23
     280:	47 83       	std	Z+7, r20	; 0x07

	crc_initial_value = 0;
     282:	10 92 14 20 	sts	0x2014, r1	; 0x802014 <__data_end>
     286:	10 92 15 20 	sts	0x2015, r1	; 0x802015 <__data_end+0x1>
     28a:	10 92 16 20 	sts	0x2016, r1	; 0x802016 <__data_end+0x2>
     28e:	10 92 17 20 	sts	0x2017, r1	; 0x802017 <__data_end+0x3>
void crc_io_checksum_byte_start(enum crc_16_32_t crc_16_32)
{
	// Initialize CRC calculations on I/O interface
	crc_reset();
	// Enable CRC-32 if chosen
	if (crc_16_32 == CRC_32BIT) {
     292:	81 30       	cpi	r24, 0x01	; 1
     294:	19 f4       	brne	.+6      	; 0x29c <crc_io_checksum_byte_start+0x56>
 * \note This cannot be changed while the busy flag is set.
 *
 */
static inline void crc_32_enable(void)
{
	CRC_CTRL |= CRC_CRC32_bm;
     296:	80 81       	ld	r24, Z
     298:	80 62       	ori	r24, 0x20	; 32
     29a:	80 83       	st	Z, r24
 *
 * \param source the data source for the CRC module
 */
static inline void crc_set_source(CRC_SOURCE_t source)
{
	CRC_CTRL &= ~CRC_SOURCE_gm;
     29c:	e0 ed       	ldi	r30, 0xD0	; 208
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	80 81       	ld	r24, Z
     2a2:	80 7f       	andi	r24, 0xF0	; 240
     2a4:	80 83       	st	Z, r24
	CRC_CTRL |= source;
     2a6:	80 81       	ld	r24, Z
     2a8:	81 60       	ori	r24, 0x01	; 1
     2aa:	80 83       	st	Z, r24
	if (crc_16_32 == CRC_32BIT) {
		crc_32_enable();
	}
	// Enable CRC module using the I/O interface
	crc_set_source(CRC_SOURCE_IO_gc);
}
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	08 95       	ret

000002b2 <crc_io_checksum_byte_stop>:
 *
 * \retval checksum checksum
 *
 */
uint32_t crc_io_checksum_byte_stop(void)
{
     2b2:	cf 92       	push	r12
     2b4:	df 92       	push	r13
     2b6:	ef 92       	push	r14
     2b8:	ff 92       	push	r15
	// Signal CRC complete
	CRC_STATUS |= CRC_BUSY_bm;
     2ba:	e1 ed       	ldi	r30, 0xD1	; 209
     2bc:	f0 e0       	ldi	r31, 0x00	; 0
     2be:	80 81       	ld	r24, Z
     2c0:	81 60       	ori	r24, 0x01	; 1
     2c2:	80 83       	st	Z, r24
 * \retval false if module is not busy
 *
 */
static inline bool crc_is_busy(void)
{
	return ((CRC_STATUS & CRC_BUSY_bm) == CRC_BUSY_bm);
     2c4:	80 81       	ld	r24, Z
 * \return checksum checksum value
 */
static inline uint32_t crc_checksum_read(void)
{
	// Wait until the CRC conversion is finished
	while (crc_is_busy()) {
     2c6:	80 fd       	sbrc	r24, 0
     2c8:	fd cf       	rjmp	.-6      	; 0x2c4 <crc_io_checksum_byte_stop+0x12>
		// Do nothing
	}

	// Check if we have a 32 or 16 bit checksum and return the correct one
	if ((CRC_CTRL & CRC_CRC32_bm) == CRC_CRC32_bm) {
     2ca:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__TEXT_REGION_LENGTH__+0x7000d0>
     2ce:	85 ff       	sbrs	r24, 5
     2d0:	2e c0       	rjmp	.+92     	; 0x32e <crc_io_checksum_byte_stop+0x7c>
 */
static inline uint32_t crc32_checksum_read(void)
{
	uint32_t checksum;

	checksum = ((uint32_t)CRC_CHECKSUM0 & 0x000000FF);
     2d2:	40 91 d4 00 	lds	r20, 0x00D4	; 0x8000d4 <__TEXT_REGION_LENGTH__+0x7000d4>
	checksum |= (((uint32_t)CRC_CHECKSUM1 << 8) & 0x0000FF00);
     2d6:	90 91 d5 00 	lds	r25, 0x00D5	; 0x8000d5 <__TEXT_REGION_LENGTH__+0x7000d5>
	checksum |= (((uint32_t)CRC_CHECKSUM2 << 16) & 0x00FF0000);
     2da:	80 91 d6 00 	lds	r24, 0x00D6	; 0x8000d6 <__TEXT_REGION_LENGTH__+0x7000d6>
	checksum |= (((uint32_t)CRC_CHECKSUM3 << 24) & 0xFF000000);
     2de:	20 91 d7 00 	lds	r18, 0x00D7	; 0x8000d7 <__TEXT_REGION_LENGTH__+0x7000d7>
     2e2:	50 e0       	ldi	r21, 0x00	; 0
     2e4:	60 e0       	ldi	r22, 0x00	; 0
     2e6:	70 e0       	ldi	r23, 0x00	; 0
     2e8:	72 2b       	or	r23, r18
     2ea:	59 2b       	or	r21, r25
     2ec:	68 2b       	or	r22, r24
     2ee:	20 e2       	ldi	r18, 0x20	; 32
static inline uint32_t crc_bit_revert(uint32_t value)
{
	uint32_t result;
	uint8_t i;

	for (result = i = 0; i < 32; i++) {
     2f0:	80 e0       	ldi	r24, 0x00	; 0
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	dc 01       	movw	r26, r24
		result = (result << 1) + (value & 1);
     2f6:	88 0f       	add	r24, r24
     2f8:	99 1f       	adc	r25, r25
     2fa:	aa 1f       	adc	r26, r26
     2fc:	bb 1f       	adc	r27, r27
     2fe:	6a 01       	movw	r12, r20
     300:	7b 01       	movw	r14, r22
     302:	31 e0       	ldi	r19, 0x01	; 1
     304:	c3 22       	and	r12, r19
     306:	dd 24       	eor	r13, r13
     308:	ee 24       	eor	r14, r14
     30a:	ff 24       	eor	r15, r15
     30c:	8c 0d       	add	r24, r12
     30e:	9d 1d       	adc	r25, r13
     310:	ae 1d       	adc	r26, r14
     312:	bf 1d       	adc	r27, r15
		value >>= 1;
     314:	76 95       	lsr	r23
     316:	67 95       	ror	r22
     318:	57 95       	ror	r21
     31a:	47 95       	ror	r20
     31c:	21 50       	subi	r18, 0x01	; 1
static inline uint32_t crc_bit_revert(uint32_t value)
{
	uint32_t result;
	uint8_t i;

	for (result = i = 0; i < 32; i++) {
     31e:	59 f7       	brne	.-42     	; 0x2f6 <crc_io_checksum_byte_stop+0x44>

	// Bit reverse the result (to comply with IEEE 802.3 CRC-32)
	checksum = crc_bit_revert(checksum);

	// Complement the result (to comply with IEEE 802.3 CRC-32)
	checksum = ~checksum;
     320:	bc 01       	movw	r22, r24
     322:	cd 01       	movw	r24, r26
     324:	60 95       	com	r22
     326:	70 95       	com	r23
     328:	80 95       	com	r24
     32a:	90 95       	com	r25
     32c:	08 c0       	rjmp	.+16     	; 0x33e <crc_io_checksum_byte_stop+0x8c>
 */
static inline uint16_t crc16_checksum_read(void)
{
	uint16_t checksum;
	checksum = 0;
	checksum = ((uint16_t)CRC_CHECKSUM0 & 0x00FF);
     32e:	60 91 d4 00 	lds	r22, 0x00D4	; 0x8000d4 <__TEXT_REGION_LENGTH__+0x7000d4>
	checksum |= (((uint16_t)CRC_CHECKSUM1 << 8) & 0xFF00);
     332:	80 91 d5 00 	lds	r24, 0x00D5	; 0x8000d5 <__TEXT_REGION_LENGTH__+0x7000d5>
     336:	70 e0       	ldi	r23, 0x00	; 0
     338:	78 2b       	or	r23, r24

	// Check if we have a 32 or 16 bit checksum and return the correct one
	if ((CRC_CTRL & CRC_CRC32_bm) == CRC_CRC32_bm) {
		return crc32_checksum_read();
	} else {
		return crc16_checksum_read();
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	90 e0       	ldi	r25, 0x00	; 0
 *
 * \param source the data source for the CRC module
 */
static inline void crc_set_source(CRC_SOURCE_t source)
{
	CRC_CTRL &= ~CRC_SOURCE_gm;
     33e:	e0 ed       	ldi	r30, 0xD0	; 208
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	20 81       	ld	r18, Z
     344:	20 7f       	andi	r18, 0xF0	; 240
     346:	20 83       	st	Z, r18
	CRC_CTRL |= source;
     348:	20 81       	ld	r18, Z
     34a:	20 83       	st	Z, r18
	// Signal CRC complete
	CRC_STATUS |= CRC_BUSY_bm;

	// Stop CRC and return checksum
	return crc_checksum_complete();
}
     34c:	ff 90       	pop	r15
     34e:	ef 90       	pop	r14
     350:	df 90       	pop	r13
     352:	cf 90       	pop	r12
     354:	08 95       	ret

00000356 <crc_io_checksum>:
 * \param crc_16_32     enum to indicate whether CRC-32 or CRC-16 shall be used
 *
 * \return checksum checksum
 */
uint32_t crc_io_checksum(void *data, uint16_t len, enum crc_16_32_t crc_16_32)
{
     356:	0f 93       	push	r16
     358:	1f 93       	push	r17
     35a:	cf 93       	push	r28
     35c:	df 93       	push	r29
     35e:	ec 01       	movw	r28, r24
     360:	8b 01       	movw	r16, r22
     362:	84 2f       	mov	r24, r20
	// Initialize CRC calculations on I/O interface
	crc_io_checksum_byte_start(crc_16_32);
     364:	70 df       	rcall	.-288    	; 0x246 <crc_io_checksum_byte_start>

	// Write data to DATAIN register
	while (len--) {
     366:	01 15       	cp	r16, r1
     368:	11 05       	cpc	r17, r1
     36a:	51 f0       	breq	.+20     	; 0x380 <crc_io_checksum+0x2a>
     36c:	be 01       	movw	r22, r28
     36e:	60 0f       	add	r22, r16
     370:	71 1f       	adc	r23, r17
 * \param data  data to perform CRC on
 *
 */
void crc_io_checksum_byte_add(uint8_t data)
{
	CRC_DATAIN = data;
     372:	e3 ed       	ldi	r30, 0xD3	; 211
     374:	f0 e0       	ldi	r31, 0x00	; 0
	// Initialize CRC calculations on I/O interface
	crc_io_checksum_byte_start(crc_16_32);

	// Write data to DATAIN register
	while (len--) {
		crc_io_checksum_byte_add(*(uint8_t*)data);
     376:	89 91       	ld	r24, Y+
 * \param data  data to perform CRC on
 *
 */
void crc_io_checksum_byte_add(uint8_t data)
{
	CRC_DATAIN = data;
     378:	80 83       	st	Z, r24
{
	// Initialize CRC calculations on I/O interface
	crc_io_checksum_byte_start(crc_16_32);

	// Write data to DATAIN register
	while (len--) {
     37a:	c6 17       	cp	r28, r22
     37c:	d7 07       	cpc	r29, r23
     37e:	d9 f7       	brne	.-10     	; 0x376 <crc_io_checksum+0x20>
		crc_io_checksum_byte_add(*(uint8_t*)data);
		data = (uint8_t*)data + 1;
	}

	// Return checksum
	return crc_io_checksum_byte_stop();
     380:	98 df       	rcall	.-208    	; 0x2b2 <crc_io_checksum_byte_stop>
}
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	08 95       	ret

0000038c <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
     38c:	cf 93       	push	r28
     38e:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
     390:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <transfer>
     394:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <transfer+0x1>
     398:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
     39a:	83 ff       	sbrs	r24, 3
     39c:	08 c0       	rjmp	.+16     	; 0x3ae <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
     39e:	88 60       	ori	r24, 0x08	; 8
     3a0:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
     3a2:	83 e0       	ldi	r24, 0x03	; 3
     3a4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
     3a6:	86 ef       	ldi	r24, 0xF6	; 246
     3a8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <transfer+0xa>
     3ac:	83 c0       	rjmp	.+262    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>
     3ae:	98 2f       	mov	r25, r24
     3b0:	94 71       	andi	r25, 0x14	; 20

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
     3b2:	31 f0       	breq	.+12     	; 0x3c0 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     3b4:	83 e0       	ldi	r24, 0x03	; 3
     3b6:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
     3b8:	8f ef       	ldi	r24, 0xFF	; 255
     3ba:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <transfer+0xa>
     3be:	7a c0       	rjmp	.+244    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

	} else if (master_status & TWI_MASTER_WIF_bm) {
     3c0:	86 ff       	sbrs	r24, 6
     3c2:	43 c0       	rjmp	.+134    	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     3c4:	c8 e1       	ldi	r28, 0x18	; 24
     3c6:	d0 e2       	ldi	r29, 0x20	; 32
     3c8:	aa 81       	ldd	r26, Y+2	; 0x02
     3ca:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
     3cc:	8c 81       	ldd	r24, Y+4	; 0x04
     3ce:	9d 81       	ldd	r25, Y+5	; 0x05
     3d0:	14 96       	adiw	r26, 0x04	; 4
     3d2:	2d 91       	ld	r18, X+
     3d4:	3c 91       	ld	r19, X
     3d6:	15 97       	sbiw	r26, 0x05	; 5
     3d8:	82 17       	cp	r24, r18
     3da:	93 07       	cpc	r25, r19
     3dc:	6c f4       	brge	.+26     	; 0x3f8 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
     3de:	9c 01       	movw	r18, r24
     3e0:	2f 5f       	subi	r18, 0xFF	; 255
     3e2:	3f 4f       	sbci	r19, 0xFF	; 255
     3e4:	20 93 1c 20 	sts	0x201C, r18	; 0x80201c <transfer+0x4>
     3e8:	30 93 1d 20 	sts	0x201D, r19	; 0x80201d <transfer+0x5>
     3ec:	a8 0f       	add	r26, r24
     3ee:	b9 1f       	adc	r27, r25
     3f0:	11 96       	adiw	r26, 0x01	; 1
     3f2:	8c 91       	ld	r24, X
     3f4:	87 83       	std	Z+7, r24	; 0x07
     3f6:	5e c0       	rjmp	.+188    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

	} else if (transfer.data_count < pkg->length) {
     3f8:	80 91 1e 20 	lds	r24, 0x201E	; 0x80201e <transfer+0x6>
     3fc:	90 91 1f 20 	lds	r25, 0x201F	; 0x80201f <transfer+0x7>
     400:	18 96       	adiw	r26, 0x08	; 8
     402:	2d 91       	ld	r18, X+
     404:	3c 91       	ld	r19, X
     406:	19 97       	sbiw	r26, 0x09	; 9
     408:	82 17       	cp	r24, r18
     40a:	93 07       	cpc	r25, r19
     40c:	c8 f4       	brcc	.+50     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>

		if (transfer.read) {
     40e:	20 91 20 20 	lds	r18, 0x2020	; 0x802020 <transfer+0x8>
     412:	22 23       	and	r18, r18
     414:	21 f0       	breq	.+8      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
     416:	86 81       	ldd	r24, Z+6	; 0x06
     418:	81 60       	ori	r24, 0x01	; 1
     41a:	86 83       	std	Z+6, r24	; 0x06
     41c:	4b c0       	rjmp	.+150    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

		} else {
			const uint8_t * const data = pkg->buffer;
     41e:	16 96       	adiw	r26, 0x06	; 6
     420:	2d 91       	ld	r18, X+
     422:	3c 91       	ld	r19, X
     424:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
     426:	ac 01       	movw	r20, r24
     428:	4f 5f       	subi	r20, 0xFF	; 255
     42a:	5f 4f       	sbci	r21, 0xFF	; 255
     42c:	40 93 1e 20 	sts	0x201E, r20	; 0x80201e <transfer+0x6>
     430:	50 93 1f 20 	sts	0x201F, r21	; 0x80201f <transfer+0x7>
     434:	d9 01       	movw	r26, r18
     436:	a8 0f       	add	r26, r24
     438:	b9 1f       	adc	r27, r25
     43a:	8c 91       	ld	r24, X
     43c:	87 83       	std	Z+7, r24	; 0x07
     43e:	3a c0       	rjmp	.+116    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     440:	83 e0       	ldi	r24, 0x03	; 3
     442:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
     444:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <transfer+0xa>
     448:	35 c0       	rjmp	.+106    	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
     44a:	88 23       	and	r24, r24
     44c:	84 f5       	brge	.+96     	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     44e:	a8 e1       	ldi	r26, 0x18	; 24
     450:	b0 e2       	ldi	r27, 0x20	; 32
     452:	12 96       	adiw	r26, 0x02	; 2
     454:	cd 91       	ld	r28, X+
     456:	dc 91       	ld	r29, X
     458:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
     45a:	16 96       	adiw	r26, 0x06	; 6
     45c:	8d 91       	ld	r24, X+
     45e:	9c 91       	ld	r25, X
     460:	17 97       	sbiw	r26, 0x07	; 7
     462:	28 85       	ldd	r18, Y+8	; 0x08
     464:	39 85       	ldd	r19, Y+9	; 0x09
     466:	82 17       	cp	r24, r18
     468:	93 07       	cpc	r25, r19
     46a:	d8 f4       	brcc	.+54     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>

		uint8_t * const data = pkg->buffer;
     46c:	6e 81       	ldd	r22, Y+6	; 0x06
     46e:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
     470:	9c 01       	movw	r18, r24
     472:	2f 5f       	subi	r18, 0xFF	; 255
     474:	3f 4f       	sbci	r19, 0xFF	; 255
     476:	20 93 1e 20 	sts	0x201E, r18	; 0x80201e <transfer+0x6>
     47a:	30 93 1f 20 	sts	0x201F, r19	; 0x80201f <transfer+0x7>
     47e:	47 81       	ldd	r20, Z+7	; 0x07
     480:	db 01       	movw	r26, r22
     482:	a8 0f       	add	r26, r24
     484:	b9 1f       	adc	r27, r25
     486:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
     488:	88 85       	ldd	r24, Y+8	; 0x08
     48a:	99 85       	ldd	r25, Y+9	; 0x09
     48c:	28 17       	cp	r18, r24
     48e:	39 07       	cpc	r19, r25
     490:	18 f4       	brcc	.+6      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	83 83       	std	Z+3, r24	; 0x03
     496:	0e c0       	rjmp	.+28     	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     498:	87 e0       	ldi	r24, 0x07	; 7
     49a:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
     49c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <transfer+0xa>
     4a0:	09 c0       	rjmp	.+18     	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     4a2:	83 e0       	ldi	r24, 0x03	; 3
     4a4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
     4a6:	89 ef       	ldi	r24, 0xF9	; 249
     4a8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <transfer+0xa>
     4ac:	03 c0       	rjmp	.+6      	; 0x4b4 <__LOCK_REGION_LENGTH__+0xb4>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
     4ae:	8b ef       	ldi	r24, 0xFB	; 251
     4b0:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <transfer+0xa>
	}
}
     4b4:	df 91       	pop	r29
     4b6:	cf 91       	pop	r28
     4b8:	08 95       	ret

000004ba <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
     4ba:	1f 92       	push	r1
     4bc:	0f 92       	push	r0
     4be:	0f b6       	in	r0, 0x3f	; 63
     4c0:	0f 92       	push	r0
     4c2:	11 24       	eor	r1, r1
     4c4:	08 b6       	in	r0, 0x38	; 56
     4c6:	0f 92       	push	r0
     4c8:	18 be       	out	0x38, r1	; 56
     4ca:	09 b6       	in	r0, 0x39	; 57
     4cc:	0f 92       	push	r0
     4ce:	19 be       	out	0x39, r1	; 57
     4d0:	0b b6       	in	r0, 0x3b	; 59
     4d2:	0f 92       	push	r0
     4d4:	1b be       	out	0x3b, r1	; 59
     4d6:	2f 93       	push	r18
     4d8:	3f 93       	push	r19
     4da:	4f 93       	push	r20
     4dc:	5f 93       	push	r21
     4de:	6f 93       	push	r22
     4e0:	7f 93       	push	r23
     4e2:	8f 93       	push	r24
     4e4:	9f 93       	push	r25
     4e6:	af 93       	push	r26
     4e8:	bf 93       	push	r27
     4ea:	ef 93       	push	r30
     4ec:	ff 93       	push	r31
     4ee:	4e df       	rcall	.-356    	; 0x38c <twim_interrupt_handler>
     4f0:	ff 91       	pop	r31
     4f2:	ef 91       	pop	r30
     4f4:	bf 91       	pop	r27
     4f6:	af 91       	pop	r26
     4f8:	9f 91       	pop	r25
     4fa:	8f 91       	pop	r24
     4fc:	7f 91       	pop	r23
     4fe:	6f 91       	pop	r22
     500:	5f 91       	pop	r21
     502:	4f 91       	pop	r20
     504:	3f 91       	pop	r19
     506:	2f 91       	pop	r18
     508:	0f 90       	pop	r0
     50a:	0b be       	out	0x3b, r0	; 59
     50c:	0f 90       	pop	r0
     50e:	09 be       	out	0x39, r0	; 57
     510:	0f 90       	pop	r0
     512:	08 be       	out	0x38, r0	; 56
     514:	0f 90       	pop	r0
     516:	0f be       	out	0x3f, r0	; 63
     518:	0f 90       	pop	r0
     51a:	1f 90       	pop	r1
     51c:	18 95       	reti

0000051e <__vector_76>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
     51e:	1f 92       	push	r1
     520:	0f 92       	push	r0
     522:	0f b6       	in	r0, 0x3f	; 63
     524:	0f 92       	push	r0
     526:	11 24       	eor	r1, r1
     528:	08 b6       	in	r0, 0x38	; 56
     52a:	0f 92       	push	r0
     52c:	18 be       	out	0x38, r1	; 56
     52e:	09 b6       	in	r0, 0x39	; 57
     530:	0f 92       	push	r0
     532:	19 be       	out	0x39, r1	; 57
     534:	0b b6       	in	r0, 0x3b	; 59
     536:	0f 92       	push	r0
     538:	1b be       	out	0x3b, r1	; 59
     53a:	2f 93       	push	r18
     53c:	3f 93       	push	r19
     53e:	4f 93       	push	r20
     540:	5f 93       	push	r21
     542:	6f 93       	push	r22
     544:	7f 93       	push	r23
     546:	8f 93       	push	r24
     548:	9f 93       	push	r25
     54a:	af 93       	push	r26
     54c:	bf 93       	push	r27
     54e:	ef 93       	push	r30
     550:	ff 93       	push	r31
     552:	1c df       	rcall	.-456    	; 0x38c <twim_interrupt_handler>
     554:	ff 91       	pop	r31
     556:	ef 91       	pop	r30
     558:	bf 91       	pop	r27
     55a:	af 91       	pop	r26
     55c:	9f 91       	pop	r25
     55e:	8f 91       	pop	r24
     560:	7f 91       	pop	r23
     562:	6f 91       	pop	r22
     564:	5f 91       	pop	r21
     566:	4f 91       	pop	r20
     568:	3f 91       	pop	r19
     56a:	2f 91       	pop	r18
     56c:	0f 90       	pop	r0
     56e:	0b be       	out	0x3b, r0	; 59
     570:	0f 90       	pop	r0
     572:	09 be       	out	0x39, r0	; 57
     574:	0f 90       	pop	r0
     576:	08 be       	out	0x38, r0	; 56
     578:	0f 90       	pop	r0
     57a:	0f be       	out	0x3f, r0	; 63
     57c:	0f 90       	pop	r0
     57e:	1f 90       	pop	r1
     580:	18 95       	reti

00000582 <__vector_46>:
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
     582:	1f 92       	push	r1
     584:	0f 92       	push	r0
     586:	0f b6       	in	r0, 0x3f	; 63
     588:	0f 92       	push	r0
     58a:	11 24       	eor	r1, r1
     58c:	08 b6       	in	r0, 0x38	; 56
     58e:	0f 92       	push	r0
     590:	18 be       	out	0x38, r1	; 56
     592:	09 b6       	in	r0, 0x39	; 57
     594:	0f 92       	push	r0
     596:	19 be       	out	0x39, r1	; 57
     598:	0b b6       	in	r0, 0x3b	; 59
     59a:	0f 92       	push	r0
     59c:	1b be       	out	0x3b, r1	; 59
     59e:	2f 93       	push	r18
     5a0:	3f 93       	push	r19
     5a2:	4f 93       	push	r20
     5a4:	5f 93       	push	r21
     5a6:	6f 93       	push	r22
     5a8:	7f 93       	push	r23
     5aa:	8f 93       	push	r24
     5ac:	9f 93       	push	r25
     5ae:	af 93       	push	r26
     5b0:	bf 93       	push	r27
     5b2:	ef 93       	push	r30
     5b4:	ff 93       	push	r31
     5b6:	ea de       	rcall	.-556    	; 0x38c <twim_interrupt_handler>
     5b8:	ff 91       	pop	r31
     5ba:	ef 91       	pop	r30
     5bc:	bf 91       	pop	r27
     5be:	af 91       	pop	r26
     5c0:	9f 91       	pop	r25
     5c2:	8f 91       	pop	r24
     5c4:	7f 91       	pop	r23
     5c6:	6f 91       	pop	r22
     5c8:	5f 91       	pop	r21
     5ca:	4f 91       	pop	r20
     5cc:	3f 91       	pop	r19
     5ce:	2f 91       	pop	r18
     5d0:	0f 90       	pop	r0
     5d2:	0b be       	out	0x3b, r0	; 59
     5d4:	0f 90       	pop	r0
     5d6:	09 be       	out	0x39, r0	; 57
     5d8:	0f 90       	pop	r0
     5da:	08 be       	out	0x38, r0	; 56
     5dc:	0f 90       	pop	r0
     5de:	0f be       	out	0x3f, r0	; 63
     5e0:	0f 90       	pop	r0
     5e2:	1f 90       	pop	r1
     5e4:	18 95       	reti

000005e6 <__vector_107>:
#endif
#ifdef TWIF
ISR(TWIF_TWIM_vect) { twim_interrupt_handler(); }
     5e6:	1f 92       	push	r1
     5e8:	0f 92       	push	r0
     5ea:	0f b6       	in	r0, 0x3f	; 63
     5ec:	0f 92       	push	r0
     5ee:	11 24       	eor	r1, r1
     5f0:	08 b6       	in	r0, 0x38	; 56
     5f2:	0f 92       	push	r0
     5f4:	18 be       	out	0x38, r1	; 56
     5f6:	09 b6       	in	r0, 0x39	; 57
     5f8:	0f 92       	push	r0
     5fa:	19 be       	out	0x39, r1	; 57
     5fc:	0b b6       	in	r0, 0x3b	; 59
     5fe:	0f 92       	push	r0
     600:	1b be       	out	0x3b, r1	; 59
     602:	2f 93       	push	r18
     604:	3f 93       	push	r19
     606:	4f 93       	push	r20
     608:	5f 93       	push	r21
     60a:	6f 93       	push	r22
     60c:	7f 93       	push	r23
     60e:	8f 93       	push	r24
     610:	9f 93       	push	r25
     612:	af 93       	push	r26
     614:	bf 93       	push	r27
     616:	ef 93       	push	r30
     618:	ff 93       	push	r31
     61a:	b8 de       	rcall	.-656    	; 0x38c <twim_interrupt_handler>
     61c:	ff 91       	pop	r31
     61e:	ef 91       	pop	r30
     620:	bf 91       	pop	r27
     622:	af 91       	pop	r26
     624:	9f 91       	pop	r25
     626:	8f 91       	pop	r24
     628:	7f 91       	pop	r23
     62a:	6f 91       	pop	r22
     62c:	5f 91       	pop	r21
     62e:	4f 91       	pop	r20
     630:	3f 91       	pop	r19
     632:	2f 91       	pop	r18
     634:	0f 90       	pop	r0
     636:	0b be       	out	0x3b, r0	; 59
     638:	0f 90       	pop	r0
     63a:	09 be       	out	0x39, r0	; 57
     63c:	0f 90       	pop	r0
     63e:	08 be       	out	0x38, r0	; 56
     640:	0f 90       	pop	r0
     642:	0f be       	out	0x3f, r0	; 63
     644:	0f 90       	pop	r0
     646:	1f 90       	pop	r1
     648:	18 95       	reti

0000064a <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
     64a:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
     64c:	db 01       	movw	r26, r22
     64e:	14 96       	adiw	r26, 0x04	; 4
     650:	8c 91       	ld	r24, X
     652:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
     654:	88 eb       	ldi	r24, 0xB8	; 184
     656:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
     65c:	e8 e1       	ldi	r30, 0x18	; 24
     65e:	f0 e2       	ldi	r31, 0x20	; 32
     660:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
     662:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
     664:	e0 ea       	ldi	r30, 0xA0	; 160
     666:	f0 e0       	ldi	r31, 0x00	; 0
     668:	82 81       	ldd	r24, Z+2	; 0x02
     66a:	82 60       	ori	r24, 0x02	; 2
     66c:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
     66e:	78 94       	sei

	return STATUS_OK;
}
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	08 95       	ret

00000674 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	1f 92       	push	r1
     67a:	cd b7       	in	r28, 0x3d	; 61
     67c:	de b7       	in	r29, 0x3e	; 62
     67e:	dc 01       	movw	r26, r24
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
     680:	89 2b       	or	r24, r25
     682:	09 f4       	brne	.+2      	; 0x686 <twi_master_transfer+0x12>
     684:	4b c0       	rjmp	.+150    	; 0x71c <twi_master_transfer+0xa8>
     686:	61 15       	cp	r22, r1
     688:	71 05       	cpc	r23, r1
     68a:	09 f4       	brne	.+2      	; 0x68e <twi_master_transfer+0x1a>
     68c:	49 c0       	rjmp	.+146    	; 0x720 <twi_master_transfer+0xac>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
     68e:	fb 01       	movw	r30, r22
     690:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
     692:	80 91 21 20 	lds	r24, 0x2021	; 0x802021 <transfer+0x9>
     696:	88 23       	and	r24, r24
     698:	19 f0       	breq	.+6      	; 0x6a0 <twi_master_transfer+0x2c>

		if (no_wait) { return ERR_BUSY; }
     69a:	99 23       	and	r25, r25
     69c:	f1 f3       	breq	.-4      	; 0x69a <twi_master_transfer+0x26>
     69e:	42 c0       	rjmp	.+132    	; 0x724 <twi_master_transfer+0xb0>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     6a0:	8f b7       	in	r24, 0x3f	; 63
     6a2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     6a4:	f8 94       	cli
	return flags;
     6a6:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
     6a8:	e8 e1       	ldi	r30, 0x18	; 24
     6aa:	f0 e2       	ldi	r31, 0x20	; 32
     6ac:	91 e0       	ldi	r25, 0x01	; 1
     6ae:	91 87       	std	Z+9, r25	; 0x09
	transfer.status = OPERATION_IN_PROGRESS;
     6b0:	90 e8       	ldi	r25, 0x80	; 128
     6b2:	92 87       	std	Z+10, r25	; 0x0a
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6b4:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
     6b6:	a0 83       	st	Z, r26
     6b8:	b1 83       	std	Z+1, r27	; 0x01
		transfer.pkg         = (twi_package_t *) package;
     6ba:	62 83       	std	Z+2, r22	; 0x02
     6bc:	73 83       	std	Z+3, r23	; 0x03
		transfer.addr_count  = 0;
     6be:	14 82       	std	Z+4, r1	; 0x04
     6c0:	15 82       	std	Z+5, r1	; 0x05
		transfer.data_count  = 0;
     6c2:	16 82       	std	Z+6, r1	; 0x06
     6c4:	17 82       	std	Z+7, r1	; 0x07
		transfer.read        = read;
     6c6:	40 87       	std	Z+8, r20	; 0x08

		uint8_t const chip = (package->chip) << 1;
     6c8:	fb 01       	movw	r30, r22
     6ca:	80 81       	ld	r24, Z
     6cc:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
     6ce:	24 81       	ldd	r18, Z+4	; 0x04
     6d0:	35 81       	ldd	r19, Z+5	; 0x05
     6d2:	23 2b       	or	r18, r19
     6d4:	11 f4       	brne	.+4      	; 0x6da <twi_master_transfer+0x66>
     6d6:	41 11       	cpse	r20, r1
     6d8:	03 c0       	rjmp	.+6      	; 0x6e0 <twi_master_transfer+0x6c>
			transfer.bus->MASTER.ADDR = chip;
     6da:	16 96       	adiw	r26, 0x06	; 6
     6dc:	8c 93       	st	X, r24
     6de:	03 c0       	rjmp	.+6      	; 0x6e6 <twi_master_transfer+0x72>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
     6e0:	81 60       	ori	r24, 0x01	; 1
     6e2:	16 96       	adiw	r26, 0x06	; 6
     6e4:	8c 93       	st	X, r24
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
     6e6:	e8 e1       	ldi	r30, 0x18	; 24
     6e8:	f0 e2       	ldi	r31, 0x20	; 32
     6ea:	82 85       	ldd	r24, Z+10	; 0x0a
     6ec:	80 38       	cpi	r24, 0x80	; 128
     6ee:	e9 f3       	breq	.-6      	; 0x6ea <twi_master_transfer+0x76>

	while (! twim_idle(transfer.bus)) { barrier(); }
     6f0:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <transfer>
     6f4:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <transfer+0x1>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
     6f8:	84 81       	ldd	r24, Z+4	; 0x04
     6fa:	83 70       	andi	r24, 0x03	; 3
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
     6fc:	81 30       	cpi	r24, 0x01	; 1
     6fe:	49 f0       	breq	.+18     	; 0x712 <twi_master_transfer+0x9e>
     700:	a8 e1       	ldi	r26, 0x18	; 24
     702:	b0 e2       	ldi	r27, 0x20	; 32
     704:	ed 91       	ld	r30, X+
     706:	fc 91       	ld	r31, X
     708:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
     70a:	84 81       	ldd	r24, Z+4	; 0x04
     70c:	83 70       	andi	r24, 0x03	; 3
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
     70e:	81 30       	cpi	r24, 0x01	; 1
     710:	c9 f7       	brne	.-14     	; 0x704 <twi_master_transfer+0x90>

	status_code_t const status = transfer.status;
     712:	e8 e1       	ldi	r30, 0x18	; 24
     714:	f0 e2       	ldi	r31, 0x20	; 32
     716:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
     718:	11 86       	std	Z+9, r1	; 0x09
     71a:	05 c0       	rjmp	.+10     	; 0x726 <twi_master_transfer+0xb2>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
     71c:	88 ef       	ldi	r24, 0xF8	; 248
     71e:	03 c0       	rjmp	.+6      	; 0x726 <twi_master_transfer+0xb2>
     720:	88 ef       	ldi	r24, 0xF8	; 248
     722:	01 c0       	rjmp	.+2      	; 0x726 <twi_master_transfer+0xb2>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
     724:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
     726:	0f 90       	pop	r0
     728:	df 91       	pop	r29
     72a:	cf 91       	pop	r28
     72c:	08 95       	ret

0000072e <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     72e:	cf 93       	push	r28
     730:	df 93       	push	r29
     732:	00 d0       	rcall	.+0      	; 0x734 <sysclk_init+0x6>
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     738:	8f ef       	ldi	r24, 0xFF	; 255
     73a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     73e:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     742:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     746:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     74a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     74e:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     752:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     756:	8f b7       	in	r24, 0x3f	; 63
     758:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     75a:	f8 94       	cli
	return flags;
     75c:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     75e:	e0 e5       	ldi	r30, 0x50	; 80
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	80 81       	ld	r24, Z
     764:	82 60       	ori	r24, 0x02	; 2
     766:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     768:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     76a:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     76c:	81 ff       	sbrs	r24, 1
     76e:	fd cf       	rjmp	.-6      	; 0x76a <sysclk_init+0x3c>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     770:	61 e0       	ldi	r22, 0x01	; 1
     772:	80 e4       	ldi	r24, 0x40	; 64
     774:	90 e0       	ldi	r25, 0x00	; 0
     776:	3b d1       	rcall	.+630    	; 0x9ee <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     778:	8f b7       	in	r24, 0x3f	; 63
     77a:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
     77c:	f8 94       	cli
	return flags;
     77e:	9b 81       	ldd	r25, Y+3	; 0x03
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     780:	e0 e5       	ldi	r30, 0x50	; 80
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	80 81       	ld	r24, Z
     786:	8e 7f       	andi	r24, 0xFE	; 254
     788:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     78a:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
     78c:	82 e0       	ldi	r24, 0x02	; 2
     78e:	82 83       	std	Z+2, r24	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     790:	8f b7       	in	r24, 0x3f	; 63
     792:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     794:	f8 94       	cli
	return flags;
     796:	99 81       	ldd	r25, Y+1	; 0x01
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     798:	80 81       	ld	r24, Z
     79a:	88 60       	ori	r24, 0x08	; 8
     79c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     7a0:	81 81       	ldd	r24, Z+1	; 0x01
     7a2:	83 ff       	sbrs	r24, 3
     7a4:	fd cf       	rjmp	.-6      	; 0x7a0 <sysclk_init+0x72>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
     7a6:	8b e0       	ldi	r24, 0x0B	; 11
     7a8:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     7ac:	23 96       	adiw	r28, 0x03	; 3
     7ae:	cd bf       	out	0x3d, r28	; 61
     7b0:	de bf       	out	0x3e, r29	; 62
     7b2:	df 91       	pop	r29
     7b4:	cf 91       	pop	r28
     7b6:	08 95       	ret

000007b8 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     7b8:	cf 93       	push	r28
     7ba:	df 93       	push	r29
     7bc:	1f 92       	push	r1
     7be:	cd b7       	in	r28, 0x3d	; 61
     7c0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7c2:	9f b7       	in	r25, 0x3f	; 63
     7c4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7c6:	f8 94       	cli
	return flags;
     7c8:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     7ca:	e8 2f       	mov	r30, r24
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	e0 59       	subi	r30, 0x90	; 144
     7d0:	ff 4f       	sbci	r31, 0xFF	; 255
     7d2:	60 95       	com	r22
     7d4:	80 81       	ld	r24, Z
     7d6:	68 23       	and	r22, r24
     7d8:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7da:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     7dc:	0f 90       	pop	r0
     7de:	df 91       	pop	r29
     7e0:	cf 91       	pop	r28
     7e2:	08 95       	ret

000007e4 <rtc_get_time>:
 *
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
     7e4:	0f 93       	push	r16
     7e6:	1f 93       	push	r17
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	1f 92       	push	r1
     7ee:	cd b7       	in	r28, 0x3d	; 61
     7f0:	de b7       	in	r29, 0x3e	; 62
     7f2:	e0 e0       	ldi	r30, 0x00	; 0
     7f4:	f4 e0       	ldi	r31, 0x04	; 4
     7f6:	81 81       	ldd	r24, Z+1	; 0x01
     7f8:	80 fd       	sbrc	r24, 0
     7fa:	fd cf       	rjmp	.-6      	; 0x7f6 <rtc_get_time+0x12>
     7fc:	8f b7       	in	r24, 0x3f	; 63
     7fe:	89 83       	std	Y+1, r24	; 0x01
     800:	f8 94       	cli
     802:	29 81       	ldd	r18, Y+1	; 0x01
     804:	40 91 3d 20 	lds	r20, 0x203D	; 0x80203d <rtc_data>
     808:	50 91 3e 20 	lds	r21, 0x203E	; 0x80203e <rtc_data+0x1>
     80c:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     810:	90 91 09 04 	lds	r25, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
     814:	00 97       	sbiw	r24, 0x00	; 0
     816:	31 f4       	brne	.+12     	; 0x824 <rtc_get_time+0x40>
     818:	30 91 03 04 	lds	r19, 0x0403	; 0x800403 <__TEXT_REGION_LENGTH__+0x700403>
     81c:	30 ff       	sbrs	r19, 0
     81e:	02 c0       	rjmp	.+4      	; 0x824 <rtc_get_time+0x40>
     820:	4f 5f       	subi	r20, 0xFF	; 255
     822:	5f 4f       	sbci	r21, 0xFF	; 255
     824:	2f bf       	out	0x3f, r18	; 63
     826:	60 e0       	ldi	r22, 0x00	; 0
     828:	70 e0       	ldi	r23, 0x00	; 0
     82a:	ba 01       	movw	r22, r20
     82c:	55 27       	eor	r21, r21
     82e:	44 27       	eor	r20, r20
     830:	a0 e0       	ldi	r26, 0x00	; 0
     832:	b0 e0       	ldi	r27, 0x00	; 0
     834:	8a 01       	movw	r16, r20
     836:	9b 01       	movw	r18, r22
     838:	08 2b       	or	r16, r24
     83a:	19 2b       	or	r17, r25
     83c:	2a 2b       	or	r18, r26
     83e:	3b 2b       	or	r19, r27
     840:	c9 01       	movw	r24, r18
     842:	b8 01       	movw	r22, r16
     844:	0f 90       	pop	r0
     846:	df 91       	pop	r29
     848:	cf 91       	pop	r28
     84a:	1f 91       	pop	r17
     84c:	0f 91       	pop	r16
     84e:	08 95       	ret

00000850 <rtc_init>:
 *
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
     850:	cf 93       	push	r28
     852:	df 93       	push	r29
     854:	1f 92       	push	r1
     856:	cd b7       	in	r28, 0x3d	; 61
     858:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     85a:	64 e0       	ldi	r22, 0x04	; 4
     85c:	80 e0       	ldi	r24, 0x00	; 0
     85e:	ac df       	rcall	.-168    	; 0x7b8 <sysclk_enable_module>
	RTC.PER = 0xffff;
     860:	e0 e0       	ldi	r30, 0x00	; 0
     862:	f4 e0       	ldi	r31, 0x04	; 4
     864:	8f ef       	ldi	r24, 0xFF	; 255
     866:	9f ef       	ldi	r25, 0xFF	; 255
     868:	82 87       	std	Z+10, r24	; 0x0a
     86a:	93 87       	std	Z+11, r25	; 0x0b
	RTC.CNT = 0;
     86c:	10 86       	std	Z+8, r1	; 0x08
     86e:	11 86       	std	Z+9, r1	; 0x09
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     870:	80 91 3a 20 	lds	r24, 0x203A	; 0x80203a <sleepmgr_locks+0x3>
     874:	8f 3f       	cpi	r24, 0xFF	; 255
     876:	09 f4       	brne	.+2      	; 0x87a <rtc_init+0x2a>
     878:	ff cf       	rjmp	.-2      	; 0x878 <rtc_init+0x28>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     87a:	8f b7       	in	r24, 0x3f	; 63
     87c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     87e:	f8 94       	cli
	return flags;
     880:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     882:	e7 e3       	ldi	r30, 0x37	; 55
     884:	f0 e2       	ldi	r31, 0x20	; 32
     886:	83 81       	ldd	r24, Z+3	; 0x03
     888:	8f 5f       	subi	r24, 0xFF	; 255
     88a:	83 83       	std	Z+3, r24	; 0x03
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     88c:	9f bf       	out	0x3f, r25	; 63
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     88e:	e0 e0       	ldi	r30, 0x00	; 0
     890:	f4 e0       	ldi	r31, 0x04	; 4
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	82 83       	std	Z+2, r24	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     896:	80 83       	st	Z, r24
}
     898:	0f 90       	pop	r0
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	08 95       	ret

000008a0 <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
     8a0:	1f 92       	push	r1
     8a2:	0f 92       	push	r0
     8a4:	0f b6       	in	r0, 0x3f	; 63
     8a6:	0f 92       	push	r0
     8a8:	11 24       	eor	r1, r1
     8aa:	08 b6       	in	r0, 0x38	; 56
     8ac:	0f 92       	push	r0
     8ae:	18 be       	out	0x38, r1	; 56
     8b0:	0b b6       	in	r0, 0x3b	; 59
     8b2:	0f 92       	push	r0
     8b4:	1b be       	out	0x3b, r1	; 59
     8b6:	8f 93       	push	r24
     8b8:	9f 93       	push	r25
     8ba:	ef 93       	push	r30
     8bc:	ff 93       	push	r31
	rtc_data.counter_high++;
     8be:	ed e3       	ldi	r30, 0x3D	; 61
     8c0:	f0 e2       	ldi	r31, 0x20	; 32
     8c2:	80 81       	ld	r24, Z
     8c4:	91 81       	ldd	r25, Z+1	; 0x01
     8c6:	01 96       	adiw	r24, 0x01	; 1
     8c8:	80 83       	st	Z, r24
     8ca:	91 83       	std	Z+1, r25	; 0x01
}
     8cc:	ff 91       	pop	r31
     8ce:	ef 91       	pop	r30
     8d0:	9f 91       	pop	r25
     8d2:	8f 91       	pop	r24
     8d4:	0f 90       	pop	r0
     8d6:	0b be       	out	0x3b, r0	; 59
     8d8:	0f 90       	pop	r0
     8da:	08 be       	out	0x38, r0	; 56
     8dc:	0f 90       	pop	r0
     8de:	0f be       	out	0x3f, r0	; 63
     8e0:	0f 90       	pop	r0
     8e2:	1f 90       	pop	r1
     8e4:	18 95       	reti

000008e6 <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     8e6:	1f 92       	push	r1
     8e8:	0f 92       	push	r0
     8ea:	0f b6       	in	r0, 0x3f	; 63
     8ec:	0f 92       	push	r0
     8ee:	11 24       	eor	r1, r1
     8f0:	08 b6       	in	r0, 0x38	; 56
     8f2:	0f 92       	push	r0
     8f4:	18 be       	out	0x38, r1	; 56
     8f6:	09 b6       	in	r0, 0x39	; 57
     8f8:	0f 92       	push	r0
     8fa:	19 be       	out	0x39, r1	; 57
     8fc:	0b b6       	in	r0, 0x3b	; 59
     8fe:	0f 92       	push	r0
     900:	1b be       	out	0x3b, r1	; 59
     902:	cf 92       	push	r12
     904:	df 92       	push	r13
     906:	ef 92       	push	r14
     908:	ff 92       	push	r15
     90a:	0f 93       	push	r16
     90c:	1f 93       	push	r17
     90e:	2f 93       	push	r18
     910:	3f 93       	push	r19
     912:	4f 93       	push	r20
     914:	5f 93       	push	r21
     916:	6f 93       	push	r22
     918:	7f 93       	push	r23
     91a:	8f 93       	push	r24
     91c:	9f 93       	push	r25
     91e:	af 93       	push	r26
     920:	bf 93       	push	r27
     922:	ef 93       	push	r30
     924:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     926:	ed e3       	ldi	r30, 0x3D	; 61
     928:	f0 e2       	ldi	r31, 0x20	; 32
     92a:	80 81       	ld	r24, Z
     92c:	91 81       	ldd	r25, Z+1	; 0x01
     92e:	22 81       	ldd	r18, Z+2	; 0x02
     930:	33 81       	ldd	r19, Z+3	; 0x03
     932:	82 17       	cp	r24, r18
     934:	93 07       	cpc	r25, r19
     936:	f0 f1       	brcs	.+124    	; 0x9b4 <__vector_11+0xce>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     938:	21 e0       	ldi	r18, 0x01	; 1
     93a:	20 93 02 04 	sts	0x0402, r18	; 0x800402 <__TEXT_REGION_LENGTH__+0x700402>
		if (rtc_data.callback) {
     93e:	e0 91 43 20 	lds	r30, 0x2043	; 0x802043 <rtc_data+0x6>
     942:	f0 91 44 20 	lds	r31, 0x2044	; 0x802044 <rtc_data+0x7>
     946:	30 97       	sbiw	r30, 0x00	; 0
     948:	a9 f1       	breq	.+106    	; 0x9b4 <__vector_11+0xce>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
     94a:	60 91 08 04 	lds	r22, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     94e:	70 91 09 04 	lds	r23, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     952:	a0 e0       	ldi	r26, 0x00	; 0
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	dc 01       	movw	r26, r24
     958:	99 27       	eor	r25, r25
     95a:	88 27       	eor	r24, r24
					| RTC.CNT;
     95c:	ab 01       	movw	r20, r22
     95e:	60 e0       	ldi	r22, 0x00	; 0
     960:	70 e0       	ldi	r23, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     962:	8c 01       	movw	r16, r24
     964:	9d 01       	movw	r18, r26
     966:	04 2b       	or	r16, r20
     968:	15 2b       	or	r17, r21
     96a:	26 2b       	or	r18, r22
     96c:	37 2b       	or	r19, r23
     96e:	c9 01       	movw	r24, r18
     970:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     972:	ad e3       	ldi	r26, 0x3D	; 61
     974:	b0 e2       	ldi	r27, 0x20	; 32
     976:	12 96       	adiw	r26, 0x02	; 2
     978:	0d 91       	ld	r16, X+
     97a:	1c 91       	ld	r17, X
     97c:	13 97       	sbiw	r26, 0x03	; 3
     97e:	20 e0       	ldi	r18, 0x00	; 0
     980:	30 e0       	ldi	r19, 0x00	; 0
     982:	98 01       	movw	r18, r16
     984:	11 27       	eor	r17, r17
     986:	00 27       	eor	r16, r16
					| rtc_data.alarm_low;
     988:	14 96       	adiw	r26, 0x04	; 4
     98a:	cd 90       	ld	r12, X+
     98c:	dc 90       	ld	r13, X
     98e:	15 97       	sbiw	r26, 0x05	; 5
     990:	e1 2c       	mov	r14, r1
     992:	f1 2c       	mov	r15, r1
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     994:	0c 29       	or	r16, r12
     996:	1d 29       	or	r17, r13
     998:	2e 29       	or	r18, r14
     99a:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     99c:	06 17       	cp	r16, r22
     99e:	17 07       	cpc	r17, r23
     9a0:	28 07       	cpc	r18, r24
     9a2:	39 07       	cpc	r19, r25
     9a4:	30 f0       	brcs	.+12     	; 0x9b2 <__vector_11+0xcc>
				count = alarm + 1;
     9a6:	c9 01       	movw	r24, r18
     9a8:	b8 01       	movw	r22, r16
     9aa:	6f 5f       	subi	r22, 0xFF	; 255
     9ac:	7f 4f       	sbci	r23, 0xFF	; 255
     9ae:	8f 4f       	sbci	r24, 0xFF	; 255
     9b0:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
     9b2:	19 95       	eicall
		}
	}
}
     9b4:	ff 91       	pop	r31
     9b6:	ef 91       	pop	r30
     9b8:	bf 91       	pop	r27
     9ba:	af 91       	pop	r26
     9bc:	9f 91       	pop	r25
     9be:	8f 91       	pop	r24
     9c0:	7f 91       	pop	r23
     9c2:	6f 91       	pop	r22
     9c4:	5f 91       	pop	r21
     9c6:	4f 91       	pop	r20
     9c8:	3f 91       	pop	r19
     9ca:	2f 91       	pop	r18
     9cc:	1f 91       	pop	r17
     9ce:	0f 91       	pop	r16
     9d0:	ff 90       	pop	r15
     9d2:	ef 90       	pop	r14
     9d4:	df 90       	pop	r13
     9d6:	cf 90       	pop	r12
     9d8:	0f 90       	pop	r0
     9da:	0b be       	out	0x3b, r0	; 59
     9dc:	0f 90       	pop	r0
     9de:	09 be       	out	0x39, r0	; 57
     9e0:	0f 90       	pop	r0
     9e2:	08 be       	out	0x38, r0	; 56
     9e4:	0f 90       	pop	r0
     9e6:	0f be       	out	0x3f, r0	; 63
     9e8:	0f 90       	pop	r0
     9ea:	1f 90       	pop	r1
     9ec:	18 95       	reti

000009ee <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     9ee:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     9f0:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     9f2:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     9f4:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     9f6:	60 83       	st	Z, r22
	ret                             // Return to caller
     9f8:	08 95       	ret

000009fa <circular_buffer_push>:
 */ 

#include "circular_buffer.h"

inline void circular_buffer_push(circular_buffer_t * cb, uint8_t data){
	cb->buffer[cb->front] = data;
     9fa:	fc 01       	movw	r30, r24
     9fc:	e8 58       	subi	r30, 0x88	; 136
     9fe:	ff 4f       	sbci	r31, 0xFF	; 255
     a00:	20 81       	ld	r18, Z
     a02:	dc 01       	movw	r26, r24
     a04:	a2 0f       	add	r26, r18
     a06:	b1 1d       	adc	r27, r1
     a08:	6c 93       	st	X, r22
	cb->front++;
     a0a:	80 81       	ld	r24, Z
     a0c:	8f 5f       	subi	r24, 0xFF	; 255
     a0e:	80 83       	st	Z, r24
	cb->front =  cb->front % MAX_BUFFER_SIZE;
     a10:	90 81       	ld	r25, Z
     a12:	89 e8       	ldi	r24, 0x89	; 137
     a14:	98 9f       	mul	r25, r24
     a16:	81 2d       	mov	r24, r1
     a18:	11 24       	eor	r1, r1
     a1a:	82 95       	swap	r24
     a1c:	86 95       	lsr	r24
     a1e:	86 95       	lsr	r24
     a20:	83 70       	andi	r24, 0x03	; 3
     a22:	28 e7       	ldi	r18, 0x78	; 120
     a24:	82 9f       	mul	r24, r18
     a26:	90 19       	sub	r25, r0
     a28:	11 24       	eor	r1, r1
     a2a:	90 83       	st	Z, r25
     a2c:	08 95       	ret

00000a2e <circular_buffer_pop>:
}
inline uint8_t circular_buffer_pop(circular_buffer_t * cb){
	uint8_t ret = cb->buffer[cb->back];
     a2e:	fc 01       	movw	r30, r24
     a30:	e7 58       	subi	r30, 0x87	; 135
     a32:	ff 4f       	sbci	r31, 0xFF	; 255
     a34:	20 81       	ld	r18, Z
     a36:	dc 01       	movw	r26, r24
     a38:	a2 0f       	add	r26, r18
     a3a:	b1 1d       	adc	r27, r1
     a3c:	8c 91       	ld	r24, X
	cb->back++;
     a3e:	90 81       	ld	r25, Z
     a40:	9f 5f       	subi	r25, 0xFF	; 255
     a42:	90 83       	st	Z, r25
	cb->back = cb->back % MAX_BUFFER_SIZE;
     a44:	20 81       	ld	r18, Z
     a46:	99 e8       	ldi	r25, 0x89	; 137
     a48:	29 9f       	mul	r18, r25
     a4a:	91 2d       	mov	r25, r1
     a4c:	11 24       	eor	r1, r1
     a4e:	92 95       	swap	r25
     a50:	96 95       	lsr	r25
     a52:	96 95       	lsr	r25
     a54:	93 70       	andi	r25, 0x03	; 3
     a56:	38 e7       	ldi	r19, 0x78	; 120
     a58:	93 9f       	mul	r25, r19
     a5a:	20 19       	sub	r18, r0
     a5c:	11 24       	eor	r1, r1
     a5e:	20 83       	st	Z, r18
	return ret;
}
     a60:	08 95       	ret

00000a62 <circular_buffer_size>:

inline uint8_t circular_buffer_size(circular_buffer_t * cb){
	return abs(cb->front - cb->back);
     a62:	fc 01       	movw	r30, r24
     a64:	e8 58       	subi	r30, 0x88	; 136
     a66:	ff 4f       	sbci	r31, 0xFF	; 255
     a68:	20 81       	ld	r18, Z
     a6a:	31 96       	adiw	r30, 0x01	; 1
     a6c:	80 81       	ld	r24, Z
     a6e:	30 e0       	ldi	r19, 0x00	; 0
     a70:	28 1b       	sub	r18, r24
     a72:	31 09       	sbc	r19, r1
     a74:	c9 01       	movw	r24, r18
     a76:	99 23       	and	r25, r25
     a78:	24 f4       	brge	.+8      	; 0xa82 <circular_buffer_size+0x20>
     a7a:	88 27       	eor	r24, r24
     a7c:	99 27       	eor	r25, r25
     a7e:	82 1b       	sub	r24, r18
     a80:	93 0b       	sbc	r25, r19
}
     a82:	08 95       	ret

00000a84 <__vector_24>:
uint8_t send_idx = 0;
uint8_t send_crc_length = 0;//set equal to maximum value of send_idx
uint16_t send_crc = 0;
uint8_t send_crc_idx = 0;

ISR(SPIC_INT_vect) {
     a84:	1f 92       	push	r1
     a86:	0f 92       	push	r0
     a88:	0f b6       	in	r0, 0x3f	; 63
     a8a:	0f 92       	push	r0
     a8c:	11 24       	eor	r1, r1
     a8e:	08 b6       	in	r0, 0x38	; 56
     a90:	0f 92       	push	r0
     a92:	18 be       	out	0x38, r1	; 56
     a94:	09 b6       	in	r0, 0x39	; 57
     a96:	0f 92       	push	r0
     a98:	19 be       	out	0x39, r1	; 57
     a9a:	0b b6       	in	r0, 0x3b	; 59
     a9c:	0f 92       	push	r0
     a9e:	1b be       	out	0x3b, r1	; 59
     aa0:	2f 93       	push	r18
     aa2:	3f 93       	push	r19
     aa4:	4f 93       	push	r20
     aa6:	5f 93       	push	r21
     aa8:	6f 93       	push	r22
     aaa:	7f 93       	push	r23
     aac:	8f 93       	push	r24
     aae:	9f 93       	push	r25
     ab0:	af 93       	push	r26
     ab2:	bf 93       	push	r27
     ab4:	ef 93       	push	r30
     ab6:	ff 93       	push	r31
	//Add received byte to rx buffer
	circular_buffer_push(&rx_buff, SPIC.DATA);
     ab8:	60 91 c3 08 	lds	r22, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
     abc:	85 e4       	ldi	r24, 0x45	; 69
     abe:	90 e2       	ldi	r25, 0x20	; 32
     ac0:	9c df       	rcall	.-200    	; 0x9fa <circular_buffer_push>
	
	//Send tx byte if there is one to send
	if(circular_buffer_size(&tx_buff)){
     ac2:	84 ec       	ldi	r24, 0xC4	; 196
     ac4:	90 e2       	ldi	r25, 0x20	; 32
     ac6:	cd df       	rcall	.-102    	; 0xa62 <circular_buffer_size>
     ac8:	88 23       	and	r24, r24
     aca:	29 f0       	breq	.+10     	; 0xad6 <__vector_24+0x52>
		SPIC.DATA = circular_buffer_pop(&tx_buff);
     acc:	84 ec       	ldi	r24, 0xC4	; 196
     ace:	90 e2       	ldi	r25, 0x20	; 32
     ad0:	ae df       	rcall	.-164    	; 0xa2e <circular_buffer_pop>
     ad2:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	}
	spi_isr = 1;
     ad6:	81 e0       	ldi	r24, 0x01	; 1
     ad8:	80 93 34 20 	sts	0x2034, r24	; 0x802034 <spi_isr>
}
     adc:	ff 91       	pop	r31
     ade:	ef 91       	pop	r30
     ae0:	bf 91       	pop	r27
     ae2:	af 91       	pop	r26
     ae4:	9f 91       	pop	r25
     ae6:	8f 91       	pop	r24
     ae8:	7f 91       	pop	r23
     aea:	6f 91       	pop	r22
     aec:	5f 91       	pop	r21
     aee:	4f 91       	pop	r20
     af0:	3f 91       	pop	r19
     af2:	2f 91       	pop	r18
     af4:	0f 90       	pop	r0
     af6:	0b be       	out	0x3b, r0	; 59
     af8:	0f 90       	pop	r0
     afa:	09 be       	out	0x39, r0	; 57
     afc:	0f 90       	pop	r0
     afe:	08 be       	out	0x38, r0	; 56
     b00:	0f 90       	pop	r0
     b02:	0f be       	out	0x3f, r0	; 63
     b04:	0f 90       	pop	r0
     b06:	1f 90       	pop	r1
     b08:	18 95       	reti

00000b0a <init_spi_to_bbb>:
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     b0a:	68 e0       	ldi	r22, 0x08	; 8
     b0c:	83 e0       	ldi	r24, 0x03	; 3
     b0e:	54 de       	rcall	.-856    	; 0x7b8 <sysclk_enable_module>

void init_spi_to_bbb(){
	sysclk_enable_peripheral_clock( &SPIC ); 
	PORTC.DIR = 0x40;		// MISO output; MOSI, SCK, SS inputs
     b10:	80 e4       	ldi	r24, 0x40	; 64
     b12:	80 93 40 06 	sts	0x0640, r24	; 0x800640 <__TEXT_REGION_LENGTH__+0x700640>
	SPIC.CTRL = 0x40;		// slave mode, mode 0
     b16:	e0 ec       	ldi	r30, 0xC0	; 192
     b18:	f8 e0       	ldi	r31, 0x08	; 8
     b1a:	80 83       	st	Z, r24
	SPIC.INTCTRL = 0x03;	// enable interrupts
     b1c:	83 e0       	ldi	r24, 0x03	; 3
     b1e:	81 83       	std	Z+1, r24	; 0x01
	PMIC.CTRL = 0x04;       // enable high priority interrupts
     b20:	84 e0       	ldi	r24, 0x04	; 4
     b22:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	memset(&rx_buff, 0, sizeof(circular_buffer_t));
     b26:	8a e7       	ldi	r24, 0x7A	; 122
     b28:	e5 e4       	ldi	r30, 0x45	; 69
     b2a:	f0 e2       	ldi	r31, 0x20	; 32
     b2c:	df 01       	movw	r26, r30
     b2e:	98 2f       	mov	r25, r24
     b30:	1d 92       	st	X+, r1
     b32:	9a 95       	dec	r25
     b34:	e9 f7       	brne	.-6      	; 0xb30 <init_spi_to_bbb+0x26>
	memset(&tx_buff, 0, sizeof(circular_buffer_t));
     b36:	e4 ec       	ldi	r30, 0xC4	; 196
     b38:	f0 e2       	ldi	r31, 0x20	; 32
     b3a:	df 01       	movw	r26, r30
     b3c:	1d 92       	st	X+, r1
     b3e:	8a 95       	dec	r24
     b40:	e9 f7       	brne	.-6      	; 0xb3c <init_spi_to_bbb+0x32>
     b42:	08 95       	ret

00000b44 <handle_spi_to_bbb>:
	
	
}
void handle_spi_to_bbb(){
     b44:	9f 92       	push	r9
     b46:	af 92       	push	r10
     b48:	bf 92       	push	r11
     b4a:	cf 92       	push	r12
     b4c:	df 92       	push	r13
     b4e:	ef 92       	push	r14
     b50:	ff 92       	push	r15
     b52:	0f 93       	push	r16
     b54:	1f 93       	push	r17
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
	//Loop while we have data in the RX buffer to process
	while(circular_buffer_size(&rx_buff)){
		rx_byte = circular_buffer_pop(&rx_buff);
		
		if(rx_byte == SPI_TX_START){
			cmd_idx = CMD_DATA_SIZE;
     b5a:	0f 2e       	mov	r0, r31
     b5c:	f5 e0       	ldi	r31, 0x05	; 5
     b5e:	bf 2e       	mov	r11, r31
     b60:	f0 2d       	mov	r31, r0
			cmd_finished = 0;
			send_idx = 0;
			send_crc_length = 0;
			send_crc = 0;
			send_crc_idx = 0;
			spi_transfer = 1;
     b62:	cc 24       	eor	r12, r12
     b64:	c3 94       	inc	r12
			else if(cmd_data[2] == 2){
				send_data[0] = state;
				send_idx = 1;
			}
			else{*/
				memcpy(send_data,sensor_data,SENSOR_DATA_SIZE);
     b66:	0f 2e       	mov	r0, r31
     b68:	fc e0       	ldi	r31, 0x0C	; 12
     b6a:	af 2e       	mov	r10, r31
     b6c:	f0 2d       	mov	r31, r0
				send_data[SENSOR_DATA_SIZE] = sensor_status;
				send_data[SENSOR_DATA_SIZE+1] = state;
				send_idx = SENSOR_DATA_SIZE+2;
     b6e:	0f 2e       	mov	r0, r31
     b70:	fe e0       	ldi	r31, 0x0E	; 14
     b72:	df 2e       	mov	r13, r31
     b74:	f0 2d       	mov	r31, r0
		}
	
		//If we are receiving command, store it appropriately
		if(cmd_idx > 0){
		
			cmd_data[CMD_DATA_SIZE-cmd_idx] = rx_byte;
     b76:	c5 e0       	ldi	r28, 0x05	; 5
     b78:	d0 e0       	ldi	r29, 0x00	; 0
			cmd_idx--;
			//Finished last storage of incoming data
			if(cmd_idx == 0){
				
				//Check recieved_crc against calculated CRC
				received_crc =	(cmd_data[CMD_DATA_SIZE-1]<<8) | cmd_data[CMD_DATA_SIZE-2];
     b7a:	0f eb       	ldi	r16, 0xBF	; 191
     b7c:	10 e2       	ldi	r17, 0x20	; 32
				calculated_crc = crc_io_checksum(cmd_data, CMD_DATA_SIZE-2, CRC_16BIT);
				//Send appropriate signal if passed/failed
				if(calculated_crc == received_crc){
					SPIC.DATA = SPI_CRC_PASS;
     b7e:	0f 2e       	mov	r0, r31
     b80:	f0 ec       	ldi	r31, 0xC0	; 192
     b82:	ef 2e       	mov	r14, r31
     b84:	f8 e0       	ldi	r31, 0x08	; 8
     b86:	ff 2e       	mov	r15, r31
     b88:	f0 2d       	mov	r31, r0
     b8a:	0f 2e       	mov	r0, r31
     b8c:	fa ea       	ldi	r31, 0xAA	; 170
     b8e:	9f 2e       	mov	r9, r31
     b90:	f0 2d       	mov	r31, r0
	
	
}
void handle_spi_to_bbb(){
	//Loop while we have data in the RX buffer to process
	while(circular_buffer_size(&rx_buff)){
     b92:	9d c0       	rjmp	.+314    	; 0xcce <handle_spi_to_bbb+0x18a>
		rx_byte = circular_buffer_pop(&rx_buff);
     b94:	85 e4       	ldi	r24, 0x45	; 69
     b96:	90 e2       	ldi	r25, 0x20	; 32
     b98:	4a df       	rcall	.-364    	; 0xa2e <circular_buffer_pop>
     b9a:	80 93 2e 20 	sts	0x202E, r24	; 0x80202e <rx_byte>
		
		if(rx_byte == SPI_TX_START){
     b9e:	80 91 2e 20 	lds	r24, 0x202E	; 0x80202e <rx_byte>
     ba2:	8a 3a       	cpi	r24, 0xAA	; 170
     ba4:	81 f4       	brne	.+32     	; 0xbc6 <handle_spi_to_bbb+0x82>
			cmd_idx = CMD_DATA_SIZE;
     ba6:	b0 92 2d 20 	sts	0x202D, r11	; 0x80202d <cmd_idx>
			//Reset all the send variables/tmp storage
			cmd_finished = 0;
     baa:	10 92 28 20 	sts	0x2028, r1	; 0x802028 <cmd_finished>
			send_idx = 0;
     bae:	10 92 27 20 	sts	0x2027, r1	; 0x802027 <send_idx>
			send_crc_length = 0;
     bb2:	10 92 26 20 	sts	0x2026, r1	; 0x802026 <send_crc_length>
			send_crc = 0;
     bb6:	10 92 24 20 	sts	0x2024, r1	; 0x802024 <send_crc>
     bba:	10 92 25 20 	sts	0x2025, r1	; 0x802025 <send_crc+0x1>
			send_crc_idx = 0;
     bbe:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <send_crc_idx>
			spi_transfer = 1;
     bc2:	c0 92 33 20 	sts	0x2033, r12	; 0x802033 <spi_transfer>
		}
	
		//If we are receiving command, store it appropriately
		if(cmd_idx > 0){
     bc6:	80 91 2d 20 	lds	r24, 0x202D	; 0x80202d <cmd_idx>
     bca:	88 23       	and	r24, r24
     bcc:	b1 f1       	breq	.+108    	; 0xc3a <handle_spi_to_bbb+0xf6>
		
			cmd_data[CMD_DATA_SIZE-cmd_idx] = rx_byte;
     bce:	90 91 2e 20 	lds	r25, 0x202E	; 0x80202e <rx_byte>
     bd2:	fe 01       	movw	r30, r28
     bd4:	e8 1b       	sub	r30, r24
     bd6:	f1 09       	sbc	r31, r1
     bd8:	e1 54       	subi	r30, 0x41	; 65
     bda:	ff 4d       	sbci	r31, 0xDF	; 223
     bdc:	90 83       	st	Z, r25
			cmd_idx--;
     bde:	81 50       	subi	r24, 0x01	; 1
     be0:	80 93 2d 20 	sts	0x202D, r24	; 0x80202d <cmd_idx>
			//Finished last storage of incoming data
			if(cmd_idx == 0){
     be4:	81 11       	cpse	r24, r1
     be6:	71 c0       	rjmp	.+226    	; 0xcca <handle_spi_to_bbb+0x186>
				
				//Check recieved_crc against calculated CRC
				received_crc =	(cmd_data[CMD_DATA_SIZE-1]<<8) | cmd_data[CMD_DATA_SIZE-2];
     be8:	f8 01       	movw	r30, r16
     bea:	84 81       	ldd	r24, Z+4	; 0x04
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	98 2f       	mov	r25, r24
     bf0:	88 27       	eor	r24, r24
     bf2:	23 81       	ldd	r18, Z+3	; 0x03
     bf4:	82 2b       	or	r24, r18
     bf6:	80 93 2b 20 	sts	0x202B, r24	; 0x80202b <received_crc>
     bfa:	90 93 2c 20 	sts	0x202C, r25	; 0x80202c <received_crc+0x1>
				calculated_crc = crc_io_checksum(cmd_data, CMD_DATA_SIZE-2, CRC_16BIT);
     bfe:	40 e0       	ldi	r20, 0x00	; 0
     c00:	63 e0       	ldi	r22, 0x03	; 3
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	c8 01       	movw	r24, r16
     c06:	a7 db       	rcall	.-2226   	; 0x356 <crc_io_checksum>
     c08:	60 93 29 20 	sts	0x2029, r22	; 0x802029 <calculated_crc>
     c0c:	70 93 2a 20 	sts	0x202A, r23	; 0x80202a <calculated_crc+0x1>
				//Send appropriate signal if passed/failed
				if(calculated_crc == received_crc){
     c10:	20 91 2b 20 	lds	r18, 0x202B	; 0x80202b <received_crc>
     c14:	30 91 2c 20 	lds	r19, 0x202C	; 0x80202c <received_crc+0x1>
     c18:	26 17       	cp	r18, r22
     c1a:	37 07       	cpc	r19, r23
     c1c:	49 f4       	brne	.+18     	; 0xc30 <handle_spi_to_bbb+0xec>
					SPIC.DATA = SPI_CRC_PASS;
     c1e:	f7 01       	movw	r30, r14
     c20:	93 82       	std	Z+3, r9	; 0x03
					
					circular_buffer_push(&tx_buff,SPI_CRC_PASS);
     c22:	69 2d       	mov	r22, r9
     c24:	84 ec       	ldi	r24, 0xC4	; 196
     c26:	90 e2       	ldi	r25, 0x20	; 32
     c28:	e8 de       	rcall	.-560    	; 0x9fa <circular_buffer_push>
					cmd_finished = 1;
     c2a:	c0 92 28 20 	sts	0x2028, r12	; 0x802028 <cmd_finished>
     c2e:	4d c0       	rjmp	.+154    	; 0xcca <handle_spi_to_bbb+0x186>
				}
				else{
					
					//SPIC.DATA = SPI_CRC_FAIL;
					circular_buffer_push(&tx_buff,SPI_CRC_FAIL);
     c30:	60 ef       	ldi	r22, 0xF0	; 240
     c32:	84 ec       	ldi	r24, 0xC4	; 196
     c34:	90 e2       	ldi	r25, 0x20	; 32
     c36:	e1 de       	rcall	.-574    	; 0x9fa <circular_buffer_push>
     c38:	48 c0       	rjmp	.+144    	; 0xcca <handle_spi_to_bbb+0x186>
				}
			}
		}
		else if(cmd_finished){
     c3a:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <cmd_finished>
     c3e:	88 23       	and	r24, r24
     c40:	09 f4       	brne	.+2      	; 0xc44 <handle_spi_to_bbb+0x100>
     c42:	43 c0       	rjmp	.+134    	; 0xcca <handle_spi_to_bbb+0x186>
			else if(cmd_data[2] == 2){
				send_data[0] = state;
				send_idx = 1;
			}
			else{*/
				memcpy(send_data,sensor_data,SENSOR_DATA_SIZE);
     c44:	e8 e0       	ldi	r30, 0x08	; 8
     c46:	f0 e2       	ldi	r31, 0x20	; 32
     c48:	ae e3       	ldi	r26, 0x3E	; 62
     c4a:	b1 e2       	ldi	r27, 0x21	; 33
     c4c:	8a 2d       	mov	r24, r10
     c4e:	01 90       	ld	r0, Z+
     c50:	0d 92       	st	X+, r0
     c52:	8a 95       	dec	r24
     c54:	e1 f7       	brne	.-8      	; 0xc4e <handle_spi_to_bbb+0x10a>
				send_data[SENSOR_DATA_SIZE] = sensor_status;
     c56:	ee e3       	ldi	r30, 0x3E	; 62
     c58:	f1 e2       	ldi	r31, 0x21	; 33
     c5a:	80 91 35 20 	lds	r24, 0x2035	; 0x802035 <sensor_status>
     c5e:	84 87       	std	Z+12, r24	; 0x0c
				send_data[SENSOR_DATA_SIZE+1] = state;
     c60:	80 91 36 20 	lds	r24, 0x2036	; 0x802036 <state>
     c64:	85 87       	std	Z+13, r24	; 0x0d
				send_idx = SENSOR_DATA_SIZE+2;
     c66:	d0 92 27 20 	sts	0x2027, r13	; 0x802027 <send_idx>
			//}
			send_crc_length = send_idx;
     c6a:	d0 92 26 20 	sts	0x2026, r13	; 0x802026 <send_crc_length>
			cmd_finished = 0;
     c6e:	10 92 28 20 	sts	0x2028, r1	; 0x802028 <cmd_finished>
			
			while(send_idx){
     c72:	25 c0       	rjmp	.+74     	; 0xcbe <handle_spi_to_bbb+0x17a>
				//SPIC.DATA = send_data[send_crc_length-send_idx];
				circular_buffer_push(&tx_buff, send_data[send_crc_length-send_idx]);
     c74:	e0 91 26 20 	lds	r30, 0x2026	; 0x802026 <send_crc_length>
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	e8 1b       	sub	r30, r24
     c7c:	f1 09       	sbc	r31, r1
     c7e:	e2 5c       	subi	r30, 0xC2	; 194
     c80:	fe 4d       	sbci	r31, 0xDE	; 222
     c82:	60 81       	ld	r22, Z
     c84:	84 ec       	ldi	r24, 0xC4	; 196
     c86:	90 e2       	ldi	r25, 0x20	; 32
     c88:	b8 de       	rcall	.-656    	; 0x9fa <circular_buffer_push>
				send_idx--;
     c8a:	80 91 27 20 	lds	r24, 0x2027	; 0x802027 <send_idx>
     c8e:	81 50       	subi	r24, 0x01	; 1
     c90:	80 93 27 20 	sts	0x2027, r24	; 0x802027 <send_idx>
				
				//Calculate CRC
				if(send_idx == 0){
     c94:	81 11       	cpse	r24, r1
     c96:	13 c0       	rjmp	.+38     	; 0xcbe <handle_spi_to_bbb+0x17a>
					send_crc = crc_io_checksum(send_data, send_crc_length, CRC_16BIT);
     c98:	60 91 26 20 	lds	r22, 0x2026	; 0x802026 <send_crc_length>
     c9c:	70 e0       	ldi	r23, 0x00	; 0
     c9e:	40 e0       	ldi	r20, 0x00	; 0
     ca0:	8e e3       	ldi	r24, 0x3E	; 62
     ca2:	91 e2       	ldi	r25, 0x21	; 33
     ca4:	58 db       	rcall	.-2384   	; 0x356 <crc_io_checksum>
     ca6:	60 93 24 20 	sts	0x2024, r22	; 0x802024 <send_crc>
     caa:	70 93 25 20 	sts	0x2025, r23	; 0x802025 <send_crc+0x1>
					circular_buffer_push(&tx_buff, send_crc);
     cae:	84 ec       	ldi	r24, 0xC4	; 196
     cb0:	90 e2       	ldi	r25, 0x20	; 32
     cb2:	a3 de       	rcall	.-698    	; 0x9fa <circular_buffer_push>
					circular_buffer_push(&tx_buff, send_crc>> 8);
     cb4:	60 91 25 20 	lds	r22, 0x2025	; 0x802025 <send_crc+0x1>
     cb8:	84 ec       	ldi	r24, 0xC4	; 196
     cba:	90 e2       	ldi	r25, 0x20	; 32
     cbc:	9e de       	rcall	.-708    	; 0x9fa <circular_buffer_push>
				send_idx = SENSOR_DATA_SIZE+2;
			//}
			send_crc_length = send_idx;
			cmd_finished = 0;
			
			while(send_idx){
     cbe:	80 91 27 20 	lds	r24, 0x2027	; 0x802027 <send_idx>
     cc2:	81 11       	cpse	r24, r1
     cc4:	d7 cf       	rjmp	.-82     	; 0xc74 <handle_spi_to_bbb+0x130>
					circular_buffer_push(&tx_buff, send_crc);
					circular_buffer_push(&tx_buff, send_crc>> 8);
				}
			}
			
			spi_transfer = 0;
     cc6:	10 92 33 20 	sts	0x2033, r1	; 0x802033 <spi_transfer>
		}
		spi_isr = 0;
     cca:	10 92 34 20 	sts	0x2034, r1	; 0x802034 <spi_isr>
	
	
}
void handle_spi_to_bbb(){
	//Loop while we have data in the RX buffer to process
	while(circular_buffer_size(&rx_buff)){
     cce:	85 e4       	ldi	r24, 0x45	; 69
     cd0:	90 e2       	ldi	r25, 0x20	; 32
     cd2:	c7 de       	rcall	.-626    	; 0xa62 <circular_buffer_size>
     cd4:	81 11       	cpse	r24, r1
     cd6:	5e cf       	rjmp	.-324    	; 0xb94 <handle_spi_to_bbb+0x50>
			
			spi_transfer = 0;
		}
		spi_isr = 0;
	}
     cd8:	df 91       	pop	r29
     cda:	cf 91       	pop	r28
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	ef 90       	pop	r14
     ce4:	df 90       	pop	r13
     ce6:	cf 90       	pop	r12
     ce8:	bf 90       	pop	r11
     cea:	af 90       	pop	r10
     cec:	9f 90       	pop	r9
     cee:	08 95       	ret

00000cf0 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	fc 01       	movw	r30, r24
     cf6:	70 96       	adiw	r30, 0x10	; 16
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     cf8:	20 e0       	ldi	r18, 0x00	; 0
     cfa:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     cfc:	c6 2f       	mov	r28, r22
     cfe:	d0 e0       	ldi	r29, 0x00	; 0
     d00:	de 01       	movw	r26, r28
     d02:	02 2e       	mov	r0, r18
     d04:	02 c0       	rjmp	.+4      	; 0xd0a <ioport_configure_port_pin+0x1a>
     d06:	b5 95       	asr	r27
     d08:	a7 95       	ror	r26
     d0a:	0a 94       	dec	r0
     d0c:	e2 f7       	brpl	.-8      	; 0xd06 <ioport_configure_port_pin+0x16>
     d0e:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     d10:	50 83       	st	Z, r21
     d12:	2f 5f       	subi	r18, 0xFF	; 255
     d14:	3f 4f       	sbci	r19, 0xFF	; 255
     d16:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     d18:	28 30       	cpi	r18, 0x08	; 8
     d1a:	31 05       	cpc	r19, r1
     d1c:	89 f7       	brne	.-30     	; 0xd00 <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     d1e:	40 ff       	sbrs	r20, 0
     d20:	0a c0       	rjmp	.+20     	; 0xd36 <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
     d22:	41 ff       	sbrs	r20, 1
     d24:	03 c0       	rjmp	.+6      	; 0xd2c <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     d26:	fc 01       	movw	r30, r24
     d28:	65 83       	std	Z+5, r22	; 0x05
     d2a:	02 c0       	rjmp	.+4      	; 0xd30 <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     d2c:	fc 01       	movw	r30, r24
     d2e:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     d30:	fc 01       	movw	r30, r24
     d32:	61 83       	std	Z+1, r22	; 0x01
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     d36:	fc 01       	movw	r30, r24
     d38:	62 83       	std	Z+2, r22	; 0x02
	}
}
     d3a:	df 91       	pop	r29
     d3c:	cf 91       	pop	r28
     d3e:	08 95       	ret

00000d40 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     d40:	43 e0       	ldi	r20, 0x03	; 3
     d42:	50 e0       	ldi	r21, 0x00	; 0
     d44:	68 e0       	ldi	r22, 0x08	; 8
     d46:	80 ec       	ldi	r24, 0xC0	; 192
     d48:	97 e0       	ldi	r25, 0x07	; 7
     d4a:	d2 df       	rcall	.-92     	; 0xcf0 <ioport_configure_port_pin>
     d4c:	40 e0       	ldi	r20, 0x00	; 0
     d4e:	58 e1       	ldi	r21, 0x18	; 24
     d50:	64 e0       	ldi	r22, 0x04	; 4
     d52:	80 ec       	ldi	r24, 0xC0	; 192
     d54:	97 e0       	ldi	r25, 0x07	; 7
     d56:	cc cf       	rjmp	.-104    	; 0xcf0 <ioport_configure_port_pin>
     d58:	08 95       	ret

00000d5a <init_i2c>:



uint8_t init_i2c(void);
uint8_t init_i2c(void)
{
     d5a:	4f 92       	push	r4
     d5c:	5f 92       	push	r5
     d5e:	6f 92       	push	r6
     d60:	7f 92       	push	r7
     d62:	8f 92       	push	r8
     d64:	9f 92       	push	r9
     d66:	af 92       	push	r10
     d68:	bf 92       	push	r11
     d6a:	cf 92       	push	r12
     d6c:	df 92       	push	r13
     d6e:	ef 92       	push	r14
     d70:	ff 92       	push	r15
     d72:	0f 93       	push	r16
     d74:	1f 93       	push	r17
     d76:	cf 93       	push	r28
     d78:	df 93       	push	r29
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	c2 55       	subi	r28, 0x52	; 82
     d80:	d1 09       	sbc	r29, r1
     d82:	cd bf       	out	0x3d, r28	; 61
     d84:	de bf       	out	0x3e, r29	; 62
	twi_master_options_t opt48 = {
     d86:	0f 2e       	mov	r0, r31
     d88:	f9 e0       	ldi	r31, 0x09	; 9
     d8a:	7f 2e       	mov	r7, r31
     d8c:	f0 2d       	mov	r31, r0
     d8e:	8e 01       	movw	r16, r28
     d90:	0f 5f       	subi	r16, 0xFF	; 255
     d92:	1f 4f       	sbci	r17, 0xFF	; 255
     d94:	d8 01       	movw	r26, r16
     d96:	e7 2d       	mov	r30, r7
     d98:	1d 92       	st	X+, r1
     d9a:	ea 95       	dec	r30
     d9c:	e9 f7       	brne	.-6      	; 0xd98 <init_i2c+0x3e>
     d9e:	0f 2e       	mov	r0, r31
     da0:	f0 ea       	ldi	r31, 0xA0	; 160
     da2:	8f 2e       	mov	r8, r31
     da4:	f6 e8       	ldi	r31, 0x86	; 134
     da6:	9f 2e       	mov	r9, r31
     da8:	aa 24       	eor	r10, r10
     daa:	a3 94       	inc	r10
     dac:	b1 2c       	mov	r11, r1
     dae:	f0 2d       	mov	r31, r0
     db0:	89 82       	std	Y+1, r8	; 0x01
     db2:	9a 82       	std	Y+2, r9	; 0x02
     db4:	ab 82       	std	Y+3, r10	; 0x03
     db6:	bc 82       	std	Y+4, r11	; 0x04
     db8:	0f 2e       	mov	r0, r31
     dba:	f8 e4       	ldi	r31, 0x48	; 72
     dbc:	6f 2e       	mov	r6, r31
     dbe:	f0 2d       	mov	r31, r0
     dc0:	69 86       	std	Y+9, r6	; 0x09
typedef TWI_t *twi_master_t;
typedef twi_options_t twi_master_options_t;

static inline int twi_master_setup(twi_master_t twi, twi_master_options_t *opt)
{
	opt->speed_reg = TWI_BAUD(sysclk_get_cpu_hz(),opt->speed);
     dc2:	0f 2e       	mov	r0, r31
     dc4:	fb e9       	ldi	r31, 0x9B	; 155
     dc6:	cf 2e       	mov	r12, r31
     dc8:	d1 2c       	mov	r13, r1
     dca:	e1 2c       	mov	r14, r1
     dcc:	f1 2c       	mov	r15, r1
     dce:	f0 2d       	mov	r31, r0
     dd0:	cd 82       	std	Y+5, r12	; 0x05
     dd2:	de 82       	std	Y+6, r13	; 0x06
     dd4:	ef 82       	std	Y+7, r14	; 0x07
     dd6:	f8 86       	std	Y+8, r15	; 0x08
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
     dd8:	60 e4       	ldi	r22, 0x40	; 64
     dda:	86 e0       	ldi	r24, 0x06	; 6
     ddc:	ed dc       	rcall	.-1574   	; 0x7b8 <sysclk_enable_module>

	sysclk_enable_peripheral_clock(twi);

	return twi_master_init(twi,opt);
     dde:	b8 01       	movw	r22, r16
     de0:	80 eb       	ldi	r24, 0xB0	; 176
     de2:	94 e0       	ldi	r25, 0x04	; 4
     de4:	32 dc       	rcall	.-1948   	; 0x64a <twi_master_init>
		.speed = 100000,
		.chip = 0x48
	};
	twi_master_setup(&TWIF, &opt48);
	
	twi_master_options_t opt49 = {
     de6:	07 5f       	subi	r16, 0xF7	; 247
     de8:	1f 4f       	sbci	r17, 0xFF	; 255
     dea:	d8 01       	movw	r26, r16
     dec:	e7 2d       	mov	r30, r7
     dee:	1d 92       	st	X+, r1
     df0:	ea 95       	dec	r30
     df2:	e9 f7       	brne	.-6      	; 0xdee <init_i2c+0x94>
     df4:	8a 86       	std	Y+10, r8	; 0x0a
     df6:	9b 86       	std	Y+11, r9	; 0x0b
     df8:	ac 86       	std	Y+12, r10	; 0x0c
     dfa:	bd 86       	std	Y+13, r11	; 0x0d
     dfc:	0f 2e       	mov	r0, r31
     dfe:	f9 e4       	ldi	r31, 0x49	; 73
     e00:	5f 2e       	mov	r5, r31
     e02:	f0 2d       	mov	r31, r0
     e04:	5a 8a       	std	Y+18, r5	; 0x12
typedef TWI_t *twi_master_t;
typedef twi_options_t twi_master_options_t;

static inline int twi_master_setup(twi_master_t twi, twi_master_options_t *opt)
{
	opt->speed_reg = TWI_BAUD(sysclk_get_cpu_hz(),opt->speed);
     e06:	ce 86       	std	Y+14, r12	; 0x0e
     e08:	df 86       	std	Y+15, r13	; 0x0f
     e0a:	e8 8a       	std	Y+16, r14	; 0x10
     e0c:	f9 8a       	std	Y+17, r15	; 0x11
     e0e:	60 e4       	ldi	r22, 0x40	; 64
     e10:	86 e0       	ldi	r24, 0x06	; 6
     e12:	d2 dc       	rcall	.-1628   	; 0x7b8 <sysclk_enable_module>

	sysclk_enable_peripheral_clock(twi);

	return twi_master_init(twi,opt);
     e14:	b8 01       	movw	r22, r16
     e16:	80 eb       	ldi	r24, 0xB0	; 176
     e18:	94 e0       	ldi	r25, 0x04	; 4
     e1a:	17 dc       	rcall	.-2002   	; 0x64a <twi_master_init>
		.speed = 100000,
		.chip = 0x49
	};
	twi_master_setup(&TWIF, &opt49);
	
	twi_master_options_t opt4A = {
     e1c:	07 5f       	subi	r16, 0xF7	; 247
     e1e:	1f 4f       	sbci	r17, 0xFF	; 255
     e20:	d8 01       	movw	r26, r16
     e22:	e7 2d       	mov	r30, r7
     e24:	1d 92       	st	X+, r1
     e26:	ea 95       	dec	r30
     e28:	e9 f7       	brne	.-6      	; 0xe24 <init_i2c+0xca>
     e2a:	8b 8a       	std	Y+19, r8	; 0x13
     e2c:	9c 8a       	std	Y+20, r9	; 0x14
     e2e:	ad 8a       	std	Y+21, r10	; 0x15
     e30:	be 8a       	std	Y+22, r11	; 0x16
     e32:	0f 2e       	mov	r0, r31
     e34:	fa e4       	ldi	r31, 0x4A	; 74
     e36:	4f 2e       	mov	r4, r31
     e38:	f0 2d       	mov	r31, r0
     e3a:	4b 8e       	std	Y+27, r4	; 0x1b
typedef TWI_t *twi_master_t;
typedef twi_options_t twi_master_options_t;

static inline int twi_master_setup(twi_master_t twi, twi_master_options_t *opt)
{
	opt->speed_reg = TWI_BAUD(sysclk_get_cpu_hz(),opt->speed);
     e3c:	cf 8a       	std	Y+23, r12	; 0x17
     e3e:	d8 8e       	std	Y+24, r13	; 0x18
     e40:	e9 8e       	std	Y+25, r14	; 0x19
     e42:	fa 8e       	std	Y+26, r15	; 0x1a
     e44:	60 e4       	ldi	r22, 0x40	; 64
     e46:	86 e0       	ldi	r24, 0x06	; 6
     e48:	b7 dc       	rcall	.-1682   	; 0x7b8 <sysclk_enable_module>

	sysclk_enable_peripheral_clock(twi);

	return twi_master_init(twi,opt);
     e4a:	b8 01       	movw	r22, r16
     e4c:	80 eb       	ldi	r24, 0xB0	; 176
     e4e:	94 e0       	ldi	r25, 0x04	; 4
     e50:	fc db       	rcall	.-2056   	; 0x64a <twi_master_init>
		.speed = 100000,
		.chip = 0x4A
	};
	twi_master_setup(&TWIF, &opt4A);
	
	twi_master_options_t opt4B = {
     e52:	07 5f       	subi	r16, 0xF7	; 247
     e54:	1f 4f       	sbci	r17, 0xFF	; 255
     e56:	d8 01       	movw	r26, r16
     e58:	1d 92       	st	X+, r1
     e5a:	7a 94       	dec	r7
     e5c:	e9 f7       	brne	.-6      	; 0xe58 <init_i2c+0xfe>
     e5e:	8c 8e       	std	Y+28, r8	; 0x1c
     e60:	9d 8e       	std	Y+29, r9	; 0x1d
     e62:	ae 8e       	std	Y+30, r10	; 0x1e
     e64:	bf 8e       	std	Y+31, r11	; 0x1f
     e66:	0f 2e       	mov	r0, r31
     e68:	fb e4       	ldi	r31, 0x4B	; 75
     e6a:	bf 2e       	mov	r11, r31
     e6c:	f0 2d       	mov	r31, r0
     e6e:	bc a2       	std	Y+36, r11	; 0x24
typedef TWI_t *twi_master_t;
typedef twi_options_t twi_master_options_t;

static inline int twi_master_setup(twi_master_t twi, twi_master_options_t *opt)
{
	opt->speed_reg = TWI_BAUD(sysclk_get_cpu_hz(),opt->speed);
     e70:	c8 a2       	std	Y+32, r12	; 0x20
     e72:	d9 a2       	std	Y+33, r13	; 0x21
     e74:	ea a2       	std	Y+34, r14	; 0x22
     e76:	fb a2       	std	Y+35, r15	; 0x23
     e78:	60 e4       	ldi	r22, 0x40	; 64
     e7a:	86 e0       	ldi	r24, 0x06	; 6
     e7c:	9d dc       	rcall	.-1734   	; 0x7b8 <sysclk_enable_module>

	sysclk_enable_peripheral_clock(twi);

	return twi_master_init(twi,opt);
     e7e:	b8 01       	movw	r22, r16
     e80:	80 eb       	ldi	r24, 0xB0	; 176
     e82:	94 e0       	ldi	r25, 0x04	; 4
     e84:	e2 db       	rcall	.-2108   	; 0x64a <twi_master_init>
	 * 4: Comparater mode. 0=default
	 * 3: Comparater polarity. 0=default
	 * 2: Comparater Latch. 0=Nonlatching comparater
	 * 1: Comparater queue and disable. 00=Assert after one conversion
	 **/
	const uint8_t adc_setup_bytes[] = {0x42, 0xe3};
     e86:	82 e4       	ldi	r24, 0x42	; 66
     e88:	8d a3       	std	Y+37, r24	; 0x25
     e8a:	83 ee       	ldi	r24, 0xE3	; 227
     e8c:	8e a3       	std	Y+38, r24	; 0x26
	twi_package_t adc_setup_48;
	memset(&adc_setup_48,0,sizeof(twi_package_t));
     e8e:	05 5f       	subi	r16, 0xF5	; 245
     e90:	1f 4f       	sbci	r17, 0xFF	; 255
     e92:	0f 2e       	mov	r0, r31
     e94:	fb e0       	ldi	r31, 0x0B	; 11
     e96:	ff 2e       	mov	r15, r31
     e98:	f0 2d       	mov	r31, r0
     e9a:	f8 01       	movw	r30, r16
     e9c:	6f 2d       	mov	r22, r15
     e9e:	11 92       	st	Z+, r1
     ea0:	6a 95       	dec	r22
     ea2:	e9 f7       	brne	.-6      	; 0xe9e <init_i2c+0x144>
	adc_setup_48.addr[0]		= 0x01;
     ea4:	71 e0       	ldi	r23, 0x01	; 1
     ea6:	78 a7       	std	Y+40, r23	; 0x28
	adc_setup_48.addr_length	= sizeof(uint8_t);
     ea8:	41 e0       	ldi	r20, 0x01	; 1
     eaa:	50 e0       	ldi	r21, 0x00	; 0
     eac:	4b a7       	std	Y+43, r20	; 0x2b
     eae:	5c a7       	std	Y+44, r21	; 0x2c
	adc_setup_48.chip			= 0x48;
     eb0:	6f a2       	std	Y+39, r6	; 0x27
	adc_setup_48.buffer			= (void *)adc_setup_bytes;
     eb2:	9e 01       	movw	r18, r28
     eb4:	2b 5d       	subi	r18, 0xDB	; 219
     eb6:	3f 4f       	sbci	r19, 0xFF	; 255
     eb8:	2d a7       	std	Y+45, r18	; 0x2d
     eba:	3e a7       	std	Y+46, r19	; 0x2e
	adc_setup_48.length			= sizeof(adc_setup_bytes);
     ebc:	82 e0       	ldi	r24, 0x02	; 2
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	8f a7       	std	Y+47, r24	; 0x2f
     ec2:	98 ab       	std	Y+48, r25	; 0x30
	
	twi_package_t adc_setup_49;
	memset(&adc_setup_49,0,sizeof(twi_package_t));
     ec4:	de 01       	movw	r26, r28
     ec6:	d2 96       	adiw	r26, 0x32	; 50
     ec8:	fd 01       	movw	r30, r26
     eca:	6f 2d       	mov	r22, r15
     ecc:	11 92       	st	Z+, r1
     ece:	6a 95       	dec	r22
     ed0:	e9 f7       	brne	.-6      	; 0xecc <init_i2c+0x172>
	adc_setup_49.addr[0]		= 0x01;
     ed2:	7b ab       	std	Y+51, r23	; 0x33
	adc_setup_49.addr_length	= sizeof(uint8_t);
     ed4:	4e ab       	std	Y+54, r20	; 0x36
     ed6:	5f ab       	std	Y+55, r21	; 0x37
	adc_setup_49.chip			= 0x49;
     ed8:	5a aa       	std	Y+50, r5	; 0x32
	adc_setup_49.buffer			= (void *)adc_setup_bytes;
     eda:	28 af       	std	Y+56, r18	; 0x38
     edc:	39 af       	std	Y+57, r19	; 0x39
	adc_setup_49.length			= sizeof(adc_setup_bytes);
     ede:	8a af       	std	Y+58, r24	; 0x3a
     ee0:	9b af       	std	Y+59, r25	; 0x3b
	
	twi_package_t adc_setup_4A;
	memset(&adc_setup_4A,0,sizeof(twi_package_t));
     ee2:	1b 96       	adiw	r26, 0x0b	; 11
     ee4:	fd 01       	movw	r30, r26
     ee6:	6f 2d       	mov	r22, r15
     ee8:	11 92       	st	Z+, r1
     eea:	6a 95       	dec	r22
     eec:	e9 f7       	brne	.-6      	; 0xee8 <init_i2c+0x18e>
	adc_setup_4A.addr[0]		= 0x01;
     eee:	7e af       	std	Y+62, r23	; 0x3e
	adc_setup_4A.addr_length	= sizeof(uint8_t);
     ef0:	23 96       	adiw	r28, 0x03	; 3
     ef2:	4e af       	std	Y+62, r20	; 0x3e
     ef4:	5f af       	std	Y+63, r21	; 0x3f
     ef6:	23 97       	sbiw	r28, 0x03	; 3
	adc_setup_4A.chip			= 0x4A;
     ef8:	4d ae       	std	Y+61, r4	; 0x3d
	adc_setup_4A.buffer			= (void *)adc_setup_bytes;
     efa:	25 96       	adiw	r28, 0x05	; 5
     efc:	2e af       	std	Y+62, r18	; 0x3e
     efe:	3f af       	std	Y+63, r19	; 0x3f
     f00:	25 97       	sbiw	r28, 0x05	; 5
	adc_setup_4A.length			= sizeof(adc_setup_bytes);
     f02:	27 96       	adiw	r28, 0x07	; 7
     f04:	8e af       	std	Y+62, r24	; 0x3e
     f06:	9f af       	std	Y+63, r25	; 0x3f
     f08:	27 97       	sbiw	r28, 0x07	; 7
	
	twi_package_t adc_setup_4B;
	memset(&adc_setup_4B,0,sizeof(twi_package_t));
     f0a:	fe 01       	movw	r30, r28
     f0c:	e8 5b       	subi	r30, 0xB8	; 184
     f0e:	ff 4f       	sbci	r31, 0xFF	; 255
     f10:	df 01       	movw	r26, r30
     f12:	1d 92       	st	X+, r1
     f14:	fa 94       	dec	r15
     f16:	e9 f7       	brne	.-6      	; 0xf12 <init_i2c+0x1b8>
	adc_setup_4B.addr[0]		= 0x01;
     f18:	71 83       	std	Z+1, r23	; 0x01
	adc_setup_4B.addr_length	= sizeof(uint8_t);
     f1a:	44 83       	std	Z+4, r20	; 0x04
     f1c:	55 83       	std	Z+5, r21	; 0x05
	adc_setup_4B.chip			= 0x4B;
     f1e:	b0 82       	st	Z, r11
	adc_setup_4B.buffer			= (void *)adc_setup_bytes;
     f20:	26 83       	std	Z+6, r18	; 0x06
     f22:	37 83       	std	Z+7, r19	; 0x07
	adc_setup_4B.length			= sizeof(adc_setup_bytes);
     f24:	80 87       	std	Z+8, r24	; 0x08
     f26:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
     f28:	40 e0       	ldi	r20, 0x00	; 0
     f2a:	b8 01       	movw	r22, r16
     f2c:	80 eb       	ldi	r24, 0xB0	; 176
     f2e:	94 e0       	ldi	r25, 0x04	; 4
     f30:	a1 db       	rcall	.-2238   	; 0x674 <twi_master_transfer>
	
	uint8_t error = 0;
	if(twi_master_write(&TWIF, &adc_setup_48) != TWI_SUCCESS)
     f32:	11 e0       	ldi	r17, 0x01	; 1
     f34:	81 11       	cpse	r24, r1
     f36:	01 c0       	rjmp	.+2      	; 0xf3a <init_i2c+0x1e0>
     f38:	10 e0       	ldi	r17, 0x00	; 0
     f3a:	40 e0       	ldi	r20, 0x00	; 0
     f3c:	be 01       	movw	r22, r28
     f3e:	6e 5c       	subi	r22, 0xCE	; 206
     f40:	7f 4f       	sbci	r23, 0xFF	; 255
     f42:	80 eb       	ldi	r24, 0xB0	; 176
     f44:	94 e0       	ldi	r25, 0x04	; 4
     f46:	96 db       	rcall	.-2260   	; 0x674 <twi_master_transfer>
		error |= 1;
	if(twi_master_write(&TWIF, &adc_setup_49) != TWI_SUCCESS)
     f48:	81 11       	cpse	r24, r1
		error |= 2;
     f4a:	12 60       	ori	r17, 0x02	; 2
     f4c:	40 e0       	ldi	r20, 0x00	; 0
     f4e:	be 01       	movw	r22, r28
     f50:	63 5c       	subi	r22, 0xC3	; 195
     f52:	7f 4f       	sbci	r23, 0xFF	; 255
     f54:	80 eb       	ldi	r24, 0xB0	; 176
     f56:	94 e0       	ldi	r25, 0x04	; 4
     f58:	8d db       	rcall	.-2278   	; 0x674 <twi_master_transfer>
	if(twi_master_write(&TWIF, &adc_setup_4A) != TWI_SUCCESS)
     f5a:	81 11       	cpse	r24, r1
		error |= 4;
     f5c:	14 60       	ori	r17, 0x04	; 4
     f5e:	40 e0       	ldi	r20, 0x00	; 0
     f60:	be 01       	movw	r22, r28
     f62:	68 5b       	subi	r22, 0xB8	; 184
     f64:	7f 4f       	sbci	r23, 0xFF	; 255
     f66:	80 eb       	ldi	r24, 0xB0	; 176
     f68:	94 e0       	ldi	r25, 0x04	; 4
     f6a:	84 db       	rcall	.-2296   	; 0x674 <twi_master_transfer>
	if(twi_master_write(&TWIF, &adc_setup_4B) != TWI_SUCCESS)
     f6c:	81 11       	cpse	r24, r1
		error |= 8;
     f6e:	18 60       	ori	r17, 0x08	; 8
	
	return error;
}
     f70:	81 2f       	mov	r24, r17
     f72:	ce 5a       	subi	r28, 0xAE	; 174
     f74:	df 4f       	sbci	r29, 0xFF	; 255
     f76:	cd bf       	out	0x3d, r28	; 61
     f78:	de bf       	out	0x3e, r29	; 62
     f7a:	df 91       	pop	r29
     f7c:	cf 91       	pop	r28
     f7e:	1f 91       	pop	r17
     f80:	0f 91       	pop	r16
     f82:	ff 90       	pop	r15
     f84:	ef 90       	pop	r14
     f86:	df 90       	pop	r13
     f88:	cf 90       	pop	r12
     f8a:	bf 90       	pop	r11
     f8c:	af 90       	pop	r10
     f8e:	9f 90       	pop	r9
     f90:	8f 90       	pop	r8
     f92:	7f 90       	pop	r7
     f94:	6f 90       	pop	r6
     f96:	5f 90       	pop	r5
     f98:	4f 90       	pop	r4
     f9a:	08 95       	ret

00000f9c <main>:


int main (void)
{
     f9c:	cf 93       	push	r28
     f9e:	df 93       	push	r29
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	2d 97       	sbiw	r28, 0x0d	; 13
     fa6:	cd bf       	out	0x3d, r28	; 61
     fa8:	de bf       	out	0x3e, r29	; 62
	board_init();	//Init board
     faa:	ca de       	rcall	.-620    	; 0xd40 <board_init>
	sysclk_init();
     fac:	c0 db       	rcall	.-2176   	; 0x72e <sysclk_init>
	rtc_init();	
     fae:	50 dc       	rcall	.-1888   	; 0x850 <rtc_init>
	init_spi_to_bbb();	//Setup SPI on Port C
     fb0:	ac dd       	rcall	.-1192   	; 0xb0a <init_spi_to_bbb>
	sensor_status = init_i2c();
     fb2:	d3 de       	rcall	.-602    	; 0xd5a <init_i2c>
     fb4:	80 93 35 20 	sts	0x2035, r24	; 0x802035 <sensor_status>
	sei();            // enable global interrupts
     fb8:	78 94       	sei
	
	state = 1;
     fba:	81 e0       	ldi	r24, 0x01	; 1
     fbc:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <state>
		
		if(spi_transfer == 0){//Do anything that is not SPI related
			
			uint8_t recieved_data[2];	
			twi_package_t packet_read;
			memset(&packet_read, 0, sizeof(twi_package_t));
     fc0:	0f 2e       	mov	r0, r31
     fc2:	fb e0       	ldi	r31, 0x0B	; 11
     fc4:	6f 2e       	mov	r6, r31
     fc6:	f0 2d       	mov	r31, r0
     fc8:	8e 01       	movw	r16, r28
     fca:	0f 5f       	subi	r16, 0xFF	; 255
     fcc:	1f 4f       	sbci	r17, 0xFF	; 255
			packet_read.addr[0]			= 0x00;
			packet_read.addr_length		= sizeof(uint8_t);
     fce:	88 24       	eor	r8, r8
     fd0:	83 94       	inc	r8
     fd2:	91 2c       	mov	r9, r1
			packet_read.chip			= 0x48;
     fd4:	0f 2e       	mov	r0, r31
     fd6:	f8 e4       	ldi	r31, 0x48	; 72
     fd8:	7f 2e       	mov	r7, r31
     fda:	f0 2d       	mov	r31, r0
			packet_read.buffer			= recieved_data;
     fdc:	5e 01       	movw	r10, r28
     fde:	8c e0       	ldi	r24, 0x0C	; 12
     fe0:	a8 0e       	add	r10, r24
     fe2:	b1 1c       	adc	r11, r1
			packet_read.length			= 2;
     fe4:	68 94       	set
     fe6:	cc 24       	eor	r12, r12
     fe8:	c1 f8       	bld	r12, 1
     fea:	d1 2c       	mov	r13, r1
			
			time1= rtc_get_time();
			
			if(twi_master_read(&TWIF, &packet_read) == TWI_SUCCESS){
				sensor_data[0] = recieved_data[1];
     fec:	0f 2e       	mov	r0, r31
     fee:	f8 e0       	ldi	r31, 0x08	; 8
     ff0:	ef 2e       	mov	r14, r31
     ff2:	f0 e2       	ldi	r31, 0x20	; 32
     ff4:	ff 2e       	mov	r15, r31
     ff6:	f0 2d       	mov	r31, r0
				sensor_data[1] = recieved_data[0];
			}
			if(spi_isr) continue;
			
			
			packet_read.chip = 0x49;
     ff8:	0f 2e       	mov	r0, r31
     ffa:	f9 e4       	ldi	r31, 0x49	; 73
     ffc:	5f 2e       	mov	r5, r31
     ffe:	f0 2d       	mov	r31, r0
				sensor_data[2] = recieved_data[1];
				sensor_data[3] = recieved_data[0];
			}
			if(spi_isr) continue;
			
			packet_read.chip = 0x4A;
    1000:	0f 2e       	mov	r0, r31
    1002:	fa e4       	ldi	r31, 0x4A	; 74
    1004:	4f 2e       	mov	r4, r31
    1006:	f0 2d       	mov	r31, r0
				sensor_data[4] = recieved_data[1];
				sensor_data[5] = recieved_data[0];
			}
			if(spi_isr) continue;
			
			packet_read.chip = 0x4B;
    1008:	0f 2e       	mov	r0, r31
    100a:	fb e4       	ldi	r31, 0x4B	; 75
    100c:	3f 2e       	mov	r3, r31
    100e:	f0 2d       	mov	r31, r0
		//SPIC handler
		//When this is true, it means we have just received a byte
		//So, we need to pipeline the next byte to be sent out.
		//Also, the most recently sent byte is in the rx_byte
		//_delay_ms(200);
		handle_spi_to_bbb();
    1010:	99 dd       	rcall	.-1230   	; 0xb44 <handle_spi_to_bbb>
		
		if(spi_transfer == 0){//Do anything that is not SPI related
    1012:	80 91 33 20 	lds	r24, 0x2033	; 0x802033 <spi_transfer>
    1016:	81 11       	cpse	r24, r1
    1018:	fb cf       	rjmp	.-10     	; 0x1010 <main+0x74>
			
			uint8_t recieved_data[2];	
			twi_package_t packet_read;
			memset(&packet_read, 0, sizeof(twi_package_t));
    101a:	f8 01       	movw	r30, r16
    101c:	86 2d       	mov	r24, r6
    101e:	11 92       	st	Z+, r1
    1020:	8a 95       	dec	r24
    1022:	e9 f7       	brne	.-6      	; 0x101e <main+0x82>
			packet_read.addr[0]			= 0x00;
			packet_read.addr_length		= sizeof(uint8_t);
    1024:	8d 82       	std	Y+5, r8	; 0x05
    1026:	9e 82       	std	Y+6, r9	; 0x06
			packet_read.chip			= 0x48;
    1028:	79 82       	std	Y+1, r7	; 0x01
			packet_read.buffer			= recieved_data;
    102a:	af 82       	std	Y+7, r10	; 0x07
    102c:	b8 86       	std	Y+8, r11	; 0x08
			packet_read.length			= 2;
    102e:	c9 86       	std	Y+9, r12	; 0x09
    1030:	da 86       	std	Y+10, r13	; 0x0a
			
			time1= rtc_get_time();
    1032:	d8 db       	rcall	.-2128   	; 0x7e4 <rtc_get_time>
    1034:	60 93 2f 20 	sts	0x202F, r22	; 0x80202f <time1>
    1038:	70 93 30 20 	sts	0x2030, r23	; 0x802030 <time1+0x1>
    103c:	80 93 31 20 	sts	0x2031, r24	; 0x802031 <time1+0x2>
    1040:	90 93 32 20 	sts	0x2032, r25	; 0x802032 <time1+0x3>
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    1044:	41 e0       	ldi	r20, 0x01	; 1
    1046:	b8 01       	movw	r22, r16
    1048:	80 eb       	ldi	r24, 0xB0	; 176
    104a:	94 e0       	ldi	r25, 0x04	; 4
    104c:	13 db       	rcall	.-2522   	; 0x674 <twi_master_transfer>
			
			if(twi_master_read(&TWIF, &packet_read) == TWI_SUCCESS){
    104e:	81 11       	cpse	r24, r1
    1050:	05 c0       	rjmp	.+10     	; 0x105c <main+0xc0>
				sensor_data[0] = recieved_data[1];
    1052:	8d 85       	ldd	r24, Y+13	; 0x0d
    1054:	f7 01       	movw	r30, r14
    1056:	80 83       	st	Z, r24
				sensor_data[1] = recieved_data[0];
    1058:	8c 85       	ldd	r24, Y+12	; 0x0c
    105a:	81 83       	std	Z+1, r24	; 0x01
			}
			if(spi_isr) continue;
    105c:	80 91 34 20 	lds	r24, 0x2034	; 0x802034 <spi_isr>
    1060:	81 11       	cpse	r24, r1
    1062:	d6 cf       	rjmp	.-84     	; 0x1010 <main+0x74>
			
			
			packet_read.chip = 0x49;
    1064:	59 82       	std	Y+1, r5	; 0x01
    1066:	41 e0       	ldi	r20, 0x01	; 1
    1068:	b8 01       	movw	r22, r16
    106a:	80 eb       	ldi	r24, 0xB0	; 176
    106c:	94 e0       	ldi	r25, 0x04	; 4
    106e:	02 db       	rcall	.-2556   	; 0x674 <twi_master_transfer>
			
			if(twi_master_read(&TWIF,  &packet_read) ==TWI_SUCCESS){
    1070:	81 11       	cpse	r24, r1
    1072:	05 c0       	rjmp	.+10     	; 0x107e <main+0xe2>
				sensor_data[2] = recieved_data[1];
    1074:	8d 85       	ldd	r24, Y+13	; 0x0d
    1076:	f7 01       	movw	r30, r14
    1078:	82 83       	std	Z+2, r24	; 0x02
				sensor_data[3] = recieved_data[0];
    107a:	8c 85       	ldd	r24, Y+12	; 0x0c
    107c:	83 83       	std	Z+3, r24	; 0x03
			}
			if(spi_isr) continue;
    107e:	80 91 34 20 	lds	r24, 0x2034	; 0x802034 <spi_isr>
    1082:	81 11       	cpse	r24, r1
    1084:	c5 cf       	rjmp	.-118    	; 0x1010 <main+0x74>
			
			packet_read.chip = 0x4A;
    1086:	49 82       	std	Y+1, r4	; 0x01
    1088:	41 e0       	ldi	r20, 0x01	; 1
    108a:	b8 01       	movw	r22, r16
    108c:	80 eb       	ldi	r24, 0xB0	; 176
    108e:	94 e0       	ldi	r25, 0x04	; 4
    1090:	f1 da       	rcall	.-2590   	; 0x674 <twi_master_transfer>
			if(twi_master_read(&TWIF,  &packet_read) ==TWI_SUCCESS){
    1092:	81 11       	cpse	r24, r1
    1094:	05 c0       	rjmp	.+10     	; 0x10a0 <main+0x104>
				sensor_data[4] = recieved_data[1];
    1096:	8d 85       	ldd	r24, Y+13	; 0x0d
    1098:	f7 01       	movw	r30, r14
    109a:	84 83       	std	Z+4, r24	; 0x04
				sensor_data[5] = recieved_data[0];
    109c:	8c 85       	ldd	r24, Y+12	; 0x0c
    109e:	85 83       	std	Z+5, r24	; 0x05
			}
			if(spi_isr) continue;
    10a0:	80 91 34 20 	lds	r24, 0x2034	; 0x802034 <spi_isr>
    10a4:	81 11       	cpse	r24, r1
    10a6:	b4 cf       	rjmp	.-152    	; 0x1010 <main+0x74>
			
			packet_read.chip = 0x4B;
    10a8:	39 82       	std	Y+1, r3	; 0x01
    10aa:	41 e0       	ldi	r20, 0x01	; 1
    10ac:	b8 01       	movw	r22, r16
    10ae:	80 eb       	ldi	r24, 0xB0	; 176
    10b0:	94 e0       	ldi	r25, 0x04	; 4
    10b2:	e0 da       	rcall	.-2624   	; 0x674 <twi_master_transfer>
			if(twi_master_read(&TWIF,  &packet_read) ==TWI_SUCCESS){
    10b4:	81 11       	cpse	r24, r1
    10b6:	05 c0       	rjmp	.+10     	; 0x10c2 <main+0x126>
				sensor_data[6] = recieved_data[1];
    10b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    10ba:	f7 01       	movw	r30, r14
    10bc:	86 83       	std	Z+6, r24	; 0x06
				sensor_data[7] = recieved_data[0];
    10be:	8c 85       	ldd	r24, Y+12	; 0x0c
    10c0:	87 83       	std	Z+7, r24	; 0x07
			}
			if(spi_isr) continue;
    10c2:	80 91 34 20 	lds	r24, 0x2034	; 0x802034 <spi_isr>
    10c6:	81 11       	cpse	r24, r1
    10c8:	a3 cf       	rjmp	.-186    	; 0x1010 <main+0x74>
			
			
			time2 = rtc_get_time();
    10ca:	8c db       	rcall	.-2280   	; 0x7e4 <rtc_get_time>
    10cc:	60 93 04 20 	sts	0x2004, r22	; 0x802004 <time2>
    10d0:	70 93 05 20 	sts	0x2005, r23	; 0x802005 <time2+0x1>
    10d4:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <time2+0x2>
    10d8:	90 93 07 20 	sts	0x2007, r25	; 0x802007 <time2+0x3>
			time3 = time2-time1;
    10dc:	20 91 2f 20 	lds	r18, 0x202F	; 0x80202f <time1>
    10e0:	30 91 30 20 	lds	r19, 0x2030	; 0x802030 <time1+0x1>
    10e4:	40 91 31 20 	lds	r20, 0x2031	; 0x802031 <time1+0x2>
    10e8:	50 91 32 20 	lds	r21, 0x2032	; 0x802032 <time1+0x3>
    10ec:	dc 01       	movw	r26, r24
    10ee:	cb 01       	movw	r24, r22
    10f0:	82 1b       	sub	r24, r18
    10f2:	93 0b       	sbc	r25, r19
    10f4:	a4 0b       	sbc	r26, r20
    10f6:	b5 0b       	sbc	r27, r21
    10f8:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
    10fc:	90 93 01 20 	sts	0x2001, r25	; 0x802001 <__data_start+0x1>
    1100:	a0 93 02 20 	sts	0x2002, r26	; 0x802002 <__data_start+0x2>
    1104:	b0 93 03 20 	sts	0x2003, r27	; 0x802003 <__data_start+0x3>
			sensor_data[8] = time3 >> 0;
    1108:	f7 01       	movw	r30, r14
    110a:	80 87       	std	Z+8, r24	; 0x08
			sensor_data[9] = time3 >> 8;
    110c:	91 87       	std	Z+9, r25	; 0x09
			sensor_data[10] = time3 >> 16;
    110e:	a2 87       	std	Z+10, r26	; 0x0a
			sensor_data[11] = time3 >> 24;
    1110:	b3 87       	std	Z+11, r27	; 0x0b
    1112:	7e cf       	rjmp	.-260    	; 0x1010 <main+0x74>

00001114 <_exit>:
    1114:	f8 94       	cli

00001116 <__stop_program>:
    1116:	ff cf       	rjmp	.-2      	; 0x1116 <__stop_program>
