Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\ipcore_dir\sys_pll.v" into library work
Parsing module <sys_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_bit_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\/i2c_master_defines.v" included at line 141.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\spi_master.v" into library work
Parsing module <spi_master>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_sec_read_write.v" into library work
Parsing module <sd_card_sec_read_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_cmd.v" into library work
Parsing module <sd_card_cmd>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_byte_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\/i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\wav_read.v" into library work
Parsing module <wav_read>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_top.v" into library work
Parsing module <sd_card_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" into library work
Parsing module <i2c_master_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\ax_debounce.v" into library work
Parsing module <ax_debounce>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\audio_tx.v" into library work
Parsing module <audio_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\ipcore_dir\afifo_8i_32o_1024.v" into library work
Parsing module <afifo_8i_32o_1024>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" into library work
Parsing module <sd_card_audio>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\lut_wm8731.v" into library work
Parsing module <lut_wm8731>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" into library work
Parsing module <i2c_config>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <IBUFG>.

Elaborating module <sys_pll>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="2X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\ipcore_dir\sys_pll.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <i2c_config>.

Elaborating module <i2c_master_top>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" Line 117: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" Line 146: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_bit_ctrl.v" Line 258: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_bit_ctrl.v" Line 406: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" Line 276: Assignment to i2c_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" Line 277: Assignment to i2c_al ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" Line 149: Assignment to i2c_read_req_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" Line 155: Assignment to i2c_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" Line 57: Net <i2c_read_req> does not have a driver.

Elaborating module <lut_wm8731>.

Elaborating module <sd_card_audio>.

Elaborating module <ax_debounce(FREQ=100)>.

Elaborating module <audio_tx>.

Elaborating module <afifo_8i_32o_1024>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\ipcore_dir\afifo_8i_32o_1024.v" Line 39: Empty module <afifo_8i_32o_1024> remains a black box.

Elaborating module <wav_read>.

Elaborating module <sd_card_top>.

Elaborating module <sd_card_sec_read_write(SPI_LOW_SPEED_DIV=248,SPI_HIGH_SPEED_DIV=0)>.

Elaborating module <sd_card_cmd>.

Elaborating module <spi_master>.
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" Line 52: Net <wr_data_count[15]> does not have a driver.
WARNING:HDLCompiler:552 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" Line 115: Input port sd_sec_write_data[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\top.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\top.v" line 66: Output port <LOCKED> of the instance <sys_pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\top.v" line 73: Output port <error> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\top.v" line 73: Output port <done> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <sys_pll>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\ipcore_dir\sys_pll.v".
    Summary:
	no macro.
Unit <sys_pll> synthesized.

Synthesizing Unit <i2c_config>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" line 130: Output port <i2c_read_data> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_config.v" line 130: Output port <i2c_read_req_ack> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_read_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <lut_index>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <i2c_write_req>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <lut_index[9]_GND_6_o_add_6_OUT> created at line 114.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 53
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_config> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v".
WARNING:Xst:647 - Input <i2c_slave_dev_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" line 261: Output port <i2c_busy> of the instance <byte_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_top.v" line 261: Output port <i2c_al> of the instance <byte_controller> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <i2c_read_data>.
    Found 8-bit register for signal <txr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <ack_in>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <read>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1101 is never reached in FSM <state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <ack_out>.
    Found 8-bit register for signal <sr>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_i2c_al_OR_229_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_10_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\i2c_master\i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 1-bit register for signal <slave_wait>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <dout>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 40                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_al_OR_136_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_11_o_sub_3_OUT> created at line 226.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_12_OUT<13:0>> created at line 258.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <lut_wm8731>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\lut_wm8731.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <lut_wm8731> synthesized.

Synthesizing Unit <sd_card_audio>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v".
WARNING:Xst:2898 - Port 'sd_sec_write_data', unconnected in block instance 'sd_card_top_m0', is tied to GND.
WARNING:Xst:647 - Input <daclrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adcdat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 62: Output port <button_posedge> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 62: Output port <button_out> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 84: Output port <rd_data_count> of the instance <audio_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 84: Output port <full> of the instance <audio_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 99: Output port <ready> of the instance <wav_read_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 115: Output port <sd_sec_write_data_req> of the instance <sd_card_top_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card_audio.v" line 115: Output port <sd_sec_write_end> of the instance <sd_card_top_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_data_count<15:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <sd_card_audio> synthesized.

Synthesizing Unit <ax_debounce>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\ax_debounce.v".
        N = 32
        FREQ = 100
        MAX_TIME = 20
    Found 1-bit register for signal <button_out_d0>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit register for signal <q_reg>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <button_posedge>.
    Found 1-bit register for signal <button_negedge>.
    Found 1-bit register for signal <DFF1>.
    Found 32-bit adder for signal <q_reg[31]_GND_15_o_add_1_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <ax_debounce> synthesized.

Synthesizing Unit <audio_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\audio_tx.v".
    Found 32-bit register for signal <left_data_shift>.
    Found 32-bit register for signal <right_data_shift>.
    Found 1-bit register for signal <sck_bclk_d1>.
    Found 1-bit register for signal <ws_lrc_d0>.
    Found 1-bit register for signal <ws_lrc_d1>.
    Found 1-bit register for signal <sdata>.
    Found 1-bit register for signal <read_data_en>.
    Found 1-bit register for signal <sck_bclk_d0>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audio_tx> synthesized.

Synthesizing Unit <wav_read>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\wav_read.v".
        FIFO_DEPTH = 1024
    Found 8-bit register for signal <header_0>.
    Found 8-bit register for signal <header_1>.
    Found 8-bit register for signal <header_2>.
    Found 8-bit register for signal <header_3>.
    Found 8-bit register for signal <wav_data>.
    Found 32-bit register for signal <file_len>.
    Found 32-bit register for signal <play_cnt>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <state_code>.
    Found 10-bit register for signal <rd_cnt>.
    Found 32-bit register for signal <sd_sec_read_addr>.
    Found 1-bit register for signal <found>.
    Found 1-bit register for signal <wav_data_wr_en>.
    Found 1-bit register for signal <sd_sec_read>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <rd_cnt[9]_GND_19_o_add_4_OUT> created at line 76.
    Found 32-bit adder for signal <play_cnt[31]_GND_19_o_add_44_OUT> created at line 130.
    Found 32-bit adder for signal <sd_sec_read_addr[31]_GND_19_o_add_63_OUT> created at line 193.
    Found 32-bit adder for signal <sd_sec_read_addr[31]_GND_19_o_add_71_OUT> created at line 211.
    Found 32-bit comparator greater for signal <GND_19_o_play_cnt[31]_LessThan_54_o> created at line 146
    Found 32-bit comparator greater for signal <play_cnt[31]_file_len[31]_LessThan_55_o> created at line 146
    Found 16-bit comparator greater for signal <n0105> created at line 203
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wav_read> synthesized.

Synthesizing Unit <sd_card_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_top.v".
        SPI_LOW_SPEED_DIV = 248
        SPI_HIGH_SPEED_DIV = 0
    Summary:
	no macro.
Unit <sd_card_top> synthesized.

Synthesizing Unit <sd_card_sec_read_write>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_sec_read_write.v".
        SPI_LOW_SPEED_DIV = 248
        SPI_HIGH_SPEED_DIV = 0
    Found 16-bit register for signal <cmd_data_len>.
    Found 8-bit register for signal <cmd_r1>.
    Found 48-bit register for signal <cmd>.
    Found 32-bit register for signal <sec_addr>.
    Found 5-bit register for signal <state>.
    Found 16-bit register for signal <spi_clk_div>.
    Found 1-bit register for signal <cmd_req>.
    Found 1-bit register for signal <block_write_req>.
    Found 1-bit register for signal <block_read_req>.
    Found 1-bit register for signal <sd_init_done>.
INFO:Xst:1799 - State 00111 is never reached in FSM <state>.
INFO:Xst:1799 - State 01000 is never reached in FSM <state>.
INFO:Xst:1799 - State 01111 is never reached in FSM <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_card_sec_read_write> synthesized.

Synthesizing Unit <sd_card_cmd>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\sd_card_cmd.v".
        S_IDLE = 0
        S_WAIT = 1
        S_INIT = 2
        S_CMD_PRE = 3
        S_CMD = 4
        S_CMD_DATA = 5
        S_READ_WAIT = 6
        S_READ = 7
        S_READ_ACK = 8
        S_WRITE_TOKEN = 9
        S_WRITE_DATA_0 = 10
        S_WRITE_DATA_1 = 11
        S_WRITE_CRC = 12
        S_WRITE_ACK = 13
        S_ERR = 14
        S_END = 15
    Found 1-bit register for signal <CS_reg>.
    Found 8-bit register for signal <send_data>.
    Found 16-bit register for signal <byte_cnt>.
    Found 16-bit register for signal <clk_div>.
    Found 8-bit register for signal <block_read_data>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <wr_data_cnt>.
    Found 1-bit register for signal <spi_wr_req>.
    Found 1-bit register for signal <cmd_req_error>.
    Found 1-bit register for signal <block_read_valid>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 37                                             |
    | Inputs             | 13                                             |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cmd_data_len[15]_GND_24_o_sub_56_OUT> created at line 203.
    Found 10-bit adder for signal <wr_data_cnt[9]_GND_24_o_add_79_OUT> created at line 269.
    Found 16-bit adder for signal <byte_cnt[15]_GND_24_o_add_89_OUT> created at line 301.
    Found 8-bit 7-to-1 multiplexer for signal <_n0239> created at line 185.
    Found 16-bit comparator greater for signal <n0008> created at line 111
    Found 8-bit comparator equal for signal <n0025> created at line 160
    Found 16-bit comparator equal for signal <byte_cnt[15]_cmd_data_len[15]_equal_57_o> created at line 203
    Found 16-bit comparator greater for signal <byte_cnt[15]_GND_24_o_LessThan_111_o> created at line 327
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_card_cmd> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\16_sd_card_audio\src\sd_card\spi_master.v".
    Found 16-bit register for signal <clk_cnt>.
    Found 5-bit register for signal <clk_edge_cnt>.
    Found 8-bit register for signal <MOSI_shift>.
    Found 8-bit register for signal <MISO_shift>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <DCLK_reg>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <clk_cnt[15]_GND_26_o_add_16_OUT> created at line 124.
    Found 5-bit adder for signal <clk_edge_cnt[4]_GND_26_o_add_20_OUT> created at line 134.
    Found 16-bit comparator equal for signal <clk_cnt[15]_clk_div[15]_equal_10_o> created at line 94
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 3
 14-bit subtractor                                     : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 5-bit adder                                           : 1
# Registers                                            : 93
 1-bit register                                        : 54
 10-bit register                                       : 3
 14-bit register                                       : 1
 16-bit register                                       : 6
 2-bit register                                        : 2
 3-bit register                                        : 3
 32-bit register                                       : 7
 4-bit register                                        : 2
 48-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 13
# Comparators                                          : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 59
 10-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 16
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 8
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 7-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/afifo_8i_32o_1024.ngc>.
Loading core <afifo_8i_32o_1024> for timing and area information for instance <audio_buf>.
INFO:Xst:2261 - The FF/Latch <state_code_2> in Unit <wav_read_m0> is equivalent to the following FF/Latch, which will be removed : <state_code_3> 
WARNING:Xst:1710 - FF/Latch <state_code_2> (without init value) has a constant value of 0 in block <wav_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_write_req> (without init value) has a constant value of 0 in block <sd_card_sec_read_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state_code<3:2>> (without init value) have a constant value of 0 in block <wav_read>.

Synthesizing (advanced) Unit <i2c_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
Unit <i2c_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <filter_cnt>: 1 register on signal <filter_cnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_byte_ctrl>.
The following registers are absorbed into counter <dcnt>: 1 register on signal <dcnt>.
Unit <i2c_master_byte_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <sd_card_cmd>.
The following registers are absorbed into counter <wr_data_cnt>: 1 register on signal <wr_data_cnt>.
Unit <sd_card_cmd> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into counter <clk_edge_cnt>: 1 register on signal <clk_edge_cnt>.
Unit <spi_master> synthesized (advanced).

Synthesizing (advanced) Unit <wav_read>.
The following registers are absorbed into counter <play_cnt>: 1 register on signal <play_cnt>.
Unit <wav_read> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 14-bit down counter                                   : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 488
 Flip-Flops                                            : 488
# Comparators                                          : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 3
 32-bit comparator greater                             : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 74
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 15
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 8
 48-bit 2-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <block_write_req> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_read_data_0> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_1> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_2> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_3> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_4> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_5> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_6> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_7> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_audio_m0/wav_read_m0/FSM_4> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/FSM_5> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 00000 | 000000001
 00001 | 000000010
 00010 | 000000100
 00011 | 000001000
 00100 | 000010000
 10001 | 000100000
 00111 | unreached
 01000 | unreached
 00101 | 001000000
 00110 | 010000000
 01111 | unreached
 10000 | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 1001  | 1001
 0110  | 0110
 0011  | 0011
 0001  | 0001
 0100  | 0100
 1111  | 1111
 0101  | 0101
 1110  | 1110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_audio_m0/sd_card_top_m0/spi_master_m0/FSM_7> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 010   | 000010
 100   | 000100
 001   | 001000
 101   | 010000
 011   | 100000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 00000100
 0101  | 00001000
 0011  | 00010000
 1011  | 00100000
 1100  | 01000000
 0110  | unreached
 0111  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1111  | unreached
 0100  | 10000000
 1101  | unreached
 1110  | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_2> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_3> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------
WARNING:Xst:2677 - Node <i2c_config_m0/error> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <ax_debounce> ...

Optimizing unit <audio_tx> ...

Optimizing unit <wav_read> ...

Optimizing unit <sd_card_sec_read_write> ...
WARNING:Xst:1710 - FF/Latch <cmd_r1_4> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_5> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_6> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_7> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_46> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_47> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_0> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_2> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_8> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_9> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_10> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_11> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_12> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_13> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_14> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_15> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_0> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_3> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_4> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_5> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_6> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_7> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_8> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_9> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_10> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_11> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_12> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_13> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_14> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_15> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_2> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_3> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sd_card_cmd> ...

Optimizing unit <spi_master> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sd_card_audio_m0/ax_debounce_m0/button_posedge> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/error> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/read> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/ax_debounce_m0/q_reg_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_7> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_6> <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_5> <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_4> <sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_40> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_6> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_5> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_42> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_41> 
INFO:Xst:2261 - The FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk> 
INFO:Xst:2261 - The FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_7> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_6> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_5> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_4> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_2> <sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <sd_card_audio_m0/audio_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
FlipFlop sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1 has been replicated 1 time(s)
FlipFlop sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 534
 Flip-Flops                                            : 534

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1185
#      GND                         : 3
#      INV                         : 19
#      LUT1                        : 65
#      LUT2                        : 81
#      LUT3                        : 144
#      LUT4                        : 186
#      LUT5                        : 94
#      LUT6                        : 208
#      MUXCY                       : 206
#      MUXF7                       : 8
#      VCC                         : 2
#      XORCY                       : 169
# FlipFlops/Latches                : 683
#      FD                          : 10
#      FDC                         : 229
#      FDCE                        : 334
#      FDP                         : 21
#      FDPE                        : 17
#      FDR                         : 44
#      FDRE                        : 11
#      FDS                         : 5
#      FDSE                        : 12
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 16
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             683  out of  18224     3%  
 Number of Slice LUTs:                  797  out of   9112     8%  
    Number used as Logic:               797  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1057
   Number with an unused Flip Flop:     374  out of   1057    35%  
   Number with an unused LUT:           260  out of   1057    24%  
   Number of fully used LUT-FF pairs:   423  out of   1057    40%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 110   |
clk                                | DCM_SP:CLK2X           | 574   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.074ns (Maximum Frequency: 76.488MHz)
   Minimum input arrival time before clock: 5.405ns
   Maximum output required time after clock: 4.277ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.074ns (frequency: 76.488MHz)
  Total number of paths / destination ports: 13681 / 1258
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 5)
  Source:            sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 (FF)
  Destination:       sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req (FF)
  Source Clock:      clk rising 2.0X
  Destination Clock: clk rising 2.0X

  Data Path: sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 to sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.069  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4)
     LUT3:I0->O            2   0.235   0.726  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n000822_SW0 (N18)
     LUT6:I5->O            3   0.254   0.766  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n000822 (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n000822)
     LUT6:I5->O           18   0.254   1.235  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_GND_24_o_equal_89_o<15>1 (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_GND_24_o_equal_89_o)
     LUT6:I5->O            1   0.254   0.910  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv4 (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv4)
     LUT6:I3->O            1   0.235   0.000  sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_rstpot (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_rstpot)
     FDC:D                     0.074          sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req
    ----------------------------------------
    Total                      6.537ns (1.831ns logic, 4.706ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 539 / 539
-------------------------------------------------------------------------
Offset:              5.405ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       i2c_config_m0/lut_index_9 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to i2c_config_m0/lut_index_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   0.909  rst_n_IBUF (i2c_config_m0/rst_inv)
     INV:I->O            486   0.255   2.454  rst_n_INV_94_o1_INV_0 (rst_n_INV_94_o)
     FDC:CLR                   0.459          i2c_config_m0/state_FSM_FFd2
    ----------------------------------------
    Total                      5.405ns (2.042ns logic, 3.363ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (FF)
  Destination:       wm8731_scl (PAD)
  Source Clock:      clk rising

  Data Path: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen to wm8731_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.525   0.840  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen)
     IOBUF:T->IO               2.912          wm8731_scl_IOBUF (wm8731_scl)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.19 secs
 
--> 

Total memory usage is 271832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  123 (   0 filtered)
Number of infos    :   41 (   0 filtered)

