#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 26 14:48:28 2022
# Process ID: 136
# Current directory: D:/Documents/230199/project_3/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/230199/project_3/project_2.runs/synth_1/top.vds
# Journal file: D:/Documents/230199/project_3/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time' (2#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/decoder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/d_ff_rst.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/shift_register.vhd:26]
INFO: [Synth 8-638] synthesizing module 'shift_register_7bit' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/shift_register_7bit.vhd:31]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst_7bit' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst_7bit' (7#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/d_ff_rst_7bit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_7bit' (8#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/shift_register_7bit.vhd:31]
INFO: [Synth 8-638] synthesizing module 'bin_7seg' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin_7seg' (9#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/hex_7seg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'display_control' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/display_control.vhd:32]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 30000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (9#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'counter_time__parameterized0' [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/counter.vhd:28]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_time__parameterized0' (9#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/counter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'display_control' (10#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/display_control.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/Documents/230199/project_3/project_2.srcs/sources_1/new/top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1020.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/230199/project_3/project_2.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/Documents/230199/project_3/project_2.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/230199/project_3/project_2.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.340 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     6|
|5     |LUT3   |    17|
|6     |LUT4   |     9|
|7     |LUT5   |    14|
|8     |LUT6   |    39|
|9     |MUXF7  |     7|
|10    |FDRE   |   103|
|11    |FDSE   |    70|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1022.926 ; gain = 2.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.926 ; gain = 2.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1030.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1032.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1032.699 ; gain = 12.359
INFO: [Common 17-1381] The checkpoint 'D:/Documents/230199/project_3/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 14:49:01 2022...
