From 2eed39aa48f562a0eb48027290abc0457966de28 Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Mon, 31 Jan 2022 15:22:44 +0200
Subject: [PATCH 36/64] dts: s32g: add uart0 pinctrl bindings

Issue: ALB-8368

Upstream-Status: Pending 

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/fsl-s32g274abluebox3.dts | 12 ++++++++++++
 arch/arm/dts/fsl-s32g274ardb.dtsi     | 14 +++++++++++++-
 arch/arm/dts/fsl-s32gxxxaevb.dtsi     | 12 ++++++++++++
 arch/arm/dts/fsl-s32r45.dts           | 12 ++++++++++++
 4 files changed, 49 insertions(+), 1 deletion(-)

diff --git a/arch/arm/dts/fsl-s32g274abluebox3.dts b/arch/arm/dts/fsl-s32g274abluebox3.dts
index 2926e75f4c..a759e4a0f8 100644
--- a/arch/arm/dts/fsl-s32g274abluebox3.dts
+++ b/arch/arm/dts/fsl-s32g274abluebox3.dts
@@ -268,6 +268,12 @@
 				    SD0_DQS_IMCR PD10_SD0_DQS_IN
 				    >;
 		};
+
+		pinctrl0_uart0: pinctrl0_uart0 {
+			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
+				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
+				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
+		};
 	};
 };
 
@@ -338,3 +344,9 @@
 		reg = <0>;
 	};
 };
+
+&uart0 {
+	pinctrl-0 = <&pinctrl0_uart0>;
+	pinctrl-names = "default";
+	status = "okay";
+};
diff --git a/arch/arm/dts/fsl-s32g274ardb.dtsi b/arch/arm/dts/fsl-s32g274ardb.dtsi
index 828e3f6fa9..e7b1c33957 100644
--- a/arch/arm/dts/fsl-s32g274ardb.dtsi
+++ b/arch/arm/dts/fsl-s32g274ardb.dtsi
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: GPL-2.0-or-later
 /*
- * Copyright 2019-2021 NXP
+ * Copyright 2019-2022 NXP
  */
 
 /dts-v1/;
@@ -200,6 +200,12 @@
 				    PA12_MSCR_S32G PA12_SPI5_CS0_CFG
 				    >;
 		};
+
+		pinctrl0_uart0: pinctrl0_uart0 {
+			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
+				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
+				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
+		};
 	};
 };
 
@@ -261,3 +267,9 @@
 	pinctrl-0 = <&pinctrl0_qspi>;
 	pinctrl-names = "default";
 };
+
+&uart0 {
+	pinctrl-0 = <&pinctrl0_uart0>;
+	pinctrl-names = "default";
+	status = "okay";
+};
diff --git a/arch/arm/dts/fsl-s32gxxxaevb.dtsi b/arch/arm/dts/fsl-s32gxxxaevb.dtsi
index dd8861aad6..df146a9edd 100644
--- a/arch/arm/dts/fsl-s32gxxxaevb.dtsi
+++ b/arch/arm/dts/fsl-s32gxxxaevb.dtsi
@@ -276,6 +276,12 @@
 				    PE01_MSCR_S32G PE01_USB_DATA3_CFG
 				    >;
 		};
+
+		pinctrl0_uart0: pinctrl0_uart0 {
+			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
+				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
+				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
+		};
 	};
 };
 
@@ -356,3 +362,9 @@
 	pinctrl-0 = <&pinctrl0_qspi>;
 	pinctrl-names = "default";
 };
+
+&uart0 {
+	pinctrl-0 = <&pinctrl0_uart0>;
+	pinctrl-names = "default";
+	status = "okay";
+};
diff --git a/arch/arm/dts/fsl-s32r45.dts b/arch/arm/dts/fsl-s32r45.dts
index b60486ed24..53d30e8b4d 100644
--- a/arch/arm/dts/fsl-s32r45.dts
+++ b/arch/arm/dts/fsl-s32r45.dts
@@ -476,6 +476,12 @@
 				    SD0_D7_IMCR PD07_SD0_D7_IN
 				    >;
 		};
+
+		pinctrl0_uart0: pinctrl0_uart0 {
+			fsl,pins = <PC09_MSCR_S32R45 PC09_LIN0_TX_CFG
+				    PC10_MSCR_S32R45 PC10_LIN0_RX_CFG
+				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
+		};
 	};
 };
 
@@ -546,3 +552,9 @@
 &ocotp {
 	compatible = "fsl,s32r45-ocotp";
 };
+
+&uart0 {
+	pinctrl-0 = <&pinctrl0_uart0>;
+	pinctrl-names = "default";
+	status = "okay";
+};
-- 
2.17.1

