cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 39 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 36 */;
	struct dpu_hw_vbif *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 35 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 218 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 216 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 215 */;
	const struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 214 */;
	enum dpu_vbif cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 213 */;
	const struct dpu_vbif_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 213 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 200 */;
	struct dpu_hw_vbif_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 199 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 199 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_vbif.c 144 */;
}
