// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include "iree-amd-aie/driver/amdxdna/shim/windows/mcdm/context_blob.h"

#include <cstddef>
#include <cstdint>
#include <cstring>
#include <string>
#include <vector>

#include "iree/testing/gtest.h"

namespace iree::hal::amdxdna::mcdm {
namespace {

void WriteU16(std::vector<uint8_t>* data, size_t offset, uint16_t value) {
  std::memcpy(data->data() + offset, &value, sizeof(value));
}

void WriteU32(std::vector<uint8_t>* data, size_t offset, uint32_t value) {
  std::memcpy(data->data() + offset, &value, sizeof(value));
}

void WriteU64(std::vector<uint8_t>* data, size_t offset, uint64_t value) {
  std::memcpy(data->data() + offset, &value, sizeof(value));
}

void WriteString(std::vector<uint8_t>* data, size_t offset, size_t size,
                 const char* value) {
  std::memset(data->data() + offset, 0, size);
  std::memcpy(data->data() + offset, value, std::strlen(value));
}

std::vector<uint8_t> BuildSyntheticMultiPdiXclbin() {
  constexpr size_t kSectionTableOffset = 0x1C8;
  constexpr size_t kSectionCount = 2;
  constexpr size_t kIpLayoutOffset = 0x220;
  constexpr size_t kIpLayoutSize = 8 + 2 * 80;
  constexpr size_t kAiePartitionOffset = 0x2C8;
  constexpr size_t kAiePartitionSize = 0x300;
  std::vector<uint8_t> xclbin(kAiePartitionOffset + kAiePartitionSize, 0);

  WriteString(&xclbin, 0, 8, "xclbin2");
  for (size_t i = 0; i < 16; ++i) {
    xclbin[0x1A0 + i] = static_cast<uint8_t>(0xA0 + i);
  }
  WriteU32(&xclbin, 0x1C0, static_cast<uint32_t>(kSectionCount));

  // IP_LAYOUT section.
  WriteU32(&xclbin, kSectionTableOffset, 8);
  WriteString(&xclbin, kSectionTableOffset + 4, 16, "ip");
  WriteU64(&xclbin, kSectionTableOffset + 24, kIpLayoutOffset);
  WriteU64(&xclbin, kSectionTableOffset + 32, kIpLayoutSize);
  WriteU32(&xclbin, kIpLayoutOffset, 2);
  size_t ip0 = kIpLayoutOffset + 8;
  WriteU32(&xclbin, ip0 + 0, 1);
  WriteU64(&xclbin, ip0 + 8, 0x80000);
  WriteString(&xclbin, ip0 + 16, 64, "dispatch_a:IREE");
  size_t ip1 = ip0 + 80;
  WriteU32(&xclbin, ip1 + 0, 7);
  WriteU64(&xclbin, ip1 + 8, UINT64_MAX);
  WriteString(&xclbin, ip1 + 16, 64, "dispatch_b:IREE");

  // AIE_PARTITION section.
  size_t aie_record = kSectionTableOffset + 40;
  WriteU32(&xclbin, aie_record, 32);
  WriteString(&xclbin, aie_record + 4, 16, "aie");
  WriteU64(&xclbin, aie_record + 24, kAiePartitionOffset);
  WriteU64(&xclbin, aie_record + 32, kAiePartitionSize);

  size_t aie = kAiePartitionOffset;
  WriteU16(&xclbin, aie + 32, 8);
  WriteU32(&xclbin, aie + 40, 1);
  WriteU32(&xclbin, aie + 44, 0x80);
  WriteU16(&xclbin, aie + 0x80, 2);
  WriteU32(&xclbin, aie + 120, 2);
  WriteU32(&xclbin, aie + 124, 0xC8);

  size_t pdi0 = aie + 0xC8;
  size_t pdi1 = pdi0 + 0x60;
  size_t cdo0 = 0x188;
  size_t cdo1 = 0x1F8;
  WriteU32(&xclbin, pdi0 + 24, 1);
  WriteU32(&xclbin, pdi0 + 28, static_cast<uint32_t>(cdo0));
  WriteU32(&xclbin, pdi1 + 24, 1);
  WriteU32(&xclbin, pdi1 + 28, static_cast<uint32_t>(cdo1));

  WriteU32(&xclbin, aie + cdo0 + 0, 0x268);
  WriteU32(&xclbin, aie + cdo0 + 16, 1);
  WriteU32(&xclbin, aie + cdo0 + 20, 0x2E8);
  WriteU32(&xclbin, aie + cdo1 + 0, 0x2A8);
  WriteU32(&xclbin, aie + cdo1 + 16, 1);
  WriteU32(&xclbin, aie + cdo1 + 20, 0x2F0);
  WriteString(&xclbin, aie + 0x268, 64, "DPU_PDI_0");
  WriteString(&xclbin, aie + 0x2A8, 64, "DPU_PDI_1");
  WriteU64(&xclbin, aie + 0x2E8, 0x100);
  WriteU64(&xclbin, aie + 0x2F0, 0x101);

  return xclbin;
}

TEST(ContextBlobTest, ParsesMultiPdiIpLayoutAndAiePartition) {
  std::vector<uint8_t> xclbin = BuildSyntheticMultiPdiXclbin();

  std::vector<uint8_t> private_data;
  ContextBlobInfo info;
  std::string error;
  ASSERT_TRUE(BuildContextPrivateDataFromXclbin(
      xclbin.data(), xclbin.size(), /*process_id=*/1234, &private_data, &info,
      &error))
      << error;

  EXPECT_EQ(info.kernel_name, "dispatch_a");
  ASSERT_EQ(info.kernel_names.size(), 2u);
  EXPECT_EQ(info.kernel_names[0], "dispatch_a");
  EXPECT_EQ(info.kernel_names[1], "dispatch_b");
  EXPECT_EQ(info.pdi_count, 2u);
  ASSERT_EQ(info.pdi_names.size(), 2u);
  EXPECT_EQ(info.pdi_names[0], "DPU_PDI_0");
  EXPECT_EQ(info.pdi_names[1], "DPU_PDI_1");
  ASSERT_EQ(info.dpu_kernel_ids.size(), 2u);
  EXPECT_EQ(info.dpu_kernel_ids[0], 0x100u);
  EXPECT_EQ(info.dpu_kernel_ids[1], 0x101u);
  EXPECT_GT(private_data.size(), xclbin.size());
}

}  // namespace
}  // namespace iree::hal::amdxdna::mcdm
