{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 16:35:19 2017 " "Info: Processing started: Fri Apr 28 16:35:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[0\]~15 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[0\]~15\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]~145 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]~145\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[1\]~14 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[1\]~14\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]~138 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]~138\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[2\]~13 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[2\]~13\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]~131 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]~131\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[3\]~12 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[3\]~12\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]~124 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]~124\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[4\]~11 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[4\]~11\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~117 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]~117\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[5\]~10 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[5\]~10\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]~110 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]~110\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[6\]~9 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[6\]~9\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]~103 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]~103\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[7\]~8 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[7\]~8\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]~96 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]~96\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[8\]~7 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[8\]~7\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[9\]~6 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[9\]~6\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]~82 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]~82\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[10\]~5 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[10\]~5\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]~75 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]~75\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[11\]~4 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[11\]~4\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]~68 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]~68\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[12\]~3 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[12\]~3\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]~61 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]~61\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[13\]~2 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[13\]~2\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]~54 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]~54\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[14\]~1 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[14\]~1\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]~47 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]~47\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[15\]~0 " "Warning: Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[15\]~0\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]~40 " "Warning: Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]~40\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLC memory CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 register MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 76.43 MHz 13.084 ns Internal " "Info: Clock \"CLC\" has Internal fmax of 76.43 MHz between source memory \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0\" and destination register \"MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]\" (period= 13.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.446 ns + Longest memory register " "Info: + Longest memory to register delay is 6.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 1 MEM M4K_X8_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\] 2 MEM M4K_X8_Y20 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y20; Fanout = 2; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.366 ns) 3.486 ns CU:inst2\|inst28~1 3 COMB LCCOMB_X17_Y17_N2 3 " "Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 3.486 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 3; COMB Node = 'CU:inst2\|inst28~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 1016 2064 2128 1064 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.154 ns) 3.866 ns CASH:inst\|inst7 4 COMB LCCOMB_X17_Y17_N26 22 " "Info: 4: + IC(0.226 ns) + CELL(0.154 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 22; COMB Node = 'CASH:inst\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { CU:inst2|inst28~1 CASH:inst|inst7 } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 304 464 528 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.225 ns) 4.894 ns CASH:inst\|TAG_MEM:inst\|inst43~1 5 COMB LCCOMB_X22_Y17_N26 85 " "Info: 5: + IC(0.803 ns) + CELL(0.225 ns) = 4.894 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 85; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst43~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst43~1 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 1024 1080 1184 1136 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.154 ns) 5.629 ns MEM:inst4\|inst11 6 COMB LCCOMB_X23_Y17_N0 12 " "Info: 6: + IC(0.581 ns) + CELL(0.154 ns) = 5.629 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 12; COMB Node = 'MEM:inst4\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { CASH:inst|TAG_MEM:inst|inst43~1 MEM:inst4|inst11 } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/MEM.bdf" { { -80 616 680 -32 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.503 ns) 6.446 ns MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 7 REG LCFF_X22_Y17_N23 18 " "Info: 7: + IC(0.314 ns) + CELL(0.503 ns) = 6.446 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 18; REG Node = 'MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { MEM:inst4|inst11 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 50.45 % ) " "Info: Total cell delay = 3.252 ns ( 50.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 49.55 % ) " "Info: Total interconnect delay = 3.194 ns ( 49.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.446 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst43~1 MEM:inst4|inst11 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.446 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] {} CU:inst2|inst28~1 {} CASH:inst|inst7 {} CASH:inst|TAG_MEM:inst|inst43~1 {} MEM:inst4|inst11 {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.270ns 0.226ns 0.803ns 0.581ns 0.314ns } { 0.000ns 1.850ns 0.366ns 0.154ns 0.225ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.130 ns - Smallest " "Info: - Smallest clock skew is 0.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"CLC\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 840 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\] 3 REG LCFF_X22_Y17_N23 18 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 18; REG Node = 'MEM:inst4\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_dbj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.341 ns - Longest memory " "Info: - Longest clock path from clock \"CLC\" to source memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 840 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 3 MEM M4K_X8_Y20 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } } { "db/cntr_dbj.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_dbj.tdf" 115 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.446 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst43~1 MEM:inst4|inst11 MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.446 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] {} CU:inst2|inst28~1 {} CASH:inst|inst7 {} CASH:inst|TAG_MEM:inst|inst43~1 {} MEM:inst4|inst11 {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.270ns 0.226ns 0.803ns 0.581ns 0.314ns } { 0.000ns 1.850ns 0.366ns 0.154ns 0.225ns 0.154ns 0.503ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLC CLC~clkctrl MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLC {} CLC~combout {} CLC~clkctrl {} MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC DBUS\[8\] CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 16.089 ns memory " "Info: tco from clock \"CLC\" to destination pin \"DBUS\[8\]\" through memory \"CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0\" is 16.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.341 ns + Longest memory " "Info: + Longest clock path from clock \"CLC\" to source memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 840 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 840; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 3 MEM M4K_X8_Y20 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.612 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0 1 MEM M4K_X8_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|ram_block1a16~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 354 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\] 2 MEM M4K_X8_Y20 2 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y20; Fanout = 2; MEM Node = 'CU:inst2\|lpm_rom:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_9001:auto_generated\|q_a\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] } "NODE_NAME" } } { "db/altsyncram_9001.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/altsyncram_9001.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.366 ns) 3.486 ns CU:inst2\|inst28~1 3 COMB LCCOMB_X17_Y17_N2 3 " "Info: 3: + IC(1.270 ns) + CELL(0.366 ns) = 3.486 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 3; COMB Node = 'CU:inst2\|inst28~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 } "NODE_NAME" } } { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { { 1016 2064 2128 1064 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.154 ns) 3.866 ns CASH:inst\|inst7 4 COMB LCCOMB_X17_Y17_N26 22 " "Info: 4: + IC(0.226 ns) + CELL(0.154 ns) = 3.866 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 22; COMB Node = 'CASH:inst\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.380 ns" { CU:inst2|inst28~1 CASH:inst|inst7 } "NODE_NAME" } } { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { { 304 464 528 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.228 ns) 4.909 ns CASH:inst\|TAG_MEM:inst\|inst44~1 5 COMB LCCOMB_X22_Y17_N30 64 " "Info: 5: + IC(0.815 ns) + CELL(0.228 ns) = 4.909 ns; Loc. = LCCOMB_X22_Y17_N30; Fanout = 64; COMB Node = 'CASH:inst\|TAG_MEM:inst\|inst44~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst44~1 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 1288 1080 1184 1400 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.228 ns) 5.861 ns CASH:inst\|DATA_MEM:inst3\|ROW:inst\|lpm_bustri6:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\]~0 6 COMB LCCOMB_X22_Y16_N24 6 " "Info: 6: + IC(0.724 ns) + CELL(0.228 ns) = 5.861 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 6; COMB Node = 'CASH:inst\|DATA_MEM:inst3\|ROW:inst\|lpm_bustri6:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { CASH:inst|TAG_MEM:inst|inst44~1 CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.228 ns) 6.345 ns CASH:inst\|DATA_MEM:inst3\|ROW:inst\|CELL:inst\|inst3~1 7 COMB LCCOMB_X22_Y16_N22 16 " "Info: 7: + IC(0.256 ns) + CELL(0.228 ns) = 6.345 ns; Loc. = LCCOMB_X22_Y16_N22; Fanout = 16; COMB Node = 'CASH:inst\|DATA_MEM:inst3\|ROW:inst\|CELL:inst\|inst3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 } "NODE_NAME" } } { "CELL.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CELL.bdf" { { 328 1200 1264 376 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.346 ns) 7.070 ns CASH:inst\|DATA_MEM:inst3\|ROW:inst\|CELL:inst\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~7 8 COMB LCCOMB_X23_Y16_N12 1 " "Info: 8: + IC(0.379 ns) + CELL(0.346 ns) = 7.070 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 1; COMB Node = 'CASH:inst\|DATA_MEM:inst3\|ROW:inst\|CELL:inst\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.228 ns) 8.158 ns MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~88 9 COMB LCCOMB_X21_Y18_N4 3 " "Info: 9: + IC(0.860 ns) + CELL(0.228 ns) = 8.158 ns; Loc. = LCCOMB_X21_Y18_N4; Fanout = 3; COMB Node = 'MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 9.319 ns MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89 10 COMB LOOP LCCOMB_X23_Y14_N14 3 " "Info: 10: + IC(0.000 ns) + CELL(1.161 ns) = 9.319 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 3; COMB LOOP Node = 'MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89'" { { "Info" "ITDB_PART_OF_SCC" "MEM:inst4\|lpm_ram_io:inst3\|datatri\[8\]~7 LCCOMB_X23_Y14_N8 " "Info: Loc. = LCCOMB_X23_Y14_N8; Node \"MEM:inst4\|lpm_ram_io:inst3\|datatri\[8\]~7\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM:inst4|lpm_ram_io:inst3|datatri[8]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89 LCCOMB_X23_Y14_N14 " "Info: Loc. = LCCOMB_X23_Y14_N14; Node \"MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]~89\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM:inst4|lpm_ram_io:inst3|datatri[8]~7 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(2.154 ns) 13.612 ns DBUS\[8\] 11 PIN PIN_W2 0 " "Info: 11: + IC(2.139 ns) + CELL(2.154 ns) = 13.612 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'DBUS\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 DBUS[8] } "NODE_NAME" } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 112 1592 1768 128 "DBUS\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.943 ns ( 51.01 % ) " "Info: Total cell delay = 6.943 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.669 ns ( 48.99 % ) " "Info: Total interconnect delay = 6.669 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.612 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst44~1 CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 DBUS[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.612 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] {} CU:inst2|inst28~1 {} CASH:inst|inst7 {} CASH:inst|TAG_MEM:inst|inst44~1 {} CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 {} CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 {} CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 {} DBUS[8] {} } { 0.000ns 0.000ns 1.270ns 0.226ns 0.815ns 0.724ns 0.256ns 0.379ns 0.860ns 0.000ns 2.139ns } { 0.000ns 1.850ns 0.366ns 0.154ns 0.228ns 0.228ns 0.228ns 0.346ns 0.228ns 1.161ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLC CLC~clkctrl CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.612 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] CU:inst2|inst28~1 CASH:inst|inst7 CASH:inst|TAG_MEM:inst|inst44~1 CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 DBUS[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.612 ns" { CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|ram_block1a16~porta_address_reg0 {} CU:inst2|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_9001:auto_generated|q_a[16] {} CU:inst2|inst28~1 {} CASH:inst|inst7 {} CASH:inst|TAG_MEM:inst|inst44~1 {} CASH:inst|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component|dout[1]~0 {} CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|inst3~1 {} CASH:inst|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~7 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~88 {} MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[8]~89 {} DBUS[8] {} } { 0.000ns 0.000ns 1.270ns 0.226ns 0.815ns 0.724ns 0.256ns 0.379ns 0.860ns 0.000ns 2.139ns } { 0.000ns 1.850ns 0.366ns 0.154ns 0.228ns 0.228ns 0.228ns 0.346ns 0.228ns 1.161ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 16:35:20 2017 " "Info: Processing ended: Fri Apr 28 16:35:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
