Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/nvsramSim.vhd" in Library work.
Architecture behavioral of Entity nvsramsim is up to date.
Compiling vhdl file "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/nvsram.vhd" in Library work.
Architecture behavioral of Entity nvsram is up to date.
Compiling vhdl file "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/FSMD.vhd" in Library work.
Entity <fsmd> compiled.
Entity <fsmd> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/Main.vhd" in Library work.
Architecture structural of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <structural>) with generics.
	width1 = 8
	width2 = 2

Analyzing hierarchy for entity <nvsramSim> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <nvsram> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FSMD> in library <work> (architecture <Behavioral>) with generics.
	width1 = 8
	width2 = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Main> in library <work> (Architecture <structural>).
	width1 = 8
	width2 = 2
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <nvsramSim> in library <work> (Architecture <Behavioral>).
Entity <nvsramSim> analyzed. Unit <nvsramSim> generated.

Analyzing Entity <nvsram> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <A<1>> in unit <nvsram> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <A<0>> in unit <nvsram> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WE> in unit <nvsram> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <nvsram> analyzed. Unit <nvsram> generated.

Analyzing generic Entity <FSMD> in library <work> (Architecture <Behavioral>).
	width1 = 8
	width2 = 2
Entity <FSMD> analyzed. Unit <FSMD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <nvsramSim>.
    Related source file is "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/nvsramSim.vhd".
    Found 8-bit register for signal <DQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <nvsramSim> synthesized.


Synthesizing Unit <nvsram>.
    Related source file is "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/nvsram.vhd".
    Register <OE> equivalent to <CE> has been removed
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ordy>.
    Found 1-bit register for signal <CE>.
    Found 8-bit register for signal <idata>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <nvsram> synthesized.


Synthesizing Unit <FSMD>.
    Related source file is "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/FSMD.vhd".
WARNING:Xst:647 - Input <LCDready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <value>.
    Found 2-bit register for signal <mode>.
    Found 1-bit register for signal <NVRAMenable>.
    Found 16-bit register for signal <Counter>.
    Found 16-bit adder for signal <Counter$add0000> created at line 107.
    Found 32-bit register for signal <Distance>.
    Found 32-bit adder for signal <Distance$addsub0000> created at line 103.
    Found 1-bit register for signal <oldRotSignal>.
    Found 8-bit register for signal <Rotations>.
    Found 8-bit adder for signal <Rotations$add0000> created at line 122.
    Found 32-bit register for signal <Speed>.
    Found 16-bit comparator greatequal for signal <Speed$cmp_ge0000> created at line 101.
    Found 16-bit comparator less for signal <Speed$cmp_lt0000> created at line 101.
    Found 16x16-bit multiplier for signal <Speed$mult0000> created at line 102.
    Found 8x8-bit multiplier for signal <Speed$mult0001> created at line 102.
    Found 32-bit adder for signal <value$add0000> created at line 129.
    Found 32x8-bit multiplier for signal <value$mult0000> created at line 132.
    Found 8x8-bit multiplier for signal <value$mult0001> created at line 129.
    Found 8-bit register for signal <WheelSize>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 116 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   2 Comparator(s).
Unit <FSMD> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/Documents and Settings/AssA/Moje dokumenty/Xilinx/EmbeddedTitans/Main.vhd".
WARNING:Xst:1780 - Signal <valueSignal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <modeSignal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <LCDreadySignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 32x8-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 4
 16-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 4
# Comparators                                          : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSMD/State/FSM> on signal <State[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nvsram/current_state/FSM> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 load0 | 01
 load1 | 10
-------------------
INFO:Xst:2261 - The FF/Latch <DQ_3> in Unit <nvsramSim> is equivalent to the following 2 FFs/Latches, which will be removed : <DQ_6> <DQ_7> 
INFO:Xst:2261 - The FF/Latch <DQ_0> in Unit <nvsramSim> is equivalent to the following 4 FFs/Latches, which will be removed : <DQ_1> <DQ_2> <DQ_4> <DQ_5> 
WARNING:Xst:1710 - FF/Latch <DQ_0> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idata_0> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idata_1> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idata_2> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idata_4> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <idata_5> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <WheelSize_0> has a constant value of 0 in block <FSMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <WheelSize_1> has a constant value of 0 in block <FSMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <WheelSize_2> has a constant value of 0 in block <FSMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <WheelSize_4> has a constant value of 0 in block <FSMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <WheelSize_5> has a constant value of 0 in block <FSMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Speed_16> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_17> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_18> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_19> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_20> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_21> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_22> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_23> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_24> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_25> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_26> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_27> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_28> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_29> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_30> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_31> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_16> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_17> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_18> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_19> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_20> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_21> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_22> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_23> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_24> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_25> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_26> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_27> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_28> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_29> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_30> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Speed_31> of sequential type is unconnected in block <FSMD>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 32x8-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DQ_0> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQ_1> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQ_2> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQ_4> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DQ_5> (without init value) has a constant value of 0 in block <nvsramSim>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DQ_3> in Unit <nvsramSim> is equivalent to the following 2 FFs/Latches, which will be removed : <DQ_6> <DQ_7> 
INFO:Xst:2261 - The FF/Latch <idata_3> in Unit <nvsram> is equivalent to the following 2 FFs/Latches, which will be removed : <idata_6> <idata_7> 
INFO:Xst:2261 - The FF/Latch <idata_0> in Unit <nvsram> is equivalent to the following 4 FFs/Latches, which will be removed : <idata_1> <idata_2> <idata_4> <idata_5> 
WARNING:Xst:1710 - FF/Latch <idata_0> (without init value) has a constant value of 0 in block <nvsram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Distance_28> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Distance_29> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Distance_30> of sequential type is unconnected in block <FSMD>.
WARNING:Xst:2677 - Node <Distance_31> of sequential type is unconnected in block <FSMD>.
INFO:Xst:2261 - The FF/Latch <Speed_10> in Unit <FSMD> is equivalent to the following 5 FFs/Latches, which will be removed : <Speed_11> <Speed_12> <Speed_13> <Speed_14> <Speed_15> 

Optimizing unit <Main> ...

Optimizing unit <nvsram> ...

Optimizing unit <FSMD> ...
WARNING:Xst:1293 - FF/Latch <FSMD/WheelSize_5> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSMD/WheelSize_4> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSMD/WheelSize_2> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSMD/WheelSize_1> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FSMD/WheelSize_0> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FSMD/mode_1> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <FSMD/mode_0> of sequential type is unconnected in block <Main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FSMD/WheelSize_7> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <FSMD/WheelSize_6> <FSMD/WheelSize_3> 
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 547
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 41
#      LUT2                        : 91
#      LUT2_L                      : 1
#      LUT3                        : 48
#      LUT3_D                      : 1
#      LUT4                        : 82
#      LUT4_D                      : 1
#      LUT4_L                      : 30
#      MUXCY                       : 120
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 91
#      FDC                         : 72
#      FDCE                        : 11
#      FDE                         : 5
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                      165  out of    768    21%  
 Number of Slice Flip Flops:             91  out of   1536     5%  
 Number of 4 input LUTs:                300  out of   1536    19%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     63    33%  
 Number of MULT18X18s:                    3  out of      4    75%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.633ns (Maximum Frequency: 50.935MHz)
   Minimum input arrival time before clock: 19.903ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.633ns (frequency: 50.935MHz)
  Total number of paths / destination ports: 2714363 / 106
-------------------------------------------------------------------------
Delay:               19.633ns (Levels of Logic = 22)
  Source:            FSMD/Rotations_2 (FF)
  Destination:       FSMD/value_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FSMD/Rotations_2 to FSMD/value_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  FSMD/Rotations_2 (FSMD/Rotations_2)
     LUT3_D:I0->O          2   0.551   0.903  FSMD/Madd_Rotations_add0000_cy<2>11 (FSMD/Madd_Rotations_add0000_cy<2>)
     LUT4:I3->O            3   0.551   0.907  FSMD/Rotations_mux0000<3>1 (FSMD/Rotations_mux0000<3>)
     MULT18X18:A3->P15     1   3.615   0.996  FSMD/Mmult_value_mult0001 (FSMD/value_mult0001<15>)
     LUT2:I1->O            1   0.551   0.000  FSMD/Madd_value_add0000_lut<15> (FSMD/Madd_value_add0000_lut<15>)
     MUXCY:S->O            1   0.500   0.000  FSMD/Madd_value_add0000_cy<15> (FSMD/Madd_value_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<16> (FSMD/Madd_value_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<17> (FSMD/Madd_value_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<18> (FSMD/Madd_value_add0000_cy<18>)
     XORCY:CI->O           4   0.904   1.112  FSMD/Madd_value_add0000_xor<19> (FSMD/value_add0000<19>)
     LUT2:I1->O            1   0.551   0.000  FSMD/Mmult_value_mult0000_Madd_lut<18> (FSMD/Mmult_value_mult0000_Madd_lut<18>)
     MUXCY:S->O            1   0.500   0.000  FSMD/Mmult_value_mult0000_Madd_cy<18> (FSMD/Mmult_value_mult0000_Madd_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<19> (FSMD/Mmult_value_mult0000_Madd_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<20> (FSMD/Mmult_value_mult0000_Madd_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<21> (FSMD/Mmult_value_mult0000_Madd_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<22> (FSMD/Mmult_value_mult0000_Madd_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<23> (FSMD/Mmult_value_mult0000_Madd_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<24> (FSMD/Mmult_value_mult0000_Madd_cy<24>)
     XORCY:CI->O           1   0.904   0.996  FSMD/Mmult_value_mult0000_Madd_xor<25> (FSMD/Mmult_value_mult0000_Madd_26)
     LUT2:I1->O            1   0.551   0.000  FSMD/Mmult_value_mult0000_Madd1_lut<26> (FSMD/Mmult_value_mult0000_Madd1_lut<26>)
     MUXCY:S->O            0   0.500   0.000  FSMD/Mmult_value_mult0000_Madd1_cy<26> (FSMD/Mmult_value_mult0000_Madd1_cy<26>)
     XORCY:CI->O           1   0.904   0.827  FSMD/Mmult_value_mult0000_Madd1_xor<27> (FSMD/value_mult0000<27>)
     LUT4:I3->O            1   0.551   0.000  FSMD/value_mux0000<0> (FSMD/value_mux0000<0>)
     FDC:D                     0.203          FSMD/value_15
    ----------------------------------------
    Total                     19.633ns (12.632ns logic, 7.001ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 516103 / 100
-------------------------------------------------------------------------
Offset:              19.903ns (Levels of Logic = 23)
  Source:            rotSignal (PAD)
  Destination:       FSMD/value_15 (FF)
  Destination Clock: clk rising

  Data Path: rotSignal to FSMD/value_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  rotSignal_IBUF (rotSignal_IBUF)
     LUT3:I0->O            1   0.551   0.869  FSMD/Madd_Rotations_add0000_cy<4>11_SW0 (N78)
     LUT4:I2->O            3   0.551   0.907  FSMD/Rotations_mux0000<5>1 (FSMD/Rotations_mux0000<5>)
     MULT18X18:A5->P15     1   3.615   0.996  FSMD/Mmult_value_mult0001 (FSMD/value_mult0001<15>)
     LUT2:I1->O            1   0.551   0.000  FSMD/Madd_value_add0000_lut<15> (FSMD/Madd_value_add0000_lut<15>)
     MUXCY:S->O            1   0.500   0.000  FSMD/Madd_value_add0000_cy<15> (FSMD/Madd_value_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<16> (FSMD/Madd_value_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<17> (FSMD/Madd_value_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Madd_value_add0000_cy<18> (FSMD/Madd_value_add0000_cy<18>)
     XORCY:CI->O           4   0.904   1.112  FSMD/Madd_value_add0000_xor<19> (FSMD/value_add0000<19>)
     LUT2:I1->O            1   0.551   0.000  FSMD/Mmult_value_mult0000_Madd_lut<18> (FSMD/Mmult_value_mult0000_Madd_lut<18>)
     MUXCY:S->O            1   0.500   0.000  FSMD/Mmult_value_mult0000_Madd_cy<18> (FSMD/Mmult_value_mult0000_Madd_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<19> (FSMD/Mmult_value_mult0000_Madd_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<20> (FSMD/Mmult_value_mult0000_Madd_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<21> (FSMD/Mmult_value_mult0000_Madd_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<22> (FSMD/Mmult_value_mult0000_Madd_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<23> (FSMD/Mmult_value_mult0000_Madd_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  FSMD/Mmult_value_mult0000_Madd_cy<24> (FSMD/Mmult_value_mult0000_Madd_cy<24>)
     XORCY:CI->O           1   0.904   0.996  FSMD/Mmult_value_mult0000_Madd_xor<25> (FSMD/Mmult_value_mult0000_Madd_26)
     LUT2:I1->O            1   0.551   0.000  FSMD/Mmult_value_mult0000_Madd1_lut<26> (FSMD/Mmult_value_mult0000_Madd1_lut<26>)
     MUXCY:S->O            0   0.500   0.000  FSMD/Mmult_value_mult0000_Madd1_cy<26> (FSMD/Mmult_value_mult0000_Madd1_cy<26>)
     XORCY:CI->O           1   0.904   0.827  FSMD/Mmult_value_mult0000_Madd1_xor<27> (FSMD/value_mult0000<27>)
     LUT4:I3->O            1   0.551   0.000  FSMD/value_mux0000<0> (FSMD/value_mux0000<0>)
     FDC:D                     0.203          FSMD/value_15
    ----------------------------------------
    Total                     19.903ns (12.733ns logic, 7.170ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            FSMD/value_9 (FF)
  Destination:       value<9> (PAD)
  Source Clock:      clk rising

  Data Path: FSMD/value_9 to value<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.907  FSMD/value_9 (FSMD/value_9)
     OBUF:I->O                 5.644          value_9_OBUF (value<9>)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.86 secs
 
--> 

Total memory usage is 150996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :   10 (   0 filtered)

