Fitter report for Ultrasonic_instrument_eth
Wed Nov 01 17:25:05 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Nov 01 17:25:05 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Ultrasonic_instrument_eth                       ;
; Top-level Entity Name              ; top_file                                        ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,916 / 10,320 ( 28 % )                         ;
;     Total combinational functions  ; 2,157 / 10,320 ( 21 % )                         ;
;     Dedicated logic registers      ; 1,957 / 10,320 ( 19 % )                         ;
; Total registers                    ; 1969                                            ;
; Total pins                         ; 36 / 180 ( 20 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 282,112 / 423,936 ( 67 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.3%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   3.1%      ;
;     Processor 5            ;   3.0%      ;
;     Processor 6            ;   2.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                         ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                   ; Destination Port ; Destination Port Name ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; eth_cmd:eth_cmd|data_0[7][0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[0] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[1] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[2] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[3] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[4] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[5] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[6] ; PORTBDATAOUT     ;                       ;
; eth_cmd:eth_cmd|data_0[7][7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|q_b[7] ; PORTBDATAOUT     ;                       ;
+------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; ad_in1[10] ; PIN_L3        ; QSF Assignment ;
; Location     ;                ;              ; ad_in1[11] ; PIN_K6        ; QSF Assignment ;
; Location     ;                ;              ; ad_in1[8]  ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; ad_in1[9]  ; PIN_L6        ; QSF Assignment ;
; Location     ;                ;              ; ad_in2[10] ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; ad_in2[11] ; PIN_B1        ; QSF Assignment ;
; Location     ;                ;              ; ad_in2[8]  ; PIN_D1        ; QSF Assignment ;
; Location     ;                ;              ; ad_in2[9]  ; PIN_E5        ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in1[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in1[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in1[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in1[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in2[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in2[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in2[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; top_file       ;              ; ad_in2[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4290 ) ; 0.00 % ( 0 / 4290 )        ; 0.00 % ( 0 / 4290 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4290 ) ; 0.00 % ( 0 / 4290 )        ; 0.00 % ( 0 / 4290 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.03 % ( 1 / 3314 ) ; 0.03 % ( 1 / 3314 )        ; 0.00 % ( 0 / 3314 )      ;
;     -- Achieved     ; 0.03 % ( 1 / 3314 ) ; 0.03 % ( 1 / 3314 )        ; 0.00 % ( 0 / 3314 )      ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3054 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1007 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.02 % ( 2 / 12006 )   ; 0.02 % ( 2 / 12006 )  ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 50 )      ; 0.00 % ( 0 / 50 )     ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 50 )      ; 0.00 % ( 0 / 50 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 782 )     ; 0.00 % ( 0 / 782 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 0.00 % ( 0 / 165 )     ; 0.00 % ( 0 / 165 )    ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 165 )     ; 0.00 % ( 0 / 165 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 0.00 % ( 0 / 120 )     ; 0.00 % ( 0 / 120 )    ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 120 )     ; 0.00 % ( 0 / 120 )    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 3018 )    ; 0.00 % ( 0 / 3018 )   ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 224 )     ; 0.00 % ( 0 / 224 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 224 )     ; 0.00 % ( 0 / 224 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2 )       ; 0.00 % ( 0 / 2 )      ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2 )       ; 0.00 % ( 0 / 2 )      ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )       ; 0.00 % ( 0 / 4 )      ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,916 / 10,320 ( 28 % )    ;
;     -- Combinational with no register       ; 959                        ;
;     -- Register only                        ; 759                        ;
;     -- Combinational with a register        ; 1198                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 795                        ;
;     -- 3 input functions                    ; 539                        ;
;     -- <=2 input functions                  ; 823                        ;
;     -- Register only                        ; 759                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1343                       ;
;     -- arithmetic mode                      ; 814                        ;
;                                             ;                            ;
; Total registers*                            ; 1,969 / 11,172 ( 18 % )    ;
;     -- Dedicated logic registers            ; 1,957 / 10,320 ( 19 % )    ;
;     -- I/O registers                        ; 12 / 852 ( 1 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 252 / 645 ( 39 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 36 / 180 ( 20 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 35 / 46 ( 76 % )           ;
; Total block memory bits                     ; 282,112 / 423,936 ( 67 % ) ;
; Total block memory implementation bits      ; 322,560 / 423,936 ( 76 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.4% / 7.2% / 7.7%         ;
; Peak interconnect usage (total/H/V)         ; 9.9% / 10.3% / 12.0%       ;
; Maximum fan-out                             ; 889                        ;
; Highest non-global fan-out                  ; 92                         ;
; Total fan-out                               ; 14698                      ;
; Average fan-out                             ; 3.02                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 2076 / 10320 ( 20 % ) ; 149 / 10320 ( 1 % )  ; 691 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 797                   ; 58                   ; 104                            ; 0                              ;
;     -- Register only                        ; 443                   ; 23                   ; 293                            ; 0                              ;
;     -- Combinational with a register        ; 836                   ; 68                   ; 294                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 580                   ; 53                   ; 162                            ; 0                              ;
;     -- 3 input functions                    ; 389                   ; 35                   ; 115                            ; 0                              ;
;     -- <=2 input functions                  ; 664                   ; 38                   ; 121                            ; 0                              ;
;     -- Register only                        ; 443                   ; 23                   ; 293                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 902                   ; 118                  ; 323                            ; 0                              ;
;     -- arithmetic mode                      ; 731                   ; 8                    ; 75                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 1291                  ; 91                   ; 587                            ; 0                              ;
;     -- Dedicated logic registers            ; 1279 / 10320 ( 12 % ) ; 91 / 10320 ( < 1 % ) ; 587 / 10320 ( 6 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 24                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 180 / 645 ( 28 % )    ; 12 / 645 ( 2 % )     ; 66 / 645 ( 10 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 36                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 270336                ; 0                    ; 11776                          ; 0                              ;
; Total RAM block bits                        ; 304128                ; 0                    ; 18432                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 33 / 46 ( 71 % )      ; 0 / 46 ( 0 % )       ; 2 / 46 ( 4 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
; Double Data Rate I/O output circuitry       ; 6 / 185 ( 3 % )       ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 890                   ; 134                  ; 811                            ; 1                              ;
;     -- Registered Input Connections         ; 837                   ; 102                  ; 615                            ; 0                              ;
;     -- Output Connections                   ; 766                   ; 147                  ; 34                             ; 889                            ;
;     -- Registered Output Connections        ; 36                    ; 147                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 11458                 ; 848                  ; 3345                           ; 897                            ;
;     -- Registered Connections               ; 5452                  ; 606                  ; 1647                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 4                     ; 123                  ; 641                            ; 888                            ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 138                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 641                   ; 138                  ; 64                             ; 2                              ;
;     -- hard_block:auto_generated_inst       ; 888                   ; 0                    ; 2                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 27                    ; 45                   ; 138                            ; 1                              ;
;     -- Output Ports                         ; 34                    ; 62                   ; 61                             ; 1                              ;
;     -- Bidir Ports                          ; 2                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 7                              ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                   ; 47                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                    ; 16                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 27                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 41                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                   ; 49                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 448                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[1]  ; N2    ; 2        ; 0            ; 7            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[2]  ; N1    ; 2        ; 0            ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[3]  ; L2    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[4]  ; L1    ; 2        ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[5]  ; K2    ; 2        ; 0            ; 8            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[6]  ; K1    ; 2        ; 0            ; 8            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in1[7]  ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[0]  ; J6    ; 2        ; 0            ; 10           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[1]  ; G5    ; 1        ; 0            ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[2]  ; F3    ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[3]  ; G1    ; 1        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[4]  ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[5]  ; F2    ; 1        ; 0            ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[6]  ; F5    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ad_in2[7]  ; F1    ; 1        ; 0            ; 19           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxc    ; M15   ; 5        ; 34           ; 12           ; 14           ; 309                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; eth_rxd[0] ; E10   ; 7        ; 28           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; eth_rxd[1] ; A13   ; 7        ; 30           ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; eth_rxd[2] ; A14   ; 7        ; 28           ; 24           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; eth_rxd[3] ; B13   ; 7        ; 30           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; eth_rxdv   ; A15   ; 7        ; 21           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; reset_n    ; E16   ; 6        ; 34           ; 12           ; 7            ; 842                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad_clk1    ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_clk2    ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_gtxc   ; B14   ; 7        ; 28           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_rst_n  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[0] ; C11   ; 7        ; 23           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[1] ; B12   ; 7        ; 25           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[2] ; A12   ; 7        ; 25           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[3] ; B11   ; 7        ; 25           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txen   ; C14   ; 7        ; 32           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led        ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; eth_mdc  ; E11   ; 7        ; 28           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; eth_mdio ; D12   ; 7        ; 30           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_oe ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 17 ( 71 % ) ; 3.3V          ; --           ;
; 2        ; 11 / 19 ( 58 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 3.3V          ; --           ;
; 7        ; 14 / 26 ( 54 % ) ; 2.5V          ; --           ;
; 8        ; 1 / 26 ( 4 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; led                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; eth_txd[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; eth_rxd[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; eth_rxd[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; eth_rxdv                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; eth_txd[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; eth_txd[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; eth_rxd[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; eth_gtxc                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; eth_txd[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; eth_txen                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; eth_mdio                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; eth_rst_n                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; Clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; eth_rxd[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; eth_mdc                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; reset_n                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; ad_in2[7]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; ad_in2[5]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; ad_in2[2]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; ad_in2[6]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; ad_in2[3]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; ad_in2[4]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; ad_in2[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; ad_in1[7]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; ad_in2[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; ad_in1[6]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; ad_in1[5]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; ad_clk2                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; ad_in1[4]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; ad_in1[3]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; eth_rxc                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; ad_in1[2]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; ad_in1[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; ad_in1[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; ad_clk1                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------+
; SDC pin name                  ; rx_pll|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                  ;
; Compensate clock              ; clock0                                                                  ;
; Compensated input/output pins ; --                                                                      ;
; Switchover type               ; --                                                                      ;
; Input frequency 0             ; 125.0 MHz                                                               ;
; Input frequency 1             ; --                                                                      ;
; Nominal PFD frequency         ; 125.0 MHz                                                               ;
; Nominal VCO frequency         ; 625.0 MHz                                                               ;
; VCO post scale K counter      ; 2                                                                       ;
; VCO frequency control         ; Auto                                                                    ;
; VCO phase shift step          ; 200 ps                                                                  ;
; VCO multiply                  ; --                                                                      ;
; VCO divide                    ; --                                                                      ;
; Freq min lock                 ; 60.01 MHz                                                               ;
; Freq max lock                 ; 130.04 MHz                                                              ;
; M VCO Tap                     ; 2                                                                       ;
; M Initial                     ; 2                                                                       ;
; M value                       ; 5                                                                       ;
; N value                       ; 1                                                                       ;
; Charge pump current           ; setting 1                                                               ;
; Loop filter resistance        ; setting 28                                                              ;
; Loop filter capacitance       ; setting 0                                                               ;
; Bandwidth                     ; 1.19 MHz to 1.7 MHz                                                     ;
; Bandwidth type                ; Medium                                                                  ;
; Real time reconfigurable      ; Off                                                                     ;
; Scan chain MIF file           ; --                                                                      ;
; Preserve PLL counter order    ; Off                                                                     ;
; PLL location                  ; PLL_2                                                                   ;
; Inclk0 signal                 ; eth_rxc                                                                 ;
; Inclk1 signal                 ; --                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                           ;
; Inclk1 signal type            ; --                                                                      ;
+-------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+-------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 125.0 MHz        ; -90 (-2000 ps) ; 9.00 (200 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; rx_pll|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; ad_clk1    ; Missing drive strength               ;
; ad_clk2    ; Missing drive strength               ;
; led        ; Missing drive strength               ;
; eth_gtxc   ; Missing drive strength and slew rate ;
; eth_txd[0] ; Missing drive strength and slew rate ;
; eth_txd[1] ; Missing drive strength and slew rate ;
; eth_txd[2] ; Missing drive strength and slew rate ;
; eth_txd[3] ; Missing drive strength and slew rate ;
; eth_txen   ; Missing drive strength and slew rate ;
; eth_rst_n  ; Missing drive strength and slew rate ;
; eth_mdc    ; Missing drive strength and slew rate ;
; eth_mdio   ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_file                                                                                                                               ; 2916 (27)   ; 1957 (34)                 ; 12 (12)       ; 282112      ; 35   ; 0            ; 0       ; 0         ; 36   ; 0            ; 959 (0)      ; 759 (21)          ; 1198 (0)         ; |top_file                                                                                                                                                                                                                                                                                                                                            ; top_file                          ; work         ;
;    |ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|                                                                                      ; 32 (32)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 29 (29)          ; |top_file|ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0                                                                                                                                                                                                                                                                                              ; ad9226_12bit_to_16bit             ; work         ;
;    |cmd_rx:cmd_rx_0|                                                                                                                    ; 74 (74)     ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 13 (13)           ; 60 (60)          ; |top_file|cmd_rx:cmd_rx_0                                                                                                                                                                                                                                                                                                                            ; cmd_rx                            ; work         ;
;    |eth_cmd:eth_cmd|                                                                                                                    ; 102 (102)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 86 (86)           ; 13 (13)          ; |top_file|eth_cmd:eth_cmd                                                                                                                                                                                                                                                                                                                            ; eth_cmd                           ; work         ;
;    |eth_send_ctrl:eth_send_ctrl|                                                                                                        ; 144 (144)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 74 (74)          ; |top_file|eth_send_ctrl:eth_send_ctrl                                                                                                                                                                                                                                                                                                                ; eth_send_ctrl                     ; work         ;
;    |eth_udp_rx_gmii:eth_udp_rx_gmii|                                                                                                    ; 588 (411)   ; 364 (344)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (137)    ; 135 (135)         ; 229 (139)        ; |top_file|eth_udp_rx_gmii:eth_udp_rx_gmii                                                                                                                                                                                                                                                                                                            ; eth_udp_rx_gmii                   ; work         ;
;       |ip_checksum:ip_checksum|                                                                                                         ; 177 (177)   ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (87)      ; 0 (0)             ; 90 (90)          ; |top_file|eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum                                                                                                                                                                                                                                                                                    ; ip_checksum                       ; work         ;
;    |eth_udp_tx_gmii:eth_udp_tx_gmii|                                                                                                    ; 472 (294)   ; 195 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (149)    ; 30 (29)           ; 165 (111)        ; |top_file|eth_udp_tx_gmii:eth_udp_tx_gmii                                                                                                                                                                                                                                                                                                            ; eth_udp_tx_gmii                   ; work         ;
;       |crc32_d8:crc32_d8|                                                                                                               ; 63 (63)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 37 (37)          ; |top_file|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8                                                                                                                                                                                                                                                                                          ; crc32_d8                          ; work         ;
;       |ip_checksum:ip_checksum|                                                                                                         ; 120 (120)   ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 1 (1)             ; 17 (17)          ; |top_file|eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum                                                                                                                                                                                                                                                                                    ; ip_checksum                       ; work         ;
;    |fifo_rx:fifo_rx|                                                                                                                    ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 61 (0)            ; 48 (0)           ; |top_file|fifo_rx:fifo_rx                                                                                                                                                                                                                                                                                                                            ; fifo_rx                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 61 (0)            ; 48 (0)           ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;          |dcfifo_gjf1:auto_generated|                                                                                                   ; 125 (36)    ; 107 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 61 (29)           ; 48 (3)           ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated                                                                                                                                                                                                                                                                         ; dcfifo_gjf1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                             ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                              ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                        ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                              ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                        ; dffpipe_c09                       ; work         ;
;             |altsyncram_d421:fifo_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram                                                                                                                                                                                                                                                ; altsyncram_d421                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                                ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_file|fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                                 ; cmpr_o76                          ; work         ;
;    |fifo_tx:fifo_tx_0|                                                                                                                  ; 240 (0)     ; 182 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 83 (0)            ; 100 (0)          ; |top_file|fifo_tx:fifo_tx_0                                                                                                                                                                                                                                                                                                                          ; fifo_tx                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 240 (0)     ; 182 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 83 (0)            ; 100 (0)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                        ; dcfifo_mixed_widths               ; work         ;
;          |dcfifo_h7k1:auto_generated|                                                                                                   ; 240 (62)    ; 182 (46)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (8)       ; 83 (36)           ; 100 (15)         ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_h7k1                       ; work         ;
;             |a_gray2bin_bib:rdptr_g_gray2bin|                                                                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_bib                    ; work         ;
;             |a_gray2bin_bib:rs_dgwp_gray2bin|                                                                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_gray2bin_bib:rs_dgwp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_bib                    ; work         ;
;             |a_graycounter_47c:wrptr_g1p|                                                                                               ; 28 (28)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_47c                 ; work         ;
;             |a_graycounter_7p6:rdptr_g1p|                                                                                               ; 28 (28)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 20 (20)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_7p6                 ; work         ;
;             |alt_synch_pipe_ual:rs_dgwp|                                                                                                ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 7 (0)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_ual                ; work         ;
;                |dffpipe_g09:dffpipe17|                                                                                                  ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 7 (7)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_g09:dffpipe17                                                                                                                                                                                            ; dffpipe_g09                       ; work         ;
;             |alt_synch_pipe_val:ws_dgrp|                                                                                                ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 12 (0)           ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_val                ; work         ;
;                |dffpipe_h09:dffpipe20|                                                                                                  ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 12 (12)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_h09:dffpipe20                                                                                                                                                                                            ; dffpipe_h09                       ; work         ;
;             |altsyncram_bqu:fifo_ram|                                                                                                   ; 30 (6)      ; 6 (6)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 2 (2)             ; 8 (4)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram                                                                                                                                                                                                                     ; altsyncram_bqu                    ; work         ;
;                |decode_6k6:rden_decode_b|                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b                                                                                                                                                                                            ; decode_6k6                        ; work         ;
;                |decode_d87:decode12|                                                                                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12                                                                                                                                                                                                 ; decode_d87                        ; work         ;
;                |mux_t28:mux13|                                                                                                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|mux_t28:mux13                                                                                                                                                                                                       ; mux_t28                           ; work         ;
;             |cmpr_s76:rdempty_eq_comp|                                                                                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:rdempty_eq_comp                                                                                                                                                                                                                    ; cmpr_s76                          ; work         ;
;             |cmpr_s76:wrfull_eq_comp|                                                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cmpr_s76:wrfull_eq_comp                                                                                                                                                                                                                     ; cmpr_s76                          ; work         ;
;             |cntr_old:cntr_b|                                                                                                           ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|cntr_old:cntr_b                                                                                                                                                                                                                             ; cntr_old                          ; work         ;
;             |dffpipe_e09:rs_bwp|                                                                                                        ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_e09:rs_bwp                                                                                                                                                                                                                          ; dffpipe_e09                       ; work         ;
;             |dffpipe_f09:rs_brp|                                                                                                        ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |top_file|fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp                                                                                                                                                                                                                          ; dffpipe_f09                       ; work         ;
;    |gmii_to_rgmii:u_gmii_to_rgmii|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                                              ; gmii_to_rgmii                     ; work         ;
;       |ddo_x1:ddo_x1_clk|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                                                                            ; ddo_x1                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                          ; altddio_out                       ; work         ;
;             |ddio_out_p9j:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                                              ; ddio_out_p9j                      ; work         ;
;       |ddo_x1:ddo_x1_inst|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                                                                           ; ddo_x1                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                         ; altddio_out                       ; work         ;
;             |ddio_out_p9j:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                                             ; ddio_out_p9j                      ; work         ;
;       |ddo_x4:ddo_x4_inst|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                                                                           ; ddo_x4                            ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                         ; altddio_out                       ; work         ;
;             |ddio_out_s9j:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                                                             ; ddio_out_s9j                      ; work         ;
;    |phy_config:phy_config_inst|                                                                                                         ; 80 (63)     ; 51 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (21)      ; 0 (0)             ; 51 (42)          ; |top_file|phy_config:phy_config_inst                                                                                                                                                                                                                                                                                                                 ; phy_config                        ; work         ;
;       |mdio_bit_shift:u_mdio_bit_shift|                                                                                                 ; 17 (17)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 9 (9)            ; |top_file|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift                                                                                                                                                                                                                                                                                 ; mdio_bit_shift                    ; work         ;
;    |rgmii_to_gmii:u_rgmii_to_gmii|                                                                                                      ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii                                                                                                                                                                                                                                                                                                              ; rgmii_to_gmii                     ; work         ;
;       |ddi_x1:ddi_x1_inst|                                                                                                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst                                                                                                                                                                                                                                                                                           ; ddi_x1                            ; work         ;
;          |altddio_in:ALTDDIO_IN_component|                                                                                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                           ; altddio_in                        ; work         ;
;             |ddio_in_8hf:auto_generated|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                                                                                                                                                                                                                                ; ddio_in_8hf                       ; work         ;
;       |ddi_x4:ddi_x4_inst|                                                                                                              ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst                                                                                                                                                                                                                                                                                           ; ddi_x4                            ; work         ;
;          |altddio_in:ALTDDIO_IN_component|                                                                                              ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                           ; altddio_in                        ; work         ;
;             |ddio_in_bhf:auto_generated|                                                                                                ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |top_file|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                                                                                                                                                                                                                                ; ddio_in_bhf                       ; work         ;
;    |rx_pll:rx_pll|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|rx_pll:rx_pll                                                                                                                                                                                                                                                                                                                              ; rx_pll                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|rx_pll:rx_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |rx_pll_altpll:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated                                                                                                                                                                                                                                                                         ; rx_pll_altpll                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 23 (0)            ; 68 (0)           ; |top_file|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 23 (0)            ; 68 (0)           ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 23 (0)            ; 68 (0)           ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 23 (2)            ; 68 (0)           ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 21 (0)            ; 68 (0)           ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (43)      ; 21 (20)           ; 68 (42)          ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |top_file|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 691 (48)    ; 587 (46)                  ; 0 (0)         ; 11776       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (2)      ; 293 (46)          ; 294 (0)          ; |top_file|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 643 (0)     ; 541 (0)                   ; 0 (0)         ; 11776       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (0)      ; 247 (0)           ; 294 (0)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 643 (204)   ; 541 (170)                 ; 0 (0)         ; 11776       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (34)     ; 247 (112)         ; 294 (55)         ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 60 (58)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 39 (39)           ; 20 (0)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11776       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_u424:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 11776       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated                                                                                                                                                 ; altsyncram_u424                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 11 (11)           ; 53 (53)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 138 (1)     ; 131 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 83 (0)            ; 48 (1)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 115 (0)     ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 69 (0)            ; 46 (0)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 69 (69)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 69 (69)           ; 0 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 46 (0)      ; 46 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (0)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (8)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 10 (0)            ; 1 (1)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 98 (10)     ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 1 (0)             ; 81 (0)           ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 19 (19)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |speed_ctrl:speed_ctrl_0|                                                                                                            ; 247 (247)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (117)    ; 0 (0)             ; 130 (130)        ; |top_file|speed_ctrl:speed_ctrl_0                                                                                                                                                                                                                                                                                                                    ; speed_ctrl                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+------------+----------+---------------+---------------+-----------------------+----------+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+----------+------+
; ad_clk1    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ad_clk2    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; eth_gtxc   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[3] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txen   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_rst_n  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; eth_mdc    ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; eth_mdio   ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; Clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; reset_n    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; eth_rxd[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; eth_rxd[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; eth_rxd[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; eth_rxd[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; eth_rxc    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; eth_rxdv   ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; ad_in2[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ad_in1[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in1[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ad_in2[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ad_in1[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
+------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; eth_mdc                                                                                                                                   ;                   ;         ;
; eth_mdio                                                                                                                                  ;                   ;         ;
; Clk                                                                                                                                       ;                   ;         ;
; reset_n                                                                                                                                   ;                   ;         ;
; eth_rxd[0]                                                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                 ; 0                 ; 6       ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]~feeder ; 0                 ; 6       ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]~feeder                                                                       ; 0                 ; 6       ;
; eth_rxd[1]                                                                                                                                ;                   ;         ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]~feeder ; 0                 ; 6       ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder                                                                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]~feeder                                                                       ; 0                 ; 6       ;
; eth_rxd[2]                                                                                                                                ;                   ;         ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]~feeder ; 1                 ; 6       ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]~feeder                                                                          ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]~feeder                                                                       ; 1                 ; 6       ;
; eth_rxd[3]                                                                                                                                ;                   ;         ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]~feeder ; 1                 ; 6       ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]~feeder                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder                                                                          ; 1                 ; 6       ;
; eth_rxc                                                                                                                                   ;                   ;         ;
; eth_rxdv                                                                                                                                  ;                   ;         ;
;      - rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ad_in2[4]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[4]~0                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~13                                                                            ; 0                 ; 6       ;
; ad_in1[4]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[4]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~13                                                                            ; 0                 ; 6       ;
; ad_in2[0]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[0]~1                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[8]                                                                            ; 0                 ; 6       ;
; ad_in1[0]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[0]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[8]~2                                                                          ; 0                 ; 6       ;
; ad_in2[5]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[5]~3                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~14                                                                            ; 0                 ; 6       ;
; ad_in1[5]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[5]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~14                                                                            ; 0                 ; 6       ;
; ad_in2[1]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[1]~4                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[9]                                                                            ; 0                 ; 6       ;
; ad_in1[1]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[1]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[9]~5                                                                          ; 0                 ; 6       ;
; ad_in2[6]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[6]~6                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~15                                                                            ; 0                 ; 6       ;
; ad_in1[6]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[6]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~15                                                                            ; 0                 ; 6       ;
; ad_in2[2]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[2]~7                                                                          ; 1                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[10]                                                                           ; 1                 ; 6       ;
; ad_in1[2]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[2]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[10]~8                                                                         ; 0                 ; 6       ;
; ad_in2[7]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[7]~9                                                                          ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~16                                                                            ; 0                 ; 6       ;
; ad_in1[7]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[7]                                                                            ; 0                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~16                                                                            ; 0                 ; 6       ;
; ad_in2[3]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[3]~10                                                                         ; 1                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[11]                                                                           ; 1                 ; 6       ;
; ad_in1[3]                                                                                                                                 ;                   ;         ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[3]                                                                            ; 1                 ; 6       ;
;      - ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out[11]~11                                                                        ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 445     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|ad_out~12                                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y8_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0|always2~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y8_N6   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 374     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmd_rx:cmd_rx_0|ADC_Speed_Set[31]~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y5_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmd_rx:cmd_rx_0|ChannelSel[1]~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y5_N10  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cmd_rx:cmd_rx_0|DataNum[0]~1                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y5_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_cmd:eth_cmd|cmd_data[0]~7                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y5_N0   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_cmd:eth_cmd|fifo_rd_req                                                                                                                                                                                                                                                                                                                                 ; FF_X18_Y3_N21      ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_rxc                                                                                                                                                                                                                                                                                                                                                     ; PIN_M15            ; 308     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; eth_rxc                                                                                                                                                                                                                                                                                                                                                     ; PIN_M15            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|Selector34~4                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y8_N2   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|lenth_Num[4]~12                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y8_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|lenth_Num[6]~11                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y8_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|lenth_val[2]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y8_N10  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|state.0011                                                                                                                                                                                                                                                                                                                      ; FF_X19_Y8_N29      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|state_0.0010                                                                                                                                                                                                                                                                                                                    ; FF_X19_Y9_N7       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_send_ctrl:eth_send_ctrl|tx_en_pulse                                                                                                                                                                                                                                                                                                                     ; FF_X19_Y9_N5       ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~10                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y17_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~3                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~4                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~5                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~7                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~8                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y18_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder0~9                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y18_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~10                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y19_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~11                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~12                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y18_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~13                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y18_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~14                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y18_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~15                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y18_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~16                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~17                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y20_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~19                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~20                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~21                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~22                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~3                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y19_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~4                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y18_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~6                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y20_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~7                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y20_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~8                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder1~9                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y18_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder2~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y18_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Decoder2~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|Selector4~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y19_N0   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state.RX_DATA                                                                                                                                                                                                                                                                                                          ; FF_X6_Y19_N1       ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state.RX_DRP_DATA                                                                                                                                                                                                                                                                                                      ; FF_X6_Y19_N15      ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state.RX_IP_HEADER                                                                                                                                                                                                                                                                                                     ; FF_X9_Y19_N31      ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum_cal_en                                                                                                                                                                                                                                                                                                          ; FF_X11_Y18_N27     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[30]~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y4_N0   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc_en_temp                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y5_N31      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state.TX_DATA                                                                                                                                                                                                                                                                                                          ; FF_X26_Y8_N31      ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state.TX_FILL_DATA                                                                                                                                                                                                                                                                                                     ; FF_X25_Y5_N9       ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state.TX_IP_HEADER                                                                                                                                                                                                                                                                                                     ; FF_X28_Y10_N21     ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y3_N2   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y3_N28  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|_~0                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y12_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b|w_anode761w[2]                                                                                                                                                                                              ; LCCOMB_X23_Y12_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b|w_anode775w[2]~0                                                                                                                                                                                            ; LCCOMB_X23_Y12_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b|w_anode775w[2]~1                                                                                                                                                                                            ; LCCOMB_X23_Y12_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_6k6:rden_decode_b|w_anode775w[2]~2                                                                                                                                                                                            ; LCCOMB_X23_Y12_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12|w_anode723w[2]~0                                                                                                                                                                                                 ; LCCOMB_X23_Y11_N22 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12|w_anode736w[2]~0                                                                                                                                                                                                 ; LCCOMB_X23_Y11_N20 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12|w_anode744w[2]~0                                                                                                                                                                                                 ; LCCOMB_X23_Y11_N30 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|decode_d87:decode12|w_anode752w[2]~0                                                                                                                                                                                                 ; LCCOMB_X23_Y11_N28 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                ; LCCOMB_X24_Y12_N4  ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|valid_wrreq~2                                                                                                                                                                                                                                                ; LCCOMB_X23_Y11_N18 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; phy_config:phy_config_inst|LessThan0~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X1_Y11_N8   ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; phy_config:phy_config_inst|LessThan1~2                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y16_N10 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; phy_config:phy_config_inst|LessThan2~4                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y16_N4  ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; phy_config:phy_config_inst|mdc_clk                                                                                                                                                                                                                                                                                                                          ; FF_X1_Y11_N7       ; 30      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[0]~19                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y22_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_oe                                                                                                                                                                                                                                                                                          ; FF_X23_Y22_N1      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; phy_config:phy_config_inst|start                                                                                                                                                                                                                                                                                                                            ; FF_X22_Y20_N9      ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                     ; PIN_E16            ; 841     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                         ; PLL_2              ; 877     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X17_Y14_N11     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X18_Y16_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X18_Y16_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X18_Y14_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X18_Y16_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X18_Y15_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X19_Y15_N31     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X19_Y15_N15     ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X18_Y15_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X18_Y16_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9               ; LCCOMB_X17_Y16_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X18_Y15_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X18_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X14_Y16_N16 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X18_Y16_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X17_Y14_N1      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X17_Y14_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X18_Y14_N31     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X18_Y15_N9      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X17_Y14_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X17_Y15_N17     ; 34      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X18_Y16_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X23_Y17_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X23_Y17_N24 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X23_Y17_N9      ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X22_Y17_N6  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N30 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X19_Y14_N13     ; 201     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]~1                                                                                                                                                                                               ; LCCOMB_X28_Y15_N26 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X22_Y17_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X22_Y17_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X29_Y18_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X29_Y20_N2  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                                                         ; LCCOMB_X30_Y20_N16 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X29_Y18_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X30_Y18_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X30_Y20_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N26 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X17_Y13_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X22_Y17_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]~34                                                                                                                                                                                                                          ; LCCOMB_X28_Y15_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X22_Y15_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X22_Y15_N20 ; 92      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl_0|Equal0~20                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y6_N0    ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl_0|adc_data_en                                                                                                                                                                                                                                                                                                                         ; FF_X12_Y6_N21      ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl_0|always0~1                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y7_N0   ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl_0|data_cnt[31]~96                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y6_N10  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl_0|state.0011                                                                                                                                                                                                                                                                                                                          ; FF_X12_Y6_N1       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk                                                                                                                   ; PIN_E1            ; 445     ; 23                                   ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0    ; 374     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; eth_rxc                                                                                                               ; PIN_M15           ; 308     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; phy_config:phy_config_inst|LessThan2~4                                                                                ; LCCOMB_X13_Y16_N4 ; 9       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; phy_config:phy_config_inst|mdc_clk                                                                                    ; FF_X1_Y11_N7      ; 30      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                               ; PIN_E16           ; 841     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0]                                   ; PLL_2             ; 877     ; 54                                   ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X19_Y14_N13    ; 201     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X15_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 16           ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 32768                       ; 8                           ; 262144              ; 32   ; None ; M9K_X27_Y4_N0, M9K_X27_Y8_N0, M9K_X27_Y6_N0, M9K_X15_Y5_N0, M9K_X15_Y14_N0, M9K_X15_Y15_N0, M9K_X15_Y13_N0, M9K_X15_Y17_N0, M9K_X15_Y7_N0, M9K_X27_Y17_N0, M9K_X15_Y10_N0, M9K_X15_Y16_N0, M9K_X27_Y19_N0, M9K_X15_Y8_N0, M9K_X27_Y16_N0, M9K_X15_Y12_N0, M9K_X15_Y6_N0, M9K_X27_Y18_N0, M9K_X27_Y14_N0, M9K_X15_Y19_N0, M9K_X27_Y11_N0, M9K_X27_Y3_N0, M9K_X27_Y7_N0, M9K_X15_Y4_N0, M9K_X15_Y9_N0, M9K_X27_Y9_N0, M9K_X27_Y5_N0, M9K_X15_Y11_N0, M9K_X27_Y10_N0, M9K_X27_Y12_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 23           ; 512          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 11776  ; 512                         ; 23                          ; 512                         ; 23                          ; 11776               ; 2    ; None ; M9K_X27_Y20_N0, M9K_X27_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,112 / 32,401 ( 13 % ) ;
; C16 interconnects     ; 51 / 1,326 ( 4 % )      ;
; C4 interconnects      ; 1,587 / 21,816 ( 7 % )  ;
; Direct links          ; 948 / 32,401 ( 3 % )    ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 1,723 / 10,320 ( 17 % ) ;
; R24 interconnects     ; 56 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,921 / 28,186 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.57) ; Number of LABs  (Total = 252) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 20                            ;
; 2                                           ; 12                            ;
; 3                                           ; 7                             ;
; 4                                           ; 3                             ;
; 5                                           ; 9                             ;
; 6                                           ; 8                             ;
; 7                                           ; 5                             ;
; 8                                           ; 5                             ;
; 9                                           ; 7                             ;
; 10                                          ; 8                             ;
; 11                                          ; 11                            ;
; 12                                          ; 7                             ;
; 13                                          ; 9                             ;
; 14                                          ; 11                            ;
; 15                                          ; 28                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.89) ; Number of LABs  (Total = 252) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 138                           ;
; 1 Clock                            ; 170                           ;
; 1 Clock enable                     ; 77                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 40                            ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.44) ; Number of LABs  (Total = 252) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 12                            ;
; 2                                            ; 14                            ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 11                            ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 7                             ;
; 10                                           ; 4                             ;
; 11                                           ; 5                             ;
; 12                                           ; 5                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 4                             ;
; 18                                           ; 8                             ;
; 19                                           ; 4                             ;
; 20                                           ; 6                             ;
; 21                                           ; 11                            ;
; 22                                           ; 6                             ;
; 23                                           ; 11                            ;
; 24                                           ; 10                            ;
; 25                                           ; 13                            ;
; 26                                           ; 9                             ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 11                            ;
; 30                                           ; 15                            ;
; 31                                           ; 6                             ;
; 32                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.42) ; Number of LABs  (Total = 252) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 4                             ;
; 1                                               ; 35                            ;
; 2                                               ; 31                            ;
; 3                                               ; 26                            ;
; 4                                               ; 12                            ;
; 5                                               ; 16                            ;
; 6                                               ; 14                            ;
; 7                                               ; 4                             ;
; 8                                               ; 12                            ;
; 9                                               ; 16                            ;
; 10                                              ; 11                            ;
; 11                                              ; 13                            ;
; 12                                              ; 10                            ;
; 13                                              ; 8                             ;
; 14                                              ; 4                             ;
; 15                                              ; 4                             ;
; 16                                              ; 18                            ;
; 17                                              ; 1                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
; 29                                              ; 1                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.34) ; Number of LABs  (Total = 252) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 9                             ;
; 3                                            ; 17                            ;
; 4                                            ; 24                            ;
; 5                                            ; 12                            ;
; 6                                            ; 17                            ;
; 7                                            ; 17                            ;
; 8                                            ; 14                            ;
; 9                                            ; 7                             ;
; 10                                           ; 8                             ;
; 11                                           ; 9                             ;
; 12                                           ; 11                            ;
; 13                                           ; 5                             ;
; 14                                           ; 9                             ;
; 15                                           ; 5                             ;
; 16                                           ; 7                             ;
; 17                                           ; 8                             ;
; 18                                           ; 7                             ;
; 19                                           ; 9                             ;
; 20                                           ; 14                            ;
; 21                                           ; 5                             ;
; 22                                           ; 6                             ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 4                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
; 33                                           ; 4                             ;
; 34                                           ; 2                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 36           ; 6            ; 36           ; 0            ; 0            ; 40        ; 36           ; 0            ; 40        ; 40        ; 0            ; 9            ; 0            ; 0            ; 26           ; 0            ; 9            ; 26           ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 40        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 34           ; 4            ; 40           ; 40           ; 0         ; 4            ; 40           ; 0         ; 0         ; 40           ; 31           ; 40           ; 40           ; 14           ; 40           ; 31           ; 14           ; 40           ; 40           ; 40           ; 31           ; 40           ; 40           ; 40           ; 40           ; 40           ; 0         ; 40           ; 40           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ad_clk1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_clk2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_gtxc            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txen            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_mdc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_mdio            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxdv            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in2[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_in1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                               ;
+----------------------------------------------------+----------------------------------------------------+-------------------+
; Source Clock(s)                                    ; Destination Clock(s)                               ; Delay Added in ns ;
+----------------------------------------------------+----------------------------------------------------+-------------------+
; rx_pll|altpll_component|auto_generated|pll1|clk[0] ; rx_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.1               ;
; eth_rxc                                            ; eth_rxc                                            ; 2.5               ;
; clk                                                ; clk                                                ; 1.4               ;
+----------------------------------------------------+----------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a13~porta_datain_reg0               ; 0.452             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a9~porta_datain_reg0                ; 0.452             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a8~porta_datain_reg0                ; 0.452             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|wrptr_g[8]                                                                                                     ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~porta_address_reg0                                                                                                             ; 0.390             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|wrptr_g[7]                                                                                                     ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~porta_address_reg0                                                                                                             ; 0.390             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[2]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.352             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[3]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.352             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[1]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.352             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a21~porta_datain_reg0               ; 0.335             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a20~porta_datain_reg0               ; 0.335             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a19~porta_datain_reg0               ; 0.335             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[0]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.233             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[5]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a1~portb_address_reg0                                                                                  ; 0.215             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a11                                            ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[2]                                                                                              ; 0.145             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a10                                            ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[2]                                                                                              ; 0.142             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a1                                             ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                                                                                              ; 0.141             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a2                                             ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[0]                                                                                              ; 0.139             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ram_block1a22~porta_datain_reg0               ; 0.124             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[9]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|sub_parity6a2                                                                                                 ; 0.123             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                                                                                                                          ; 0.123             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|rdptr_g[12]                                                                        ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp|dffe15a[13]                                                                                                            ; 0.120             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[8]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|sub_parity6a2                                                                                                 ; 0.120             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[4]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|sub_parity6a1                                                                                                 ; 0.120             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                                                                                                                          ; 0.120             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                                                                                                                          ; 0.120             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|rdptr_g[14]                                                                        ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|dffpipe_f09:rs_brp|dffe15a[13]                                                                                                            ; 0.118             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                        ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                                                                                                                          ; 0.118             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|addr_store_b[1]                                            ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|address_reg_b[1]                                                                                                  ; 0.101             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                     ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                     ; 0.099             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[1]                                                                         ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a18~porta_address_reg0                                                                                 ; 0.084             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                                                                                                                           ; 0.082             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|wrptr_g[1]                                                                                                     ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~porta_address_reg0                                                                                                             ; 0.079             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|addr_store_b[0]                                            ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|address_reg_b[0]                                                                                                  ; 0.068             ;
; eth_send_ctrl:eth_send_ctrl|state.0001                                                                                                                                            ; eth_send_ctrl:eth_send_ctrl|state.0010                                                                                                                                                                                                   ; 0.064             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                                                                                                                          ; 0.064             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                                                                                                                          ; 0.062             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; 0.050             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; 0.050             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                         ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|altsyncram_d421:fifo_ram|ram_block11a3~portb_address_reg0                                                                                                             ; 0.045             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[10]                                                                        ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a18~porta_address_reg0                                                                                 ; 0.034             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[7]                                                                         ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a31~porta_address_reg0                                                                                 ; 0.033             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[4]                                                                         ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a31~porta_address_reg0                                                                                 ; 0.033             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[6]                                                                         ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a31~porta_address_reg0                                                                                 ; 0.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; 0.032             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|wrptr_g[9]                                                                         ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a18~porta_address_reg0                                                                                 ; 0.030             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[6]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.029             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a8                                             ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[2]                                                                                              ; 0.026             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a12                                            ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a14                                                                                                   ; 0.023             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                                                                    ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                   ; 0.023             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter7a[7]                                           ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|altsyncram_bqu:fifo_ram|ram_block11a11~portb_address_reg0                                                                                 ; 0.023             ;
; phy_config:phy_config_inst|div_cnt[19]                                                                                                                                            ; phy_config:phy_config_inst|div_cnt[19]                                                                                                                                                                                                   ; 0.021             ;
; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                                                                    ; fifo_rx:fifo_rx|dcfifo:dcfifo_component|dcfifo_gjf1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                   ; 0.021             ;
; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|sub_parity10a[3]                                       ; fifo_tx:fifo_tx_0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_h7k1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9                                                                                                       ; 0.019             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 64 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "Ultrasonic_instrument_eth"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2000 ps) for rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0] port File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gjf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_h7k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_h09:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_g09:dffpipe17|dffe18a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Ultrasonic_instrument_eth.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {rx_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase -90.00 -duty_cycle 50.00 -name {rx_pll|altpll_component|auto_generated|pll1|clk[0]} {rx_pll|altpll_component|auto_generated|pll1|clk[0]}
Warning (332060): Node: phy_config:phy_config_inst|mdc_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register phy_config:phy_config_inst|cnt[11] is being clocked by phy_config:phy_config_inst|mdc_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From rx_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From rx_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to rx_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):    8.000      eth_rxc
    Info (332111):    8.000 rx_pll|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node eth_rxc~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 43
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node rx_pll:rx_pll|altpll:altpll_component|rx_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node phy_config:phy_config_inst|mdc_clk File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v Line: 48
        Info (176357): Destination node ad_clk1~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 60
        Info (176357): Destination node ad_clk2~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 61
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node phy_config:phy_config_inst|mdc_clk  File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v Line: 48
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node eth_mdc~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 54
        Info (176357): Destination node phy_config:phy_config_inst|mdc_clk~0 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v Line: 48
Info (176353): Automatically promoted node reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 64
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node led~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 66
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node phy_config:phy_config_inst|LessThan2~4  File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node eth_rst_n~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 53
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 32
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 33
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 34
    Info (176467): Node "eth_rxd[0]~input" is constrained to location IOIBUF_X28_Y24_N22 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "eth_rxd[0]" is constrained to location PIN E10 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 32
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 33
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 34
    Info (176467): Node "eth_rxd[1]~input" is constrained to location IOIBUF_X30_Y24_N8 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "eth_rxd[1]" is constrained to location PIN A13 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 32
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 33
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 34
    Info (176467): Node "eth_rxd[2]~input" is constrained to location IOIBUF_X28_Y24_N1 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "eth_rxd[2]" is constrained to location PIN A14 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 32
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 33
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf Line: 34
    Info (176467): Node "eth_rxd[3]~input" is constrained to location IOIBUF_X30_Y24_N22 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "eth_rxd[3]" is constrained to location PIN B13 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 44
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf Line: 33
    Info (176467): Node "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf Line: 34
    Info (176467): Node "eth_rxdv~input" is constrained to location IOIBUF_X21_Y24_N1 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 45
    Info (176467): Node "eth_rxdv" is constrained to location PIN A15 to improve DDIO timing File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 45
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ad_in1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ad_in2[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.03 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin Clk uses I/O standard 3.3-V LVTTL at E1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 63
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at E16 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 64
    Info (169178): Pin ad_in2[4] uses I/O standard 3.3-V LVTTL at G2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[4] uses I/O standard 3.3-V LVTTL at L1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[0] uses I/O standard 3.3-V LVTTL at J6 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[0] uses I/O standard 3.3-V LVTTL at P2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[5] uses I/O standard 3.3-V LVTTL at F2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[5] uses I/O standard 3.3-V LVTTL at K2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[1] uses I/O standard 3.3-V LVTTL at G5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[1] uses I/O standard 3.3-V LVTTL at N2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[6] uses I/O standard 3.3-V LVTTL at F5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[6] uses I/O standard 3.3-V LVTTL at K1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[2] uses I/O standard 3.3-V LVTTL at F3 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[2] uses I/O standard 3.3-V LVTTL at N1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[7] uses I/O standard 3.3-V LVTTL at F1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[7] uses I/O standard 3.3-V LVTTL at J2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
    Info (169178): Pin ad_in2[3] uses I/O standard 3.3-V LVTTL at G1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 58
    Info (169178): Pin ad_in1[3] uses I/O standard 3.3-V LVTTL at L2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 57
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin eth_mdc has a permanently enabled output enable File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v Line: 54
Info (144001): Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 5695 megabytes
    Info: Processing ended: Wed Nov 01 17:25:06 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg.


