Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Fri Dec 15 10:16:13 2017
| Host             : XiaoXin running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_CPU_power_routed.rpt -pb TOP_CPU_power_summary_routed.pb -rpx TOP_CPU_power_routed.rpx
| Design           : TOP_CPU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 96.348 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 95.862                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    35.419 |    11325 |       --- |             --- |
|   LUT as Logic |    33.880 |     5464 |     20800 |           26.27 |
|   F7/F8 Muxes  |     0.851 |      592 |     32600 |            1.82 |
|   Register     |     0.400 |     3834 |     41600 |            9.22 |
|   CARRY4       |     0.278 |       74 |      8150 |            0.91 |
|   BUFG         |     0.011 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |    43.811 |     9226 |       --- |             --- |
| I/O            |    16.632 |       17 |       106 |           16.04 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    96.348 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    79.594 |      79.254 |      0.341 |
| Vccaux    |       1.800 |     0.662 |       0.609 |      0.053 |
| Vcco33    |       3.300 |     4.702 |       4.701 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| TOP_CPU              |    95.862 |
|   button_in_CPUclk   |     0.058 |
|     avoidshake       |     0.013 |
|     clkdiv_40        |     0.046 |
|   button_in_LEDreset |     0.075 |
|     avoidshake       |     0.030 |
|     clkdiv_40        |     0.044 |
|   button_in_RST      |     0.928 |
|     avoidshake       |     0.886 |
|     clkdiv_40        |     0.041 |
|   clkdiv             |     0.067 |
|   display            |     0.037 |
|     segled           |     0.037 |
|   multicyclecpu      |    77.695 |
|     Adr              |     0.609 |
|     Bdr              |     6.465 |
|     alu32            |     0.289 |
|     aluoutdr         |    14.625 |
|     control_unit     |    13.773 |
|       RegDst_reg[0]  |     0.012 |
|     data_mem         |    17.010 |
|     dbdr             |     0.333 |
|     ir               |    11.526 |
|     pc               |     0.845 |
|     pc4_add_imm      |     0.173 |
|     pc_add_4         |     0.290 |
|     regfile          |     6.147 |
+----------------------+-----------+


