0.4
2016.2
D:/wza/vivado_program_files/project_for_digital_logic/VGA_test/my_vga_test/src/time_divider_advanced.v,1641005789,verilog,,,,,,,,,,,
D:/wza/vivado_program_files/project_for_digital_logic/VGA_test/my_vga_test/src/top.v,1641008760,verilog,,,,,,,,,,,
D:/wza/vivado_program_files/project_for_digital_logic/VGA_test/my_vga_test/src/vga_display.v,1641006848,verilog,,,,,,,,,,,
D:/wza/vivado_program_files/project_for_digital_logic/VGA_test/my_vga_test/src/vga_driver.v,1641006877,verilog,,,,,,,,,,,
D:/wza/vivado_program_files/project_for_digital_logic/VGA_test/my_vga_test/vivado_proj/vivado_proj.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
