

================================================================
== Vitis HLS Report for 'replicate_stream'
================================================================
* Date:           Tue Aug 13 10:21:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.331 ns|  23.331 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 9 'read' 'val' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 10 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 11 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 12 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (1.21ns)   --->   "%val_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 13 'read' 'val_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_2 : Operation 14 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 14 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_2 : Operation 15 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 15 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_2 : Operation 16 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 16 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 17 [1/1] (1.21ns)   --->   "%val_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 17 'read' 'val_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_3 : Operation 18 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 18 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_3 : Operation 19 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 19 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_3 : Operation 20 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 20 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 21 [1/1] (1.21ns)   --->   "%val_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 21 'read' 'val_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_4 : Operation 22 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 22 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_4 : Operation 23 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 23 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_4 : Operation 24 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 24 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 25 [1/1] (1.21ns)   --->   "%val_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 25 'read' 'val_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_5 : Operation 26 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 26 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_5 : Operation 27 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 27 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_5 : Operation 28 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 28 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 29 [1/1] (1.21ns)   --->   "%val_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 29 'read' 'val_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_6 : Operation 30 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 30 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_6 : Operation 31 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 31 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_6 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_5" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 32 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 33 [1/1] (1.21ns)   --->   "%val_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 33 'read' 'val_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_7 : Operation 34 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 34 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_7 : Operation 35 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 35 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_7 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 36 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_2_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_1_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_3_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (1.21ns)   --->   "%val_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:219]   --->   Operation 41 'read' 'val_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_8 : Operation 42 [1/1] (1.21ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:220]   --->   Operation 42 'write' 'write_ln220' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_8 : Operation 43 [1/1] (1.21ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:221]   --->   Operation 43 'write' 'write_ln221' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_8 : Operation 44 [1/1] (1.21ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:222]   --->   Operation 44 'write' 'write_ln222' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:224]   --->   Operation 45 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ krnl_bp_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_3_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val               (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_1             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_2             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_3             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_4             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_5             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
val_6             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
val_7             (read         ) [ 000000000]
write_ln220       (write        ) [ 000000000]
write_ln221       (write        ) [ 000000000]
write_ln222       (write        ) [ 000000000]
ret_ln224         (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="krnl_bp_u_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="krnl_bp_u_copy_1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="krnl_bp_u_copy_2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="krnl_bp_u_copy_3_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_3_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/1 val_1/2 val_2/3 val_3/4 val_4/5 val_5/6 val_6/7 val_7/8 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln220/1 write_ln220/2 write_ln220/3 write_ln220/4 write_ln220/5 write_ln220/6 write_ln220/7 write_ln220/8 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln221/1 write_ln221/2 write_ln221/3 write_ln221/4 write_ln221/5 write_ln221/6 write_ln221/7 write_ln221/8 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/1 write_ln222/2 write_ln222/3 write_ln222/4 write_ln222/5 write_ln222/6 write_ln222/7 write_ln222/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="22" pin="2"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="22" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="22" pin="2"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: krnl_bp_u_copy_1_stream | {1 2 3 4 5 6 7 8 }
	Port: krnl_bp_u_copy_2_stream | {1 2 3 4 5 6 7 8 }
	Port: krnl_bp_u_copy_3_stream | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: replicate_stream : krnl_bp_u_stream | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|
| Operation| Functional Unit |
|----------|-----------------|
|   read   |  grp_read_fu_22 |
|----------|-----------------|
|          | grp_write_fu_28 |
|   write  | grp_write_fu_36 |
|          | grp_write_fu_44 |
|----------|-----------------|
|   Total  |                 |
|----------|-----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
