// Seed: 4044333674
module module_0 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    output wor id_4,
    input wand id_5
);
  logic [1 : -1] id_7, id_8, id_9;
  wire id_10;
  supply0 id_11;
  logic id_12;
  assign id_11 = 1;
  assign id_9  = 1;
  assign id_4  = 1'b0;
  assign id_2  = -1 && id_1;
  logic [(  1  ) : 1  - ""] id_13;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output tri id_2,
    output wire id_3
);
  wire  id_5;
  logic id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
