$date
	Sun Oct 23 07:07:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#639109
b10000 !
1"
#639110
b10000 &
b10000 %
1$
#639111
0"
#639114
b1000 &
b1000 %
#639118
b100 &
b100 %
#639122
b10 &
b10 %
#639126
b1 &
1#
b1 %
#639130
b0 &
b0 %
0#
0$
#1618361
b1101 !
1"
#1618362
b1101 &
b1101 %
1$
#1618363
0"
#1618366
b101000 &
b101000 %
#1618370
b10100 &
b10100 %
#1618374
b1010 &
b1010 %
#1618378
b101 &
b101 %
#1618382
b10000 &
b10000 %
#1618386
b1000 &
b1000 %
#1618390
b100 &
b100 %
#1618394
b10 &
b10 %
#1618398
b1 &
1#
b1 %
#1618402
b0 &
b0 %
0#
0$
#2569482
b110 &
b110 %
1$
b110 !
1"
#2569483
0"
#2569486
b11 &
b11 %
#2569490
b1010 &
b1010 %
#2569494
b101 &
b101 %
#2569498
b10000 &
b10000 %
#2569502
b1000 &
b1000 %
#2569506
b100 &
b100 %
#2569510
b10 &
b10 %
#2569514
b1 &
b1 %
1#
#2569518
b0 &
0#
b0 %
0$
#4500012
