vendor_name = ModelSim
source_file = 1, usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip
source_file = 1, usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/vga_color_out.sv
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Params.h
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Param.h
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Line_Buffer.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_FIFO.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_PLL.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.qip
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_jma1.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_8ic.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_6ib.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_oe9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_pe9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_qe9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_n76.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_7ib.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_re9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_se9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_te9.tdf
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_o76.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_pgp1.tdf
design_name = DE2_CCD
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE2_CCD, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE2_CCD, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE2_CCD, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE2_CCD, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE2_CCD, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE2_CCD, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE2_CCD, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE2_CCD, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE2_CCD, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE2_CCD, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE2_CCD, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE2_CCD, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE2_CCD, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE2_CCD, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE2_CCD, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE2_CCD, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE2_CCD, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE2_CCD, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE2_CCD, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE2_CCD, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE2_CCD, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE2_CCD, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE2_CCD, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE2_CCD, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE2_CCD, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE2_CCD, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE2_CCD, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE2_CCD, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE2_CCD, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE2_CCD, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE2_CCD, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE2_CCD, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE2_CCD, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE2_CCD, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE2_CCD, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE2_CCD, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE2_CCD, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE2_CCD, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE2_CCD, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE2_CCD, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE2_CCD, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE2_CCD, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, DE2_CCD, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, DE2_CCD, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, DE2_CCD, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, DE2_CCD, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, DE2_CCD, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, DE2_CCD, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, DE2_CCD, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, DE2_CCD, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, DE2_CCD, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, DE2_CCD, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, DE2_CCD, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, DE2_CCD, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, DE2_CCD, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, DE2_CCD, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, DE2_CCD, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, DE2_CCD, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, DE2_CCD, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, DE2_CCD, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, DE2_CCD, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, DE2_CCD, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, DE2_CCD, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, DE2_CCD, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, DE2_CCD, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE2_CCD, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE2_CCD, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE2_CCD, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE2_CCD, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE2_CCD, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE2_CCD, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE2_CCD, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE2_CCD, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE2_CCD, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE2_CCD, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, DE2_CCD, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, DE2_CCD, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, DE2_CCD, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, DE2_CCD, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, DE2_CCD, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, DE2_CCD, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, DE2_CCD, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE2_CCD, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE2_CCD, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE2_CCD, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE2_CCD, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE2_CCD, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE2_CCD, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE2_CCD, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE2_CCD, 1
instance = comp, \DRAM_BA_0~output , DRAM_BA_0~output, DE2_CCD, 1
instance = comp, \DRAM_BA_1~output , DRAM_BA_1~output, DE2_CCD, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE2_CCD, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE2_CCD, 1
instance = comp, \OTG_ADDR[0]~output , OTG_ADDR[0]~output, DE2_CCD, 1
instance = comp, \OTG_ADDR[1]~output , OTG_ADDR[1]~output, DE2_CCD, 1
instance = comp, \OTG_CS_N~output , OTG_CS_N~output, DE2_CCD, 1
instance = comp, \OTG_RD_N~output , OTG_RD_N~output, DE2_CCD, 1
instance = comp, \OTG_WR_N~output , OTG_WR_N~output, DE2_CCD, 1
instance = comp, \OTG_RST_N~output , OTG_RST_N~output, DE2_CCD, 1
instance = comp, \I2C_SCLK~output , I2C_SCLK~output, DE2_CCD, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE2_CCD, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE2_CCD, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE2_CCD, 1
instance = comp, \VGA_BLANK~output , VGA_BLANK~output, DE2_CCD, 1
instance = comp, \VGA_SYNC~output , VGA_SYNC~output, DE2_CCD, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE2_CCD, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE2_CCD, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE2_CCD, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE2_CCD, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE2_CCD, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE2_CCD, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE2_CCD, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE2_CCD, 1
instance = comp, \VGA_R[8]~output , VGA_R[8]~output, DE2_CCD, 1
instance = comp, \VGA_R[9]~output , VGA_R[9]~output, DE2_CCD, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE2_CCD, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE2_CCD, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE2_CCD, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE2_CCD, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE2_CCD, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE2_CCD, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE2_CCD, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE2_CCD, 1
instance = comp, \VGA_G[8]~output , VGA_G[8]~output, DE2_CCD, 1
instance = comp, \VGA_G[9]~output , VGA_G[9]~output, DE2_CCD, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE2_CCD, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE2_CCD, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE2_CCD, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE2_CCD, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE2_CCD, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE2_CCD, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE2_CCD, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE2_CCD, 1
instance = comp, \VGA_B[8]~output , VGA_B[8]~output, DE2_CCD, 1
instance = comp, \VGA_B[9]~output , VGA_B[9]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[0]~output , OTG_DATA[0]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[1]~output , OTG_DATA[1]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[2]~output , OTG_DATA[2]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[3]~output , OTG_DATA[3]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[4]~output , OTG_DATA[4]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[5]~output , OTG_DATA[5]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[6]~output , OTG_DATA[6]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[7]~output , OTG_DATA[7]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[8]~output , OTG_DATA[8]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[9]~output , OTG_DATA[9]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[10]~output , OTG_DATA[10]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[11]~output , OTG_DATA[11]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[12]~output , OTG_DATA[12]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[13]~output , OTG_DATA[13]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[14]~output , OTG_DATA[14]~output, DE2_CCD, 1
instance = comp, \OTG_DATA[15]~output , OTG_DATA[15]~output, DE2_CCD, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE2_CCD, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE2_CCD, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE2_CCD, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE2_CCD, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE2_CCD, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE2_CCD, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE2_CCD, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE2_CCD, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE2_CCD, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE2_CCD, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE2_CCD, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE2_CCD, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE2_CCD, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE2_CCD, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE2_CCD, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE2_CCD, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE2_CCD, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE2_CCD, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE2_CCD, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE2_CCD, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE2_CCD, 1
instance = comp, \I2C_SDAT~output , I2C_SDAT~output, DE2_CCD, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE2_CCD, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE2_CCD, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE2_CCD, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE2_CCD, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE2_CCD, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE2_CCD, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE2_CCD, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE2_CCD, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE2_CCD, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE2_CCD, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE2_CCD, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE2_CCD, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE2_CCD, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE2_CCD, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE2_CCD, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE2_CCD, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, DE2_CCD, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE2_CCD, 1
instance = comp, \GPIO_1[10]~inputclkctrl , GPIO_1[10]~inputclkctrl, DE2_CCD, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE2_CCD, 1
instance = comp, \u3|mCCD_LVAL~feeder , u3|mCCD_LVAL~feeder, DE2_CCD, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE2_CCD, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, DE2_CCD, 1
instance = comp, \u2|Equal0~4 , u2|Equal0~4, DE2_CCD, 1
instance = comp, \u2|Equal0~3 , u2|Equal0~3, DE2_CCD, 1
instance = comp, \u2|Equal0~5 , u2|Equal0~5, DE2_CCD, 1
instance = comp, \u2|Equal0~2 , u2|Equal0~2, DE2_CCD, 1
instance = comp, \u2|Equal0~0 , u2|Equal0~0, DE2_CCD, 1
instance = comp, \u2|Equal0~1 , u2|Equal0~1, DE2_CCD, 1
instance = comp, \u2|Equal0~6 , u2|Equal0~6, DE2_CCD, 1
instance = comp, \u2|Cont[20]~59 , u2|Cont[20]~59, DE2_CCD, 1
instance = comp, \u2|Cont[21]~61 , u2|Cont[21]~61, DE2_CCD, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE2_CCD, 1
instance = comp, \u2|Equal0~7 , u2|Equal0~7, DE2_CCD, 1
instance = comp, \u2|Cont[21] , u2|Cont[21], DE2_CCD, 1
instance = comp, \u2|Cont[0]~63 , u2|Cont[0]~63, DE2_CCD, 1
instance = comp, \u2|Cont[0] , u2|Cont[0], DE2_CCD, 1
instance = comp, \u2|Cont[1]~21 , u2|Cont[1]~21, DE2_CCD, 1
instance = comp, \u2|Cont[1] , u2|Cont[1], DE2_CCD, 1
instance = comp, \u2|Cont[2]~23 , u2|Cont[2]~23, DE2_CCD, 1
instance = comp, \u2|Cont[2] , u2|Cont[2], DE2_CCD, 1
instance = comp, \u2|Cont[3]~25 , u2|Cont[3]~25, DE2_CCD, 1
instance = comp, \u2|Cont[3] , u2|Cont[3], DE2_CCD, 1
instance = comp, \u2|Cont[4]~27 , u2|Cont[4]~27, DE2_CCD, 1
instance = comp, \u2|Cont[4] , u2|Cont[4], DE2_CCD, 1
instance = comp, \u2|Cont[5]~29 , u2|Cont[5]~29, DE2_CCD, 1
instance = comp, \u2|Cont[5] , u2|Cont[5], DE2_CCD, 1
instance = comp, \u2|Cont[6]~31 , u2|Cont[6]~31, DE2_CCD, 1
instance = comp, \u2|Cont[6] , u2|Cont[6], DE2_CCD, 1
instance = comp, \u2|Cont[7]~33 , u2|Cont[7]~33, DE2_CCD, 1
instance = comp, \u2|Cont[7] , u2|Cont[7], DE2_CCD, 1
instance = comp, \u2|Cont[8]~35 , u2|Cont[8]~35, DE2_CCD, 1
instance = comp, \u2|Cont[8] , u2|Cont[8], DE2_CCD, 1
instance = comp, \u2|Cont[9]~37 , u2|Cont[9]~37, DE2_CCD, 1
instance = comp, \u2|Cont[9] , u2|Cont[9], DE2_CCD, 1
instance = comp, \u2|Cont[10]~39 , u2|Cont[10]~39, DE2_CCD, 1
instance = comp, \u2|Cont[10] , u2|Cont[10], DE2_CCD, 1
instance = comp, \u2|Cont[11]~41 , u2|Cont[11]~41, DE2_CCD, 1
instance = comp, \u2|Cont[11] , u2|Cont[11], DE2_CCD, 1
instance = comp, \u2|Cont[12]~43 , u2|Cont[12]~43, DE2_CCD, 1
instance = comp, \u2|Cont[12] , u2|Cont[12], DE2_CCD, 1
instance = comp, \u2|Cont[13]~45 , u2|Cont[13]~45, DE2_CCD, 1
instance = comp, \u2|Cont[13] , u2|Cont[13], DE2_CCD, 1
instance = comp, \u2|Cont[14]~47 , u2|Cont[14]~47, DE2_CCD, 1
instance = comp, \u2|Cont[14] , u2|Cont[14], DE2_CCD, 1
instance = comp, \u2|Cont[15]~49 , u2|Cont[15]~49, DE2_CCD, 1
instance = comp, \u2|Cont[15] , u2|Cont[15], DE2_CCD, 1
instance = comp, \u2|Cont[16]~51 , u2|Cont[16]~51, DE2_CCD, 1
instance = comp, \u2|Cont[16] , u2|Cont[16], DE2_CCD, 1
instance = comp, \u2|Cont[17]~53 , u2|Cont[17]~53, DE2_CCD, 1
instance = comp, \u2|Cont[17] , u2|Cont[17], DE2_CCD, 1
instance = comp, \u2|Cont[18]~55 , u2|Cont[18]~55, DE2_CCD, 1
instance = comp, \u2|Cont[18] , u2|Cont[18], DE2_CCD, 1
instance = comp, \u2|Cont[19]~57 , u2|Cont[19]~57, DE2_CCD, 1
instance = comp, \u2|Cont[19] , u2|Cont[19], DE2_CCD, 1
instance = comp, \u2|Cont[20] , u2|Cont[20], DE2_CCD, 1
instance = comp, \u2|oRST_1~0 , u2|oRST_1~0, DE2_CCD, 1
instance = comp, \u2|oRST_1 , u2|oRST_1, DE2_CCD, 1
instance = comp, \u2|oRST_1~clkctrl , u2|oRST_1~clkctrl, DE2_CCD, 1
instance = comp, \u3|mCCD_LVAL , u3|mCCD_LVAL, DE2_CCD, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE2_CCD, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE2_CCD, 1
instance = comp, \u3|mSTART~0 , u3|mSTART~0, DE2_CCD, 1
instance = comp, \u3|mSTART , u3|mSTART, DE2_CCD, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE2_CCD, 1
instance = comp, \u3|Pre_FVAL~feeder , u3|Pre_FVAL~feeder, DE2_CCD, 1
instance = comp, \u3|Pre_FVAL , u3|Pre_FVAL, DE2_CCD, 1
instance = comp, \u3|mCCD_FVAL~0 , u3|mCCD_FVAL~0, DE2_CCD, 1
instance = comp, \u3|mCCD_FVAL , u3|mCCD_FVAL, DE2_CCD, 1
instance = comp, \u3|X_Cont[0]~11 , u3|X_Cont[0]~11, DE2_CCD, 1
instance = comp, \u3|X_Cont[1]~17 , u3|X_Cont[1]~17, DE2_CCD, 1
instance = comp, \u3|X_Cont[10]~16 , u3|X_Cont[10]~16, DE2_CCD, 1
instance = comp, \u3|X_Cont[1] , u3|X_Cont[1], DE2_CCD, 1
instance = comp, \u3|X_Cont[2]~19 , u3|X_Cont[2]~19, DE2_CCD, 1
instance = comp, \u3|X_Cont[2] , u3|X_Cont[2], DE2_CCD, 1
instance = comp, \u3|X_Cont[3]~21 , u3|X_Cont[3]~21, DE2_CCD, 1
instance = comp, \u3|X_Cont[3] , u3|X_Cont[3], DE2_CCD, 1
instance = comp, \u3|X_Cont[4]~23 , u3|X_Cont[4]~23, DE2_CCD, 1
instance = comp, \u3|X_Cont[4] , u3|X_Cont[4], DE2_CCD, 1
instance = comp, \u3|X_Cont[5]~25 , u3|X_Cont[5]~25, DE2_CCD, 1
instance = comp, \u3|X_Cont[5] , u3|X_Cont[5], DE2_CCD, 1
instance = comp, \u3|X_Cont[6]~27 , u3|X_Cont[6]~27, DE2_CCD, 1
instance = comp, \u3|X_Cont[6] , u3|X_Cont[6], DE2_CCD, 1
instance = comp, \u3|X_Cont[7]~29 , u3|X_Cont[7]~29, DE2_CCD, 1
instance = comp, \u3|X_Cont[7] , u3|X_Cont[7], DE2_CCD, 1
instance = comp, \u3|LessThan0~1 , u3|LessThan0~1, DE2_CCD, 1
instance = comp, \u3|LessThan0~0 , u3|LessThan0~0, DE2_CCD, 1
instance = comp, \u3|X_Cont[8]~31 , u3|X_Cont[8]~31, DE2_CCD, 1
instance = comp, \u3|X_Cont[8] , u3|X_Cont[8], DE2_CCD, 1
instance = comp, \u3|X_Cont[9]~33 , u3|X_Cont[9]~33, DE2_CCD, 1
instance = comp, \u3|X_Cont[9] , u3|X_Cont[9], DE2_CCD, 1
instance = comp, \u3|X_Cont[10]~13 , u3|X_Cont[10]~13, DE2_CCD, 1
instance = comp, \u3|X_Cont[10]~35 , u3|X_Cont[10]~35, DE2_CCD, 1
instance = comp, \u3|X_Cont[10] , u3|X_Cont[10], DE2_CCD, 1
instance = comp, \u3|X_Cont[10]~14 , u3|X_Cont[10]~14, DE2_CCD, 1
instance = comp, \u3|X_Cont[10]~15 , u3|X_Cont[10]~15, DE2_CCD, 1
instance = comp, \u3|X_Cont[0] , u3|X_Cont[0], DE2_CCD, 1
instance = comp, \u3|Y_Cont[0]~1 , u3|Y_Cont[0]~1, DE2_CCD, 1
instance = comp, \u3|Y_Cont[10]~3 , u3|Y_Cont[10]~3, DE2_CCD, 1
instance = comp, \u3|Y_Cont[0] , u3|Y_Cont[0], DE2_CCD, 1
instance = comp, \u4|mDVAL~0 , u4|mDVAL~0, DE2_CCD, 1
instance = comp, \u4|mDVAL , u4|mDVAL, DE2_CCD, 1
instance = comp, \u8|mCCD_DVAL , u8|mCCD_DVAL, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE2_CCD, 1
instance = comp, \u2|oRST_0~0 , u2|oRST_0~0, DE2_CCD, 1
instance = comp, \u2|oRST_0 , u2|oRST_0, DE2_CCD, 1
instance = comp, \u2|oRST_0~clkctrl , u2|oRST_0~clkctrl, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|sdram_pll1|altpll_component|auto_generated|pll1 , u6|sdram_pll1|altpll_component|auto_generated|pll1, DE2_CCD, 1
instance = comp, \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE2_CCD, 1
instance = comp, \u6|Add3~8 , u6|Add3~8, DE2_CCD, 1
instance = comp, \u6|Add3~10 , u6|Add3~10, DE2_CCD, 1
instance = comp, \u6|ST[5]~8 , u6|ST[5]~8, DE2_CCD, 1
instance = comp, \u6|ST[5] , u6|ST[5], DE2_CCD, 1
instance = comp, \u6|Add3~12 , u6|Add3~12, DE2_CCD, 1
instance = comp, \u6|ST[6]~7 , u6|ST[6]~7, DE2_CCD, 1
instance = comp, \u6|ST[6] , u6|ST[6], DE2_CCD, 1
instance = comp, \u6|Add3~14 , u6|Add3~14, DE2_CCD, 1
instance = comp, \u6|ST[7]~6 , u6|ST[7]~6, DE2_CCD, 1
instance = comp, \u6|ST[7] , u6|ST[7], DE2_CCD, 1
instance = comp, \u6|Add3~16 , u6|Add3~16, DE2_CCD, 1
instance = comp, \u6|ST[8]~10 , u6|ST[8]~10, DE2_CCD, 1
instance = comp, \u6|ST[8] , u6|ST[8], DE2_CCD, 1
instance = comp, \u6|Add3~18 , u6|Add3~18, DE2_CCD, 1
instance = comp, \u6|ST[9]~5 , u6|ST[9]~5, DE2_CCD, 1
instance = comp, \u6|ST[9] , u6|ST[9], DE2_CCD, 1
instance = comp, \u6|Equal9~0 , u6|Equal9~0, DE2_CCD, 1
instance = comp, \u6|Add3~0 , u6|Add3~0, DE2_CCD, 1
instance = comp, \u6|Add3~2 , u6|Add3~2, DE2_CCD, 1
instance = comp, \u6|Equal5~0 , u6|Equal5~0, DE2_CCD, 1
instance = comp, \u6|ST[1]~11 , u6|ST[1]~11, DE2_CCD, 1
instance = comp, \u6|ST[1]~12 , u6|ST[1]~12, DE2_CCD, 1
instance = comp, \u6|ST[1] , u6|ST[1], DE2_CCD, 1
instance = comp, \u6|Add3~4 , u6|Add3~4, DE2_CCD, 1
instance = comp, \u6|ST[2]~14 , u6|ST[2]~14, DE2_CCD, 1
instance = comp, \u6|ST[2] , u6|ST[2], DE2_CCD, 1
instance = comp, \u6|Equal4~0 , u6|Equal4~0, DE2_CCD, 1
instance = comp, \u6|Equal4~1 , u6|Equal4~1, DE2_CCD, 1
instance = comp, \u6|Read~3 , u6|Read~3, DE2_CCD, 1
instance = comp, \u6|Equal1~0 , u6|Equal1~0, DE2_CCD, 1
instance = comp, \u6|Write~0 , u6|Write~0, DE2_CCD, 1
instance = comp, \u6|Write~2 , u6|Write~2, DE2_CCD, 1
instance = comp, \u6|Write , u6|Write, DE2_CCD, 1
instance = comp, \u6|IN_REQ~0 , u6|IN_REQ~0, DE2_CCD, 1
instance = comp, \u6|IN_REQ~1 , u6|IN_REQ~1, DE2_CCD, 1
instance = comp, \u6|IN_REQ , u6|IN_REQ, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~7 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~9 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~11, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~13 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~13, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~15, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~16 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~16, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|WR_MASK~0 , u6|WR_MASK~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~0 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11, DE2_CCD, 1
instance = comp, \u6|RD_MASK~5 , u6|RD_MASK~5, DE2_CCD, 1
instance = comp, \u6|RD_MASK[1]~4 , u6|RD_MASK[1]~4, DE2_CCD, 1
instance = comp, \u6|RD_MASK[0] , u6|RD_MASK[0], DE2_CCD, 1
instance = comp, \u6|OUT_VALID~2 , u6|OUT_VALID~2, DE2_CCD, 1
instance = comp, \u6|OUT_VALID , u6|OUT_VALID, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0], DE2_CCD, 1
instance = comp, \CCD_MCLK~0 , CCD_MCLK~0, DE2_CCD, 1
instance = comp, \CCD_MCLK~clkctrl , CCD_MCLK~clkctrl, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE2_CCD, 1
instance = comp, \u1|V_Cont[0]~10 , u1|V_Cont[0]~10, DE2_CCD, 1
instance = comp, \u2|oRST_2~0 , u2|oRST_2~0, DE2_CCD, 1
instance = comp, \u2|oRST_2 , u2|oRST_2, DE2_CCD, 1
instance = comp, \u2|oRST_2~clkctrl , u2|oRST_2~clkctrl, DE2_CCD, 1
instance = comp, \u1|V_Cont[5]~20 , u1|V_Cont[5]~20, DE2_CCD, 1
instance = comp, \u1|V_Cont[6]~22 , u1|V_Cont[6]~22, DE2_CCD, 1
instance = comp, \u1|H_Cont[0]~10 , u1|H_Cont[0]~10, DE2_CCD, 1
instance = comp, \u1|H_Cont[3]~16 , u1|H_Cont[3]~16, DE2_CCD, 1
instance = comp, \u1|H_Cont[4]~18 , u1|H_Cont[4]~18, DE2_CCD, 1
instance = comp, \u1|H_Cont[4] , u1|H_Cont[4], DE2_CCD, 1
instance = comp, \u1|H_Cont[5]~20 , u1|H_Cont[5]~20, DE2_CCD, 1
instance = comp, \u1|H_Cont[5] , u1|H_Cont[5], DE2_CCD, 1
instance = comp, \u1|H_Cont[6]~22 , u1|H_Cont[6]~22, DE2_CCD, 1
instance = comp, \u1|H_Cont[6] , u1|H_Cont[6], DE2_CCD, 1
instance = comp, \u1|H_Cont[7]~24 , u1|H_Cont[7]~24, DE2_CCD, 1
instance = comp, \u1|H_Cont[7] , u1|H_Cont[7], DE2_CCD, 1
instance = comp, \u1|H_Cont[8]~26 , u1|H_Cont[8]~26, DE2_CCD, 1
instance = comp, \u1|H_Cont[8] , u1|H_Cont[8], DE2_CCD, 1
instance = comp, \u1|H_Cont[9]~28 , u1|H_Cont[9]~28, DE2_CCD, 1
instance = comp, \u1|H_Cont[9] , u1|H_Cont[9], DE2_CCD, 1
instance = comp, \u1|LessThan6~0 , u1|LessThan6~0, DE2_CCD, 1
instance = comp, \u1|LessThan6~1 , u1|LessThan6~1, DE2_CCD, 1
instance = comp, \u1|H_Cont[0] , u1|H_Cont[0], DE2_CCD, 1
instance = comp, \u1|H_Cont[1]~12 , u1|H_Cont[1]~12, DE2_CCD, 1
instance = comp, \u1|H_Cont[1] , u1|H_Cont[1], DE2_CCD, 1
instance = comp, \u1|H_Cont[2]~14 , u1|H_Cont[2]~14, DE2_CCD, 1
instance = comp, \u1|H_Cont[2] , u1|H_Cont[2], DE2_CCD, 1
instance = comp, \u1|H_Cont[3] , u1|H_Cont[3], DE2_CCD, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, DE2_CCD, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, DE2_CCD, 1
instance = comp, \u1|Equal0~4 , u1|Equal0~4, DE2_CCD, 1
instance = comp, \u1|V_Cont[6] , u1|V_Cont[6], DE2_CCD, 1
instance = comp, \u1|V_Cont[7]~24 , u1|V_Cont[7]~24, DE2_CCD, 1
instance = comp, \u1|V_Cont[7] , u1|V_Cont[7], DE2_CCD, 1
instance = comp, \u1|V_Cont[8]~26 , u1|V_Cont[8]~26, DE2_CCD, 1
instance = comp, \u1|V_Cont[8] , u1|V_Cont[8], DE2_CCD, 1
instance = comp, \u1|V_Cont[9]~28 , u1|V_Cont[9]~28, DE2_CCD, 1
instance = comp, \u1|V_Cont[9] , u1|V_Cont[9], DE2_CCD, 1
instance = comp, \u1|LessThan8~1 , u1|LessThan8~1, DE2_CCD, 1
instance = comp, \u1|LessThan8~0 , u1|LessThan8~0, DE2_CCD, 1
instance = comp, \u1|LessThan8~2 , u1|LessThan8~2, DE2_CCD, 1
instance = comp, \u1|V_Cont[0] , u1|V_Cont[0], DE2_CCD, 1
instance = comp, \u1|V_Cont[1]~12 , u1|V_Cont[1]~12, DE2_CCD, 1
instance = comp, \u1|V_Cont[1] , u1|V_Cont[1], DE2_CCD, 1
instance = comp, \u1|V_Cont[2]~14 , u1|V_Cont[2]~14, DE2_CCD, 1
instance = comp, \u1|V_Cont[2] , u1|V_Cont[2], DE2_CCD, 1
instance = comp, \u1|V_Cont[3]~16 , u1|V_Cont[3]~16, DE2_CCD, 1
instance = comp, \u1|V_Cont[3] , u1|V_Cont[3], DE2_CCD, 1
instance = comp, \u1|V_Cont[4]~18 , u1|V_Cont[4]~18, DE2_CCD, 1
instance = comp, \u1|V_Cont[4] , u1|V_Cont[4], DE2_CCD, 1
instance = comp, \u1|V_Cont[5] , u1|V_Cont[5], DE2_CCD, 1
instance = comp, \u1|LessThan4~0 , u1|LessThan4~0, DE2_CCD, 1
instance = comp, \u1|LessThan5~0 , u1|LessThan5~0, DE2_CCD, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, DE2_CCD, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, DE2_CCD, 1
instance = comp, \u1|LessThan2~0 , u1|LessThan2~0, DE2_CCD, 1
instance = comp, \u1|always0~0 , u1|always0~0, DE2_CCD, 1
instance = comp, \u1|LessThan4~1 , u1|LessThan4~1, DE2_CCD, 1
instance = comp, \u1|LessThan4~2 , u1|LessThan4~2, DE2_CCD, 1
instance = comp, \u1|always0~1 , u1|always0~1, DE2_CCD, 1
instance = comp, \u1|oRequest , u1|oRequest, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~11, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 , u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~1, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~5, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~7 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~7, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~9 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~9, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~11, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~13 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~13, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~15, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~16 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~16, DE2_CCD, 1
instance = comp, \u6|RD_MASK~0 , u6|RD_MASK~0, DE2_CCD, 1
instance = comp, \u6|RD_MASK[1] , u6|RD_MASK[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~11, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 , u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 , u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~10, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~11, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[10], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~2, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~4 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~4, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~6 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~6, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~8 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~8, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~10, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~12 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~12, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~14, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~16 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~16, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~17 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~17, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~19, DE2_CCD, 1
instance = comp, \u6|RD_MASK[1]~1 , u6|RD_MASK[1]~1, DE2_CCD, 1
instance = comp, \u6|RD_MASK[1]~2 , u6|RD_MASK[1]~2, DE2_CCD, 1
instance = comp, \u6|RD_MASK[1]~3 , u6|RD_MASK[1]~3, DE2_CCD, 1
instance = comp, \u6|mWR~1 , u6|mWR~1, DE2_CCD, 1
instance = comp, \u6|WR_MASK[1] , u6|WR_MASK[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 , u6|write_fifo2|dcfifo_component|auto_generated|valid_wrreq~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , u6|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0] , u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|write_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] , u6|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u6|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~1 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~1, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~3 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~3, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~5 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~5, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~7 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~7, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~9 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~9, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~11 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~11, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~13 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~13, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~15 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~15, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|op_1~16 , u6|write_fifo2|dcfifo_component|auto_generated|op_1~16, DE2_CCD, 1
instance = comp, \u6|mWR~0 , u6|mWR~0, DE2_CCD, 1
instance = comp, \u6|mWR , u6|mWR, DE2_CCD, 1
instance = comp, \u6|Pre_WR , u6|Pre_WR, DE2_CCD, 1
instance = comp, \u6|Write~1 , u6|Write~1, DE2_CCD, 1
instance = comp, \u6|Read~2 , u6|Read~2, DE2_CCD, 1
instance = comp, \u6|Read , u6|Read, DE2_CCD, 1
instance = comp, \u6|mRD_DONE~0 , u6|mRD_DONE~0, DE2_CCD, 1
instance = comp, \u6|mRD_DONE , u6|mRD_DONE, DE2_CCD, 1
instance = comp, \u6|RD_MASK~6 , u6|RD_MASK~6, DE2_CCD, 1
instance = comp, \u6|mRD , u6|mRD, DE2_CCD, 1
instance = comp, \u6|Pre_RD~feeder , u6|Pre_RD~feeder, DE2_CCD, 1
instance = comp, \u6|Pre_RD , u6|Pre_RD, DE2_CCD, 1
instance = comp, \u6|Selector1~2 , u6|Selector1~2, DE2_CCD, 1
instance = comp, \u6|ST[1]~2 , u6|ST[1]~2, DE2_CCD, 1
instance = comp, \u6|CMD[0]~0 , u6|CMD[0]~0, DE2_CCD, 1
instance = comp, \u6|CMD[0] , u6|CMD[0], DE2_CCD, 1
instance = comp, \u6|Selector0~2 , u6|Selector0~2, DE2_CCD, 1
instance = comp, \u6|CMD[1] , u6|CMD[1], DE2_CCD, 1
instance = comp, \u6|control1|Equal2~0 , u6|control1|Equal2~0, DE2_CCD, 1
instance = comp, \u6|control1|WRITEA , u6|control1|WRITEA, DE2_CCD, 1
instance = comp, \u6|control1|LessThan1~0 , u6|control1|LessThan1~0, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[1]~15 , u6|control1|init_timer[1]~15, DE2_CCD, 1
instance = comp, \u6|control1|LessThan0~3 , u6|control1|LessThan0~3, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[1] , u6|control1|init_timer[1], DE2_CCD, 1
instance = comp, \u6|control1|LessThan0~0 , u6|control1|LessThan0~0, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~2 , u6|control1|LOAD_MODE~2, DE2_CCD, 1
instance = comp, \u6|control1|LessThan0~1 , u6|control1|LessThan0~1, DE2_CCD, 1
instance = comp, \u6|control1|LessThan0~2 , u6|control1|LessThan0~2, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[0]~43 , u6|control1|init_timer[0]~43, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[0] , u6|control1|init_timer[0], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[2]~17 , u6|control1|init_timer[2]~17, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[2] , u6|control1|init_timer[2], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[3]~19 , u6|control1|init_timer[3]~19, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[3] , u6|control1|init_timer[3], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[4]~21 , u6|control1|init_timer[4]~21, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[4] , u6|control1|init_timer[4], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[5]~23 , u6|control1|init_timer[5]~23, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[5] , u6|control1|init_timer[5], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[6]~25 , u6|control1|init_timer[6]~25, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[6] , u6|control1|init_timer[6], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[7]~27 , u6|control1|init_timer[7]~27, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[7] , u6|control1|init_timer[7], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[8]~29 , u6|control1|init_timer[8]~29, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[8] , u6|control1|init_timer[8], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[9]~31 , u6|control1|init_timer[9]~31, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[9] , u6|control1|init_timer[9], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[10]~33 , u6|control1|init_timer[10]~33, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[10] , u6|control1|init_timer[10], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[11]~35 , u6|control1|init_timer[11]~35, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[11] , u6|control1|init_timer[11], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[12]~37 , u6|control1|init_timer[12]~37, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[12] , u6|control1|init_timer[12], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[13]~39 , u6|control1|init_timer[13]~39, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[13] , u6|control1|init_timer[13], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[14]~41 , u6|control1|init_timer[14]~41, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[14] , u6|control1|init_timer[14], DE2_CCD, 1
instance = comp, \u6|control1|init_timer[15]~44 , u6|control1|init_timer[15]~44, DE2_CCD, 1
instance = comp, \u6|control1|init_timer[15] , u6|control1|init_timer[15], DE2_CCD, 1
instance = comp, \u6|control1|PRECHARGE~0 , u6|control1|PRECHARGE~0, DE2_CCD, 1
instance = comp, \u6|control1|LessThan1~1 , u6|control1|LessThan1~1, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~0 , u6|control1|LOAD_MODE~0, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~1 , u6|control1|LOAD_MODE~1, DE2_CCD, 1
instance = comp, \u6|control1|always3~0 , u6|control1|always3~0, DE2_CCD, 1
instance = comp, \u6|control1|always3~2 , u6|control1|always3~2, DE2_CCD, 1
instance = comp, \u6|control1|always3~1 , u6|control1|always3~1, DE2_CCD, 1
instance = comp, \u6|control1|always3~3 , u6|control1|always3~3, DE2_CCD, 1
instance = comp, \u6|control1|always3~4 , u6|control1|always3~4, DE2_CCD, 1
instance = comp, \u6|control1|REFRESH~2 , u6|control1|REFRESH~2, DE2_CCD, 1
instance = comp, \u6|control1|REFRESH , u6|control1|REFRESH, DE2_CCD, 1
instance = comp, \u6|control1|Equal1~0 , u6|control1|Equal1~0, DE2_CCD, 1
instance = comp, \u6|control1|READA , u6|control1|READA, DE2_CCD, 1
instance = comp, \u6|control1|LessThan1~2 , u6|control1|LessThan1~2, DE2_CCD, 1
instance = comp, \u6|control1|INIT_REQ , u6|control1|INIT_REQ, DE2_CCD, 1
instance = comp, \u6|command1|do_reada~1 , u6|command1|do_reada~1, DE2_CCD, 1
instance = comp, \u6|command1|do_reada , u6|command1|do_reada, DE2_CCD, 1
instance = comp, \u6|command1|do_reada~0 , u6|command1|do_reada~0, DE2_CCD, 1
instance = comp, \u6|command1|ex_write~0 , u6|command1|ex_write~0, DE2_CCD, 1
instance = comp, \u6|command1|ex_write , u6|command1|ex_write, DE2_CCD, 1
instance = comp, \u6|Equal0~0 , u6|Equal0~0, DE2_CCD, 1
instance = comp, \u6|Equal0~1 , u6|Equal0~1, DE2_CCD, 1
instance = comp, \u6|PM_STOP~feeder , u6|PM_STOP~feeder, DE2_CCD, 1
instance = comp, \u6|PM_STOP , u6|PM_STOP, DE2_CCD, 1
instance = comp, \u6|command1|always0~5 , u6|command1|always0~5, DE2_CCD, 1
instance = comp, \u6|command1|ex_read~0 , u6|command1|ex_read~0, DE2_CCD, 1
instance = comp, \u6|command1|ex_read~1 , u6|command1|ex_read~1, DE2_CCD, 1
instance = comp, \u6|command1|ex_read , u6|command1|ex_read, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[0]~4 , u6|command1|rp_shift[0]~4, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift~9 , u6|command1|rp_shift~9, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[3] , u6|command1|rp_shift[3], DE2_CCD, 1
instance = comp, \u6|command1|rp_shift~7 , u6|command1|rp_shift~7, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[0]~8 , u6|command1|rp_shift[0]~8, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[2] , u6|command1|rp_shift[2], DE2_CCD, 1
instance = comp, \u6|command1|rp_shift~6 , u6|command1|rp_shift~6, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[1] , u6|command1|rp_shift[1], DE2_CCD, 1
instance = comp, \u6|command1|rp_shift~5 , u6|command1|rp_shift~5, DE2_CCD, 1
instance = comp, \u6|command1|rp_shift[0] , u6|command1|rp_shift[0], DE2_CCD, 1
instance = comp, \u6|command1|rp_done~0 , u6|command1|rp_done~0, DE2_CCD, 1
instance = comp, \u6|command1|rp_done , u6|command1|rp_done, DE2_CCD, 1
instance = comp, \u6|command1|always0~1 , u6|command1|always0~1, DE2_CCD, 1
instance = comp, \u6|command1|always0~4 , u6|command1|always0~4, DE2_CCD, 1
instance = comp, \u6|command1|do_refresh , u6|command1|do_refresh, DE2_CCD, 1
instance = comp, \u6|command1|REF_ACK~0 , u6|command1|REF_ACK~0, DE2_CCD, 1
instance = comp, \u6|command1|REF_ACK , u6|command1|REF_ACK, DE2_CCD, 1
instance = comp, \u6|control1|timer[0]~16 , u6|control1|timer[0]~16, DE2_CCD, 1
instance = comp, \~GND , ~GND, DE2_CCD, 1
instance = comp, \u6|control1|REF_REQ~1 , u6|control1|REF_REQ~1, DE2_CCD, 1
instance = comp, \u6|control1|timer[0] , u6|control1|timer[0], DE2_CCD, 1
instance = comp, \u6|control1|timer[1]~18 , u6|control1|timer[1]~18, DE2_CCD, 1
instance = comp, \u6|control1|timer[1] , u6|control1|timer[1], DE2_CCD, 1
instance = comp, \u6|control1|timer[2]~20 , u6|control1|timer[2]~20, DE2_CCD, 1
instance = comp, \u6|control1|timer[2] , u6|control1|timer[2], DE2_CCD, 1
instance = comp, \u6|control1|timer[3]~22 , u6|control1|timer[3]~22, DE2_CCD, 1
instance = comp, \u6|command1|REF_ACK~_wirecell , u6|command1|REF_ACK~_wirecell, DE2_CCD, 1
instance = comp, \u6|control1|timer[3] , u6|control1|timer[3], DE2_CCD, 1
instance = comp, \u6|control1|timer[4]~24 , u6|control1|timer[4]~24, DE2_CCD, 1
instance = comp, \u6|control1|timer[4] , u6|control1|timer[4], DE2_CCD, 1
instance = comp, \u6|control1|timer[5]~26 , u6|control1|timer[5]~26, DE2_CCD, 1
instance = comp, \u6|control1|timer[5] , u6|control1|timer[5], DE2_CCD, 1
instance = comp, \u6|control1|timer[6]~28 , u6|control1|timer[6]~28, DE2_CCD, 1
instance = comp, \u6|control1|timer[6] , u6|control1|timer[6], DE2_CCD, 1
instance = comp, \u6|control1|timer[7]~30 , u6|control1|timer[7]~30, DE2_CCD, 1
instance = comp, \u6|control1|timer[7] , u6|control1|timer[7], DE2_CCD, 1
instance = comp, \u6|control1|timer[8]~32 , u6|control1|timer[8]~32, DE2_CCD, 1
instance = comp, \u6|control1|timer[8] , u6|control1|timer[8], DE2_CCD, 1
instance = comp, \u6|control1|timer[9]~34 , u6|control1|timer[9]~34, DE2_CCD, 1
instance = comp, \u6|control1|timer[9] , u6|control1|timer[9], DE2_CCD, 1
instance = comp, \u6|control1|timer[10]~36 , u6|control1|timer[10]~36, DE2_CCD, 1
instance = comp, \u6|control1|timer[10] , u6|control1|timer[10], DE2_CCD, 1
instance = comp, \u6|control1|timer[11]~38 , u6|control1|timer[11]~38, DE2_CCD, 1
instance = comp, \u6|control1|timer[11] , u6|control1|timer[11], DE2_CCD, 1
instance = comp, \u6|control1|Equal3~2 , u6|control1|Equal3~2, DE2_CCD, 1
instance = comp, \u6|control1|timer[12]~40 , u6|control1|timer[12]~40, DE2_CCD, 1
instance = comp, \u6|control1|timer[12] , u6|control1|timer[12], DE2_CCD, 1
instance = comp, \u6|control1|timer[13]~42 , u6|control1|timer[13]~42, DE2_CCD, 1
instance = comp, \u6|control1|timer[13] , u6|control1|timer[13], DE2_CCD, 1
instance = comp, \u6|control1|timer[14]~44 , u6|control1|timer[14]~44, DE2_CCD, 1
instance = comp, \u6|control1|timer[14] , u6|control1|timer[14], DE2_CCD, 1
instance = comp, \u6|control1|timer[15]~46 , u6|control1|timer[15]~46, DE2_CCD, 1
instance = comp, \u6|control1|timer[15] , u6|control1|timer[15], DE2_CCD, 1
instance = comp, \u6|control1|Equal3~3 , u6|control1|Equal3~3, DE2_CCD, 1
instance = comp, \u6|control1|Equal3~1 , u6|control1|Equal3~1, DE2_CCD, 1
instance = comp, \u6|control1|Equal3~0 , u6|control1|Equal3~0, DE2_CCD, 1
instance = comp, \u6|control1|Equal3~4 , u6|control1|Equal3~4, DE2_CCD, 1
instance = comp, \u6|control1|REF_REQ~0 , u6|control1|REF_REQ~0, DE2_CCD, 1
instance = comp, \u6|control1|REF_REQ , u6|control1|REF_REQ, DE2_CCD, 1
instance = comp, \u6|command1|do_writea~0 , u6|command1|do_writea~0, DE2_CCD, 1
instance = comp, \u6|command1|do_writea~1 , u6|command1|do_writea~1, DE2_CCD, 1
instance = comp, \u6|command1|do_writea , u6|command1|do_writea, DE2_CCD, 1
instance = comp, \u6|command1|always0~3 , u6|command1|always0~3, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~3 , u6|control1|LOAD_MODE~3, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~4 , u6|control1|LOAD_MODE~4, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE~5 , u6|control1|LOAD_MODE~5, DE2_CCD, 1
instance = comp, \u6|control1|LOAD_MODE , u6|control1|LOAD_MODE, DE2_CCD, 1
instance = comp, \u6|command1|always0~0 , u6|command1|always0~0, DE2_CCD, 1
instance = comp, \u6|command1|do_load_mode , u6|command1|do_load_mode, DE2_CCD, 1
instance = comp, \u6|command1|command_delay~9 , u6|command1|command_delay~9, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[7] , u6|command1|command_delay[7], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~8 , u6|command1|command_delay~8, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[6] , u6|command1|command_delay[6], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~7 , u6|command1|command_delay~7, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[5] , u6|command1|command_delay[5], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~6 , u6|command1|command_delay~6, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[4] , u6|command1|command_delay[4], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~5 , u6|command1|command_delay~5, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[3] , u6|command1|command_delay[3], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~4 , u6|command1|command_delay~4, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[2] , u6|command1|command_delay[2], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~3 , u6|command1|command_delay~3, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[1] , u6|command1|command_delay[1], DE2_CCD, 1
instance = comp, \u6|command1|command_delay~2 , u6|command1|command_delay~2, DE2_CCD, 1
instance = comp, \u6|command1|command_delay[0] , u6|command1|command_delay[0], DE2_CCD, 1
instance = comp, \u6|command1|command_done~0 , u6|command1|command_done~0, DE2_CCD, 1
instance = comp, \u6|command1|command_done , u6|command1|command_done, DE2_CCD, 1
instance = comp, \u6|control1|PRECHARGE~1 , u6|control1|PRECHARGE~1, DE2_CCD, 1
instance = comp, \u6|control1|PRECHARGE~2 , u6|control1|PRECHARGE~2, DE2_CCD, 1
instance = comp, \u6|control1|PRECHARGE , u6|control1|PRECHARGE, DE2_CCD, 1
instance = comp, \u6|command1|always0~2 , u6|command1|always0~2, DE2_CCD, 1
instance = comp, \u6|command1|do_precharge , u6|command1|do_precharge, DE2_CCD, 1
instance = comp, \u6|command1|rw_flag~0 , u6|command1|rw_flag~0, DE2_CCD, 1
instance = comp, \u6|command1|always3~0 , u6|command1|always3~0, DE2_CCD, 1
instance = comp, \u6|command1|CM_ACK~0 , u6|command1|CM_ACK~0, DE2_CCD, 1
instance = comp, \u6|command1|CM_ACK , u6|command1|CM_ACK, DE2_CCD, 1
instance = comp, \u6|control1|always1~0 , u6|control1|always1~0, DE2_CCD, 1
instance = comp, \u6|control1|CMD_ACK , u6|control1|CMD_ACK, DE2_CCD, 1
instance = comp, \u6|ST[1]~3 , u6|ST[1]~3, DE2_CCD, 1
instance = comp, \u6|ST[0]~16 , u6|ST[0]~16, DE2_CCD, 1
instance = comp, \u6|ST[0]~9 , u6|ST[0]~9, DE2_CCD, 1
instance = comp, \u6|ST[0] , u6|ST[0], DE2_CCD, 1
instance = comp, \u6|OUT_VALID~0 , u6|OUT_VALID~0, DE2_CCD, 1
instance = comp, \u6|OUT_VALID~1 , u6|OUT_VALID~1, DE2_CCD, 1
instance = comp, \u6|Equal3~0 , u6|Equal3~0, DE2_CCD, 1
instance = comp, \u6|ST[2]~4 , u6|ST[2]~4, DE2_CCD, 1
instance = comp, \u6|Add3~6 , u6|Add3~6, DE2_CCD, 1
instance = comp, \u6|ST[3]~13 , u6|ST[3]~13, DE2_CCD, 1
instance = comp, \u6|ST[3] , u6|ST[3], DE2_CCD, 1
instance = comp, \u6|ST[4]~15 , u6|ST[4]~15, DE2_CCD, 1
instance = comp, \u6|ST[4] , u6|ST[4], DE2_CCD, 1
instance = comp, \u6|Equal9~1 , u6|Equal9~1, DE2_CCD, 1
instance = comp, \u6|Equal9~2 , u6|Equal9~2, DE2_CCD, 1
instance = comp, \u6|mWR_DONE~0 , u6|mWR_DONE~0, DE2_CCD, 1
instance = comp, \u6|mWR_DONE , u6|mWR_DONE, DE2_CCD, 1
instance = comp, \u6|WR_MASK~1 , u6|WR_MASK~1, DE2_CCD, 1
instance = comp, \u6|WR_MASK[0] , u6|WR_MASK[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , u6|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE2_CCD, 1
instance = comp, \u3|oDVAL , u3|oDVAL, DE2_CCD, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[0] , rCCD_DATA[0], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[0]~feeder , u3|mCCD_DATA[0]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[0] , u3|mCCD_DATA[0], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~0, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], DE2_CCD, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[1] , rCCD_DATA[1], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[1]~feeder , u3|mCCD_DATA[1]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[1] , u3|mCCD_DATA[1], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[0] , u4|mDATAd_1[0], DE2_CCD, 1
instance = comp, \u4|mDATAd_0[0] , u4|mDATAd_0[0], DE2_CCD, 1
instance = comp, \u4|mCCD_R~0 , u4|mCCD_R~0, DE2_CCD, 1
instance = comp, \u4|mCCD_R~1 , u4|mCCD_R~1, DE2_CCD, 1
instance = comp, \u4|mCCD_R[0] , u4|mCCD_R[0], DE2_CCD, 1
instance = comp, \u8|Z_Cont[0]~10 , u8|Z_Cont[0]~10, DE2_CCD, 1
instance = comp, \u8|Z_Cont[1]~12 , u8|Z_Cont[1]~12, DE2_CCD, 1
instance = comp, \u8|Z_Cont[1] , u8|Z_Cont[1], DE2_CCD, 1
instance = comp, \u8|Z_Cont[2]~14 , u8|Z_Cont[2]~14, DE2_CCD, 1
instance = comp, \u8|Z_Cont[2] , u8|Z_Cont[2], DE2_CCD, 1
instance = comp, \u8|Z_Cont[3]~16 , u8|Z_Cont[3]~16, DE2_CCD, 1
instance = comp, \u8|Z_Cont[3] , u8|Z_Cont[3], DE2_CCD, 1
instance = comp, \u8|Z_Cont[4]~18 , u8|Z_Cont[4]~18, DE2_CCD, 1
instance = comp, \u8|Z_Cont[4] , u8|Z_Cont[4], DE2_CCD, 1
instance = comp, \u8|Z_Cont[5]~20 , u8|Z_Cont[5]~20, DE2_CCD, 1
instance = comp, \u8|Z_Cont[5] , u8|Z_Cont[5], DE2_CCD, 1
instance = comp, \u8|Z_Cont[6]~22 , u8|Z_Cont[6]~22, DE2_CCD, 1
instance = comp, \u8|Z_Cont[6] , u8|Z_Cont[6], DE2_CCD, 1
instance = comp, \u8|Z_Cont[7]~24 , u8|Z_Cont[7]~24, DE2_CCD, 1
instance = comp, \u8|Z_Cont[7] , u8|Z_Cont[7], DE2_CCD, 1
instance = comp, \u8|Z_Cont[8]~26 , u8|Z_Cont[8]~26, DE2_CCD, 1
instance = comp, \u8|Z_Cont[8] , u8|Z_Cont[8], DE2_CCD, 1
instance = comp, \u8|Z_Cont[9]~28 , u8|Z_Cont[9]~28, DE2_CCD, 1
instance = comp, \u8|Z_Cont[9] , u8|Z_Cont[9], DE2_CCD, 1
instance = comp, \u8|LessThan0~0 , u8|LessThan0~0, DE2_CCD, 1
instance = comp, \u8|Z_Cont[0] , u8|Z_Cont[0], DE2_CCD, 1
instance = comp, \u8|Z_Cont[0]~_wirecell , u8|Z_Cont[0]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[1]~_wirecell , u8|Z_Cont[1]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[2]~_wirecell , u8|Z_Cont[2]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[3]~_wirecell , u8|Z_Cont[3]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[4]~_wirecell , u8|Z_Cont[4]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[5]~_wirecell , u8|Z_Cont[5]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Z_Cont[6]~_wirecell , u8|Z_Cont[6]~_wirecell, DE2_CCD, 1
instance = comp, \u8|Add1~0 , u8|Add1~0, DE2_CCD, 1
instance = comp, \u8|Add1~1 , u8|Add1~1, DE2_CCD, 1
instance = comp, \u4|mCCD_B~0 , u4|mCCD_B~0, DE2_CCD, 1
instance = comp, \u4|mCCD_B~1 , u4|mCCD_B~1, DE2_CCD, 1
instance = comp, \u4|mCCD_B[0] , u4|mCCD_B[0], DE2_CCD, 1
instance = comp, \u4|mCCD_B~2 , u4|mCCD_B~2, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[1] , u4|mDATAd_0[1], DE2_CCD, 1
instance = comp, \u4|mDATAd_1[1]~feeder , u4|mDATAd_1[1]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[1] , u4|mDATAd_1[1], DE2_CCD, 1
instance = comp, \u4|mCCD_B~3 , u4|mCCD_B~3, DE2_CCD, 1
instance = comp, \u4|mCCD_B[1] , u4|mCCD_B[1], DE2_CCD, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[2] , rCCD_DATA[2], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[2] , u3|mCCD_DATA[2], DE2_CCD, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[3] , rCCD_DATA[3], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[3]~feeder , u3|mCCD_DATA[3]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[3] , u3|mCCD_DATA[3], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2, DE2_CCD, 1
instance = comp, \u4|mCCD_B~4 , u4|mCCD_B~4, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[2] , u4|mDATAd_1[2], DE2_CCD, 1
instance = comp, \u4|mDATAd_0[2] , u4|mDATAd_0[2], DE2_CCD, 1
instance = comp, \u4|mCCD_B~5 , u4|mCCD_B~5, DE2_CCD, 1
instance = comp, \u4|mCCD_B[2] , u4|mCCD_B[2], DE2_CCD, 1
instance = comp, \u4|mDATAd_0[3]~feeder , u4|mDATAd_0[3]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[3] , u4|mDATAd_0[3], DE2_CCD, 1
instance = comp, \u4|mCCD_B~6 , u4|mCCD_B~6, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[3] , u4|mDATAd_1[3], DE2_CCD, 1
instance = comp, \u4|mCCD_B~7 , u4|mCCD_B~7, DE2_CCD, 1
instance = comp, \u4|mCCD_B[3] , u4|mCCD_B[3], DE2_CCD, 1
instance = comp, \u4|mCCD_R~2 , u4|mCCD_R~2, DE2_CCD, 1
instance = comp, \u4|mCCD_R~3 , u4|mCCD_R~3, DE2_CCD, 1
instance = comp, \u4|mCCD_R[1] , u4|mCCD_R[1], DE2_CCD, 1
instance = comp, \u4|mCCD_R~4 , u4|mCCD_R~4, DE2_CCD, 1
instance = comp, \u4|mCCD_R~5 , u4|mCCD_R~5, DE2_CCD, 1
instance = comp, \u4|mCCD_R[2] , u4|mCCD_R[2], DE2_CCD, 1
instance = comp, \u4|mCCD_R~6 , u4|mCCD_R~6, DE2_CCD, 1
instance = comp, \u4|mCCD_R~7 , u4|mCCD_R~7, DE2_CCD, 1
instance = comp, \u4|mCCD_R[3] , u4|mCCD_R[3], DE2_CCD, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[4] , rCCD_DATA[4], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[4]~feeder , u3|mCCD_DATA[4]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[4] , u3|mCCD_DATA[4], DE2_CCD, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[5] , rCCD_DATA[5], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[5]~feeder , u3|mCCD_DATA[5]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[5] , u3|mCCD_DATA[5], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[4]~feeder , u4|mDATAd_0[4]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[4] , u4|mDATAd_0[4], DE2_CCD, 1
instance = comp, \u4|mCCD_R~8 , u4|mCCD_R~8, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[4]~feeder , u4|mDATAd_1[4]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[4] , u4|mDATAd_1[4], DE2_CCD, 1
instance = comp, \u4|mCCD_R~9 , u4|mCCD_R~9, DE2_CCD, 1
instance = comp, \u4|mCCD_R[4] , u4|mCCD_R[4], DE2_CCD, 1
instance = comp, \u8|comb_62|altsyncram_component|auto_generated|ram_block1a0 , u8|comb_62|altsyncram_component|auto_generated|ram_block1a0, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[5]~feeder , u4|mDATAd_0[5]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[5] , u4|mDATAd_0[5], DE2_CCD, 1
instance = comp, \u4|mCCD_R~10 , u4|mCCD_R~10, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[5] , u4|mDATAd_1[5], DE2_CCD, 1
instance = comp, \u4|mCCD_R~11 , u4|mCCD_R~11, DE2_CCD, 1
instance = comp, \u4|mCCD_R[5] , u4|mCCD_R[5], DE2_CCD, 1
instance = comp, \u4|mCCD_B~8 , u4|mCCD_B~8, DE2_CCD, 1
instance = comp, \u4|mCCD_B~9 , u4|mCCD_B~9, DE2_CCD, 1
instance = comp, \u4|mCCD_B[4] , u4|mCCD_B[4], DE2_CCD, 1
instance = comp, \u4|mCCD_B~10 , u4|mCCD_B~10, DE2_CCD, 1
instance = comp, \u4|mCCD_B~11 , u4|mCCD_B~11, DE2_CCD, 1
instance = comp, \u4|mCCD_B[5] , u4|mCCD_B[5], DE2_CCD, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[6] , rCCD_DATA[6], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[6] , u3|mCCD_DATA[6], DE2_CCD, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[7] , rCCD_DATA[7], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[7] , u3|mCCD_DATA[7], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a6, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[6]~feeder , u4|mDATAd_0[6]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[6] , u4|mDATAd_0[6], DE2_CCD, 1
instance = comp, \u4|mCCD_B~12 , u4|mCCD_B~12, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[6] , u4|mDATAd_1[6], DE2_CCD, 1
instance = comp, \u4|mCCD_B~13 , u4|mCCD_B~13, DE2_CCD, 1
instance = comp, \u4|mCCD_B[6] , u4|mCCD_B[6], DE2_CCD, 1
instance = comp, \u4|mCCD_B~14 , u4|mCCD_B~14, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[7] , u4|mDATAd_1[7], DE2_CCD, 1
instance = comp, \u4|mDATAd_0[7]~feeder , u4|mDATAd_0[7]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[7] , u4|mDATAd_0[7], DE2_CCD, 1
instance = comp, \u4|mCCD_B~15 , u4|mCCD_B~15, DE2_CCD, 1
instance = comp, \u4|mCCD_B[7] , u4|mCCD_B[7], DE2_CCD, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[8] , rCCD_DATA[8], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[8]~feeder , u3|mCCD_DATA[8]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[8] , u3|mCCD_DATA[8], DE2_CCD, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE2_CCD, 1
instance = comp, \rCCD_DATA[9] , rCCD_DATA[9], DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[9]~feeder , u3|mCCD_DATA[9]~feeder, DE2_CCD, 1
instance = comp, \u3|mCCD_DATA[9] , u3|mCCD_DATA[9], DE2_CCD, 1
instance = comp, \u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8 , u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8, DE2_CCD, 1
instance = comp, \u4|mCCD_B~16 , u4|mCCD_B~16, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[8] , u4|mDATAd_1[8], DE2_CCD, 1
instance = comp, \u4|mDATAd_0[8]~feeder , u4|mDATAd_0[8]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[8] , u4|mDATAd_0[8], DE2_CCD, 1
instance = comp, \u4|mCCD_B~17 , u4|mCCD_B~17, DE2_CCD, 1
instance = comp, \u4|mCCD_B[8] , u4|mCCD_B[8], DE2_CCD, 1
instance = comp, \u4|mCCD_R~12 , u4|mCCD_R~12, DE2_CCD, 1
instance = comp, \u4|mCCD_R~13 , u4|mCCD_R~13, DE2_CCD, 1
instance = comp, \u4|mCCD_R[6] , u4|mCCD_R[6], DE2_CCD, 1
instance = comp, \u4|mCCD_R~14 , u4|mCCD_R~14, DE2_CCD, 1
instance = comp, \u4|mCCD_R~15 , u4|mCCD_R~15, DE2_CCD, 1
instance = comp, \u4|mCCD_R[7] , u4|mCCD_R[7], DE2_CCD, 1
instance = comp, \u4|mCCD_R~16 , u4|mCCD_R~16, DE2_CCD, 1
instance = comp, \u4|mCCD_R~17 , u4|mCCD_R~17, DE2_CCD, 1
instance = comp, \u4|mCCD_R[8] , u4|mCCD_R[8], DE2_CCD, 1
instance = comp, \u8|comb_62|altsyncram_component|auto_generated|ram_block1a5 , u8|comb_62|altsyncram_component|auto_generated|ram_block1a5, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[9]~feeder , u4|mDATAd_0[9]~feeder, DE2_CCD, 1
instance = comp, \u4|mDATAd_0[9] , u4|mDATAd_0[9], DE2_CCD, 1
instance = comp, \u4|mCCD_R~18 , u4|mCCD_R~18, DE2_CCD, 1
instance = comp, \u4|mDATAd_1[9] , u4|mDATAd_1[9], DE2_CCD, 1
instance = comp, \u4|mCCD_R~19 , u4|mCCD_R~19, DE2_CCD, 1
instance = comp, \u4|mCCD_R[9] , u4|mCCD_R[9], DE2_CCD, 1
instance = comp, \u4|mCCD_B~18 , u4|mCCD_B~18, DE2_CCD, 1
instance = comp, \u4|mCCD_B~19 , u4|mCCD_B~19, DE2_CCD, 1
instance = comp, \u4|mCCD_B[9] , u4|mCCD_B[9], DE2_CCD, 1
instance = comp, \u4|Add0~0 , u4|Add0~0, DE2_CCD, 1
instance = comp, \u4|Add0~1 , u4|Add0~1, DE2_CCD, 1
instance = comp, \u4|Add0~3 , u4|Add0~3, DE2_CCD, 1
instance = comp, \u4|Add0~2 , u4|Add0~2, DE2_CCD, 1
instance = comp, \u4|mCCD_G[1]~11 , u4|mCCD_G[1]~11, DE2_CCD, 1
instance = comp, \u4|mCCD_G[1]~12 , u4|mCCD_G[1]~12, DE2_CCD, 1
instance = comp, \u4|mCCD_G[1] , u4|mCCD_G[1], DE2_CCD, 1
instance = comp, \u4|Add0~12 , u4|Add0~12, DE2_CCD, 1
instance = comp, \u4|Add0~13 , u4|Add0~13, DE2_CCD, 1
instance = comp, \u4|mCCD_G[2]~14 , u4|mCCD_G[2]~14, DE2_CCD, 1
instance = comp, \u4|mCCD_G[2] , u4|mCCD_G[2], DE2_CCD, 1
instance = comp, \u4|Add0~11 , u4|Add0~11, DE2_CCD, 1
instance = comp, \u4|Add0~10 , u4|Add0~10, DE2_CCD, 1
instance = comp, \u4|mCCD_G[3]~16 , u4|mCCD_G[3]~16, DE2_CCD, 1
instance = comp, \u4|mCCD_G[3] , u4|mCCD_G[3], DE2_CCD, 1
instance = comp, \u4|Add0~9 , u4|Add0~9, DE2_CCD, 1
instance = comp, \u4|Add0~8 , u4|Add0~8, DE2_CCD, 1
instance = comp, \u4|mCCD_G[4]~18 , u4|mCCD_G[4]~18, DE2_CCD, 1
instance = comp, \u4|mCCD_G[4] , u4|mCCD_G[4], DE2_CCD, 1
instance = comp, \u4|Add0~4 , u4|Add0~4, DE2_CCD, 1
instance = comp, \u4|Add0~5 , u4|Add0~5, DE2_CCD, 1
instance = comp, \u4|Add0~6 , u4|Add0~6, DE2_CCD, 1
instance = comp, \u4|Add0~7 , u4|Add0~7, DE2_CCD, 1
instance = comp, \u4|mCCD_G[5]~20 , u4|mCCD_G[5]~20, DE2_CCD, 1
instance = comp, \u4|mCCD_G[6]~22 , u4|mCCD_G[6]~22, DE2_CCD, 1
instance = comp, \u4|mCCD_G[6] , u4|mCCD_G[6], DE2_CCD, 1
instance = comp, \u4|Add0~15 , u4|Add0~15, DE2_CCD, 1
instance = comp, \u4|Add0~14 , u4|Add0~14, DE2_CCD, 1
instance = comp, \u4|mCCD_G[7]~24 , u4|mCCD_G[7]~24, DE2_CCD, 1
instance = comp, \u4|mCCD_G[7] , u4|mCCD_G[7], DE2_CCD, 1
instance = comp, \u4|Add0~17 , u4|Add0~17, DE2_CCD, 1
instance = comp, \u4|Add0~16 , u4|Add0~16, DE2_CCD, 1
instance = comp, \u4|mCCD_G[8]~26 , u4|mCCD_G[8]~26, DE2_CCD, 1
instance = comp, \u4|mCCD_G[8] , u4|mCCD_G[8], DE2_CCD, 1
instance = comp, \u8|comb_62|altsyncram_component|auto_generated|ram_block1a9 , u8|comb_62|altsyncram_component|auto_generated|ram_block1a9, DE2_CCD, 1
instance = comp, \u4|mCCD_G[5] , u4|mCCD_G[5], DE2_CCD, 1
instance = comp, \u4|Add0~19 , u4|Add0~19, DE2_CCD, 1
instance = comp, \u4|Add0~18 , u4|Add0~18, DE2_CCD, 1
instance = comp, \u4|mCCD_G[9]~28 , u4|mCCD_G[9]~28, DE2_CCD, 1
instance = comp, \u4|mCCD_G[9] , u4|mCCD_G[9], DE2_CCD, 1
instance = comp, \u4|mCCD_G[10]~30 , u4|mCCD_G[10]~30, DE2_CCD, 1
instance = comp, \u4|mCCD_G[10] , u4|mCCD_G[10], DE2_CCD, 1
instance = comp, \u8|comb_96|altsyncram_component|auto_generated|ram_block1a4 , u8|comb_96|altsyncram_component|auto_generated|ram_block1a4, DE2_CCD, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE2_CCD, 1
instance = comp, \u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|write_fifo4|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8] , u6|write_fifo2|dcfifo_component|auto_generated|ram_address_a[8], DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE2_CCD, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE2_CCD, 1
instance = comp, \u6|mDATAIN[0]~0 , u6|mDATAIN[0]~0, DE2_CCD, 1
instance = comp, \u6|mDATAIN[0]~1 , u6|mDATAIN[0]~1, DE2_CCD, 1
instance = comp, \u6|command1|do_initial , u6|command1|do_initial, DE2_CCD, 1
instance = comp, \u6|command1|oe4~0 , u6|command1|oe4~0, DE2_CCD, 1
instance = comp, \u6|command1|oe4~1 , u6|command1|oe4~1, DE2_CCD, 1
instance = comp, \u6|command1|oe4 , u6|command1|oe4, DE2_CCD, 1
instance = comp, \u6|command1|OE~feeder , u6|command1|OE~feeder, DE2_CCD, 1
instance = comp, \u6|command1|OE , u6|command1|OE, DE2_CCD, 1
instance = comp, \u6|mDATAIN[1]~2 , u6|mDATAIN[1]~2, DE2_CCD, 1
instance = comp, \u6|mDATAIN[1]~3 , u6|mDATAIN[1]~3, DE2_CCD, 1
instance = comp, \u6|mDATAIN[2]~4 , u6|mDATAIN[2]~4, DE2_CCD, 1
instance = comp, \u6|mDATAIN[2]~5 , u6|mDATAIN[2]~5, DE2_CCD, 1
instance = comp, \u6|mDATAIN[3]~6 , u6|mDATAIN[3]~6, DE2_CCD, 1
instance = comp, \u6|mDATAIN[3]~7 , u6|mDATAIN[3]~7, DE2_CCD, 1
instance = comp, \u6|mDATAIN[4]~8 , u6|mDATAIN[4]~8, DE2_CCD, 1
instance = comp, \u6|mDATAIN[4]~9 , u6|mDATAIN[4]~9, DE2_CCD, 1
instance = comp, \u6|mDATAIN[5]~10 , u6|mDATAIN[5]~10, DE2_CCD, 1
instance = comp, \u6|mDATAIN[5]~11 , u6|mDATAIN[5]~11, DE2_CCD, 1
instance = comp, \u6|mDATAIN[6]~12 , u6|mDATAIN[6]~12, DE2_CCD, 1
instance = comp, \u6|mDATAIN[6]~13 , u6|mDATAIN[6]~13, DE2_CCD, 1
instance = comp, \u6|mDATAIN[7]~14 , u6|mDATAIN[7]~14, DE2_CCD, 1
instance = comp, \u6|mDATAIN[7]~15 , u6|mDATAIN[7]~15, DE2_CCD, 1
instance = comp, \u6|mDATAIN[8]~16 , u6|mDATAIN[8]~16, DE2_CCD, 1
instance = comp, \u6|mDATAIN[8]~17 , u6|mDATAIN[8]~17, DE2_CCD, 1
instance = comp, \u6|mDATAIN[9]~18 , u6|mDATAIN[9]~18, DE2_CCD, 1
instance = comp, \u6|mDATAIN[9]~19 , u6|mDATAIN[9]~19, DE2_CCD, 1
instance = comp, \u6|mDATAIN[10]~20 , u6|mDATAIN[10]~20, DE2_CCD, 1
instance = comp, \u6|mDATAIN[10]~21 , u6|mDATAIN[10]~21, DE2_CCD, 1
instance = comp, \u6|mDATAIN[11]~22 , u6|mDATAIN[11]~22, DE2_CCD, 1
instance = comp, \u6|mDATAIN[11]~23 , u6|mDATAIN[11]~23, DE2_CCD, 1
instance = comp, \u6|mDATAIN[12]~24 , u6|mDATAIN[12]~24, DE2_CCD, 1
instance = comp, \u6|mDATAIN[12]~25 , u6|mDATAIN[12]~25, DE2_CCD, 1
instance = comp, \u6|mDATAIN[13]~26 , u6|mDATAIN[13]~26, DE2_CCD, 1
instance = comp, \u6|mDATAIN[13]~27 , u6|mDATAIN[13]~27, DE2_CCD, 1
instance = comp, \u6|mDATAIN[14]~28 , u6|mDATAIN[14]~28, DE2_CCD, 1
instance = comp, \u6|mDATAIN[14]~29 , u6|mDATAIN[14]~29, DE2_CCD, 1
instance = comp, \u6|mDATAIN[15]~30 , u6|mDATAIN[15]~30, DE2_CCD, 1
instance = comp, \u6|mDATAIN[15]~31 , u6|mDATAIN[15]~31, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[0]~16 , u7|mI2C_CLK_DIV[0]~16, DE2_CCD, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[7]~30 , u7|mI2C_CLK_DIV[7]~30, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[8]~32 , u7|mI2C_CLK_DIV[8]~32, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[8] , u7|mI2C_CLK_DIV[8], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[9]~34 , u7|mI2C_CLK_DIV[9]~34, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[9] , u7|mI2C_CLK_DIV[9], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[10]~36 , u7|mI2C_CLK_DIV[10]~36, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[10] , u7|mI2C_CLK_DIV[10], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[11]~38 , u7|mI2C_CLK_DIV[11]~38, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[11] , u7|mI2C_CLK_DIV[11], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[12]~40 , u7|mI2C_CLK_DIV[12]~40, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[12] , u7|mI2C_CLK_DIV[12], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[13]~42 , u7|mI2C_CLK_DIV[13]~42, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[13] , u7|mI2C_CLK_DIV[13], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[14]~44 , u7|mI2C_CLK_DIV[14]~44, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[14] , u7|mI2C_CLK_DIV[14], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[15]~46 , u7|mI2C_CLK_DIV[15]~46, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[15] , u7|mI2C_CLK_DIV[15], DE2_CCD, 1
instance = comp, \u7|LessThan0~3 , u7|LessThan0~3, DE2_CCD, 1
instance = comp, \u7|LessThan0~4 , u7|LessThan0~4, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[0] , u7|mI2C_CLK_DIV[0], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[1]~18 , u7|mI2C_CLK_DIV[1]~18, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[1] , u7|mI2C_CLK_DIV[1], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[2]~20 , u7|mI2C_CLK_DIV[2]~20, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[2] , u7|mI2C_CLK_DIV[2], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[3]~22 , u7|mI2C_CLK_DIV[3]~22, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[3] , u7|mI2C_CLK_DIV[3], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[4]~24 , u7|mI2C_CLK_DIV[4]~24, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[4] , u7|mI2C_CLK_DIV[4], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[5]~26 , u7|mI2C_CLK_DIV[5]~26, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[5] , u7|mI2C_CLK_DIV[5], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[6]~28 , u7|mI2C_CLK_DIV[6]~28, DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[6] , u7|mI2C_CLK_DIV[6], DE2_CCD, 1
instance = comp, \u7|mI2C_CLK_DIV[7] , u7|mI2C_CLK_DIV[7], DE2_CCD, 1
instance = comp, \u7|LessThan0~1 , u7|LessThan0~1, DE2_CCD, 1
instance = comp, \u7|LessThan0~0 , u7|LessThan0~0, DE2_CCD, 1
instance = comp, \u7|LessThan0~2 , u7|LessThan0~2, DE2_CCD, 1
instance = comp, \u7|mI2C_CTRL_CLK~0 , u7|mI2C_CTRL_CLK~0, DE2_CCD, 1
instance = comp, \u7|mI2C_CTRL_CLK , u7|mI2C_CTRL_CLK, DE2_CCD, 1
instance = comp, \u7|mI2C_CTRL_CLK~clkctrl , u7|mI2C_CTRL_CLK~clkctrl, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[0]~6 , u7|u0|SD_COUNTER[0]~6, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[3]~14 , u7|u0|SD_COUNTER[3]~14, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[4]~16 , u7|u0|SD_COUNTER[4]~16, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[0]~8 , u7|u0|SD_COUNTER[0]~8, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[0]~9 , u7|u0|SD_COUNTER[0]~9, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[4] , u7|u0|SD_COUNTER[4], DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[5]~18 , u7|u0|SD_COUNTER[5]~18, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[5] , u7|u0|SD_COUNTER[5], DE2_CCD, 1
instance = comp, \u7|u0|Selector1~0 , u7|u0|Selector1~0, DE2_CCD, 1
instance = comp, \u7|u0|END~5 , u7|u0|END~5, DE2_CCD, 1
instance = comp, \u7|u0|END~4 , u7|u0|END~4, DE2_CCD, 1
instance = comp, \u7|u0|END , u7|u0|END, DE2_CCD, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE2_CCD, 1
instance = comp, \u7|u0|ACK2~0 , u7|u0|ACK2~0, DE2_CCD, 1
instance = comp, \u7|u0|ACK2~1 , u7|u0|ACK2~1, DE2_CCD, 1
instance = comp, \u7|u0|ACK2~2 , u7|u0|ACK2~2, DE2_CCD, 1
instance = comp, \u7|u0|ACK2 , u7|u0|ACK2, DE2_CCD, 1
instance = comp, \u7|u0|Selector2~0 , u7|u0|Selector2~0, DE2_CCD, 1
instance = comp, \u7|u0|ACK3~0 , u7|u0|ACK3~0, DE2_CCD, 1
instance = comp, \u7|u0|ACK3~1 , u7|u0|ACK3~1, DE2_CCD, 1
instance = comp, \u7|u0|ACK3 , u7|u0|ACK3, DE2_CCD, 1
instance = comp, \u7|u0|Selector4~0 , u7|u0|Selector4~0, DE2_CCD, 1
instance = comp, \u7|u0|ACK1~0 , u7|u0|ACK1~0, DE2_CCD, 1
instance = comp, \u7|u0|ACK1~1 , u7|u0|ACK1~1, DE2_CCD, 1
instance = comp, \u7|u0|ACK1 , u7|u0|ACK1, DE2_CCD, 1
instance = comp, \u7|mSetup_ST~12 , u7|mSetup_ST~12, DE2_CCD, 1
instance = comp, \u7|mSetup_ST~13 , u7|mSetup_ST~13, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[1]~7 , u7|LUT_INDEX[1]~7, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[1] , u7|LUT_INDEX[1], DE2_CCD, 1
instance = comp, \u7|WideOr5~0 , u7|WideOr5~0, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[4]~13 , u7|LUT_INDEX[4]~13, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[5]~15 , u7|LUT_INDEX[5]~15, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[5] , u7|LUT_INDEX[5], DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[5]~5 , u7|LUT_INDEX[5]~5, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[0]~6 , u7|LUT_INDEX[0]~6, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[0] , u7|LUT_INDEX[0], DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[2]~9 , u7|LUT_INDEX[2]~9, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[2] , u7|LUT_INDEX[2], DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[3]~11 , u7|LUT_INDEX[3]~11, DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[3] , u7|LUT_INDEX[3], DE2_CCD, 1
instance = comp, \u7|LUT_INDEX[4] , u7|LUT_INDEX[4], DE2_CCD, 1
instance = comp, \u7|LessThan1~0 , u7|LessThan1~0, DE2_CCD, 1
instance = comp, \u7|mSetup_ST.0010 , u7|mSetup_ST.0010, DE2_CCD, 1
instance = comp, \u7|Selector1~0 , u7|Selector1~0, DE2_CCD, 1
instance = comp, \u7|mSetup_ST.0000 , u7|mSetup_ST.0000, DE2_CCD, 1
instance = comp, \u7|Selector2~0 , u7|Selector2~0, DE2_CCD, 1
instance = comp, \u7|mSetup_ST.0001 , u7|mSetup_ST.0001, DE2_CCD, 1
instance = comp, \u7|Selector0~0 , u7|Selector0~0, DE2_CCD, 1
instance = comp, \u7|mI2C_GO , u7|mI2C_GO, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[0] , u7|u0|SD_COUNTER[0], DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[1]~10 , u7|u0|SD_COUNTER[1]~10, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[1] , u7|u0|SD_COUNTER[1], DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[2]~12 , u7|u0|SD_COUNTER[2]~12, DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[2] , u7|u0|SD_COUNTER[2], DE2_CCD, 1
instance = comp, \u7|u0|SD_COUNTER[3] , u7|u0|SD_COUNTER[3], DE2_CCD, 1
instance = comp, \u7|u0|SCLK~0 , u7|u0|SCLK~0, DE2_CCD, 1
instance = comp, \u7|u0|SCLK~1 , u7|u0|SCLK~1, DE2_CCD, 1
instance = comp, \u7|u0|SD[12]~0 , u7|u0|SD[12]~0, DE2_CCD, 1
instance = comp, \u7|u0|SCLK~2 , u7|u0|SCLK~2, DE2_CCD, 1
instance = comp, \u7|u0|SCLK~3 , u7|u0|SCLK~3, DE2_CCD, 1
instance = comp, \u7|u0|SCLK , u7|u0|SCLK, DE2_CCD, 1
instance = comp, \u7|u0|I2C_SCLK~0 , u7|u0|I2C_SCLK~0, DE2_CCD, 1
instance = comp, \u7|u0|I2C_SCLK~1 , u7|u0|I2C_SCLK~1, DE2_CCD, 1
instance = comp, \u7|u0|I2C_SCLK~2 , u7|u0|I2C_SCLK~2, DE2_CCD, 1
instance = comp, \u7|WideOr1~0 , u7|WideOr1~0, DE2_CCD, 1
instance = comp, \u7|WideOr1~1 , u7|WideOr1~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[12]~2 , u7|mI2C_DATA[12]~2, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[12]~3 , u7|mI2C_DATA[12]~3, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[13] , u7|mI2C_DATA[13], DE2_CCD, 1
instance = comp, \u7|u0|SD[12]~1 , u7|u0|SD[12]~1, DE2_CCD, 1
instance = comp, \u7|u0|SD[13] , u7|u0|SD[13], DE2_CCD, 1
instance = comp, \u7|WideOr0~0 , u7|WideOr0~0, DE2_CCD, 1
instance = comp, \u7|WideOr0~1 , u7|WideOr0~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[12] , u7|mI2C_DATA[12], DE2_CCD, 1
instance = comp, \u7|u0|SD[12]~feeder , u7|u0|SD[12]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[12] , u7|u0|SD[12], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~13 , u7|u0|Mux0~13, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~10 , u7|u0|Mux0~10, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~11 , u7|u0|Mux0~11, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~12 , u7|u0|Mux0~12, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~14 , u7|u0|Mux0~14, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[7]~0 , u7|mI2C_DATA[7]~0, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[7]~1 , u7|mI2C_DATA[7]~1, DE2_CCD, 1
instance = comp, \SW[5]~input , SW[5]~input, DE2_CCD, 1
instance = comp, \SW[13]~input , SW[13]~input, DE2_CCD, 1
instance = comp, \u7|Mux5~0 , u7|Mux5~0, DE2_CCD, 1
instance = comp, \u7|Mux2~0 , u7|Mux2~0, DE2_CCD, 1
instance = comp, \u7|Mux2~1 , u7|Mux2~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[5] , u7|mI2C_DATA[5], DE2_CCD, 1
instance = comp, \u7|u0|SD[5] , u7|u0|SD[5], DE2_CCD, 1
instance = comp, \SW[14]~input , SW[14]~input, DE2_CCD, 1
instance = comp, \SW[6]~input , SW[6]~input, DE2_CCD, 1
instance = comp, \u7|Mux1~0 , u7|Mux1~0, DE2_CCD, 1
instance = comp, \u7|Mux1~1 , u7|Mux1~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[6] , u7|mI2C_DATA[6], DE2_CCD, 1
instance = comp, \u7|u0|SD[6]~feeder , u7|u0|SD[6]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[6] , u7|u0|SD[6], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~7 , u7|u0|Mux0~7, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~8 , u7|u0|Mux0~8, DE2_CCD, 1
instance = comp, \u7|Mux7~2 , u7|Mux7~2, DE2_CCD, 1
instance = comp, \SW[0]~input , SW[0]~input, DE2_CCD, 1
instance = comp, \SW[8]~input , SW[8]~input, DE2_CCD, 1
instance = comp, \u7|Mux7~0 , u7|Mux7~0, DE2_CCD, 1
instance = comp, \u7|Mux7~1 , u7|Mux7~1, DE2_CCD, 1
instance = comp, \u7|Mux7~3 , u7|Mux7~3, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[0] , u7|mI2C_DATA[0], DE2_CCD, 1
instance = comp, \u7|u0|SD[0] , u7|u0|SD[0], DE2_CCD, 1
instance = comp, \u7|Mux0~0 , u7|Mux0~0, DE2_CCD, 1
instance = comp, \u7|Mux0~1 , u7|Mux0~1, DE2_CCD, 1
instance = comp, \SW[15]~input , SW[15]~input, DE2_CCD, 1
instance = comp, \SW[7]~input , SW[7]~input, DE2_CCD, 1
instance = comp, \u7|Mux0~2 , u7|Mux0~2, DE2_CCD, 1
instance = comp, \u7|Mux0~3 , u7|Mux0~3, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[7] , u7|mI2C_DATA[7], DE2_CCD, 1
instance = comp, \u7|u0|SD[7]~feeder , u7|u0|SD[7]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[7] , u7|u0|SD[7], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~3 , u7|u0|Mux0~3, DE2_CCD, 1
instance = comp, \u7|WideOr2~0 , u7|WideOr2~0, DE2_CCD, 1
instance = comp, \u7|WideOr2~1 , u7|WideOr2~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[11] , u7|mI2C_DATA[11], DE2_CCD, 1
instance = comp, \u7|u0|SD[11] , u7|u0|SD[11], DE2_CCD, 1
instance = comp, \u7|WideOr3~0 , u7|WideOr3~0, DE2_CCD, 1
instance = comp, \u7|WideOr3~1 , u7|WideOr3~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[10] , u7|mI2C_DATA[10], DE2_CCD, 1
instance = comp, \u7|u0|SD[10]~feeder , u7|u0|SD[10]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[10] , u7|u0|SD[10], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~4 , u7|u0|Mux0~4, DE2_CCD, 1
instance = comp, \SW[3]~input , SW[3]~input, DE2_CCD, 1
instance = comp, \u7|Mux4~0 , u7|Mux4~0, DE2_CCD, 1
instance = comp, \SW[11]~input , SW[11]~input, DE2_CCD, 1
instance = comp, \u7|Mux4~1 , u7|Mux4~1, DE2_CCD, 1
instance = comp, \u7|Mux4~2 , u7|Mux4~2, DE2_CCD, 1
instance = comp, \u7|Mux4~3 , u7|Mux4~3, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[3] , u7|mI2C_DATA[3], DE2_CCD, 1
instance = comp, \u7|u0|SD[3] , u7|u0|SD[3], DE2_CCD, 1
instance = comp, \SW[4]~input , SW[4]~input, DE2_CCD, 1
instance = comp, \SW[12]~input , SW[12]~input, DE2_CCD, 1
instance = comp, \u7|Mux3~0 , u7|Mux3~0, DE2_CCD, 1
instance = comp, \u7|Mux3~1 , u7|Mux3~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[4] , u7|mI2C_DATA[4], DE2_CCD, 1
instance = comp, \u7|u0|SD[4]~feeder , u7|u0|SD[4]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[4] , u7|u0|SD[4], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~5 , u7|u0|Mux0~5, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~6 , u7|u0|Mux0~6, DE2_CCD, 1
instance = comp, \u7|WideOr4~0 , u7|WideOr4~0, DE2_CCD, 1
instance = comp, \u7|WideOr4~1 , u7|WideOr4~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[9] , u7|mI2C_DATA[9], DE2_CCD, 1
instance = comp, \u7|u0|SD[9] , u7|u0|SD[9], DE2_CCD, 1
instance = comp, \u7|WideOr5~1 , u7|WideOr5~1, DE2_CCD, 1
instance = comp, \u7|WideOr5~2 , u7|WideOr5~2, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[8] , u7|mI2C_DATA[8], DE2_CCD, 1
instance = comp, \u7|u0|SD[8] , u7|u0|SD[8], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~1 , u7|u0|Mux0~1, DE2_CCD, 1
instance = comp, \SW[9]~input , SW[9]~input, DE2_CCD, 1
instance = comp, \SW[1]~input , SW[1]~input, DE2_CCD, 1
instance = comp, \u7|Mux6~0 , u7|Mux6~0, DE2_CCD, 1
instance = comp, \u7|Mux6~1 , u7|Mux6~1, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[1] , u7|mI2C_DATA[1], DE2_CCD, 1
instance = comp, \u7|u0|SD[1] , u7|u0|SD[1], DE2_CCD, 1
instance = comp, \SW[10]~input , SW[10]~input, DE2_CCD, 1
instance = comp, \SW[2]~input , SW[2]~input, DE2_CCD, 1
instance = comp, \u7|Mux5~1 , u7|Mux5~1, DE2_CCD, 1
instance = comp, \u7|Mux5~2 , u7|Mux5~2, DE2_CCD, 1
instance = comp, \u7|mI2C_DATA[2] , u7|mI2C_DATA[2], DE2_CCD, 1
instance = comp, \u7|u0|SD[2]~feeder , u7|u0|SD[2]~feeder, DE2_CCD, 1
instance = comp, \u7|u0|SD[2] , u7|u0|SD[2], DE2_CCD, 1
instance = comp, \u7|u0|Mux0~2 , u7|u0|Mux0~2, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~9 , u7|u0|Mux0~9, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~15 , u7|u0|Mux0~15, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~0 , u7|u0|Mux0~0, DE2_CCD, 1
instance = comp, \u7|u0|Mux0~16 , u7|u0|Mux0~16, DE2_CCD, 1
instance = comp, \u7|u0|SDO , u7|u0|SDO, DE2_CCD, 1
instance = comp, \SW[16]~input , SW[16]~input, DE2_CCD, 1
instance = comp, \SW[17]~input , SW[17]~input, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[8]~15 , u6|rRD2_ADDR[8]~15, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[10]~19 , u6|rRD2_ADDR[10]~19, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[11]~25 , u6|rRD2_ADDR[11]~25, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21]~24 , u6|rRD2_ADDR[21]~24, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[11] , u6|rRD2_ADDR[11], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[12]~27 , u6|rRD2_ADDR[12]~27, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[12] , u6|rRD2_ADDR[12], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[13]~29 , u6|rRD2_ADDR[13]~29, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[13] , u6|rRD2_ADDR[13], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[14]~31 , u6|rRD2_ADDR[14]~31, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[14] , u6|rRD2_ADDR[14], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[15]~33 , u6|rRD2_ADDR[15]~33, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[15] , u6|rRD2_ADDR[15], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[16]~35 , u6|rRD2_ADDR[16]~35, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[16] , u6|rRD2_ADDR[16], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[17]~37 , u6|rRD2_ADDR[17]~37, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[17] , u6|rRD2_ADDR[17], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[18]~39 , u6|rRD2_ADDR[18]~39, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[18] , u6|rRD2_ADDR[18], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[19]~41 , u6|rRD2_ADDR[19]~41, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[19] , u6|rRD2_ADDR[19], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[20]~43 , u6|rRD2_ADDR[20]~43, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[20] , u6|rRD2_ADDR[20], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21]~45 , u6|rRD2_ADDR[21]~45, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21] , u6|rRD2_ADDR[21], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[22]~47 , u6|rRD2_ADDR[22]~47, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[22] , u6|rRD2_ADDR[22], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21]~21 , u6|rRD2_ADDR[21]~21, DE2_CCD, 1
instance = comp, \u6|LessThan6~0 , u6|LessThan6~0, DE2_CCD, 1
instance = comp, \u6|LessThan6~1 , u6|LessThan6~1, DE2_CCD, 1
instance = comp, \u6|LessThan6~2 , u6|LessThan6~2, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21]~22 , u6|rRD2_ADDR[21]~22, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[21]~23 , u6|rRD2_ADDR[21]~23, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[8] , u6|rRD2_ADDR[8], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[9]~17 , u6|rRD2_ADDR[9]~17, DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[9] , u6|rRD2_ADDR[9], DE2_CCD, 1
instance = comp, \u6|rRD2_ADDR[10] , u6|rRD2_ADDR[10], DE2_CCD, 1
instance = comp, \u6|mADDR[15]~0 , u6|mADDR[15]~0, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[8]~15 , u6|rWR2_ADDR[8]~15, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[10]~19 , u6|rWR2_ADDR[10]~19, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[11]~25 , u6|rWR2_ADDR[11]~25, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19]~24 , u6|rWR2_ADDR[19]~24, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[11] , u6|rWR2_ADDR[11], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[12]~27 , u6|rWR2_ADDR[12]~27, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[12] , u6|rWR2_ADDR[12], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[13]~29 , u6|rWR2_ADDR[13]~29, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[13] , u6|rWR2_ADDR[13], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[14]~31 , u6|rWR2_ADDR[14]~31, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[14] , u6|rWR2_ADDR[14], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[15]~33 , u6|rWR2_ADDR[15]~33, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[15] , u6|rWR2_ADDR[15], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[16]~35 , u6|rWR2_ADDR[16]~35, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[16] , u6|rWR2_ADDR[16], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[17]~37 , u6|rWR2_ADDR[17]~37, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[17] , u6|rWR2_ADDR[17], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[18]~39 , u6|rWR2_ADDR[18]~39, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[18] , u6|rWR2_ADDR[18], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19]~41 , u6|rWR2_ADDR[19]~41, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19] , u6|rWR2_ADDR[19], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[20]~43 , u6|rWR2_ADDR[20]~43, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[20] , u6|rWR2_ADDR[20], DE2_CCD, 1
instance = comp, \u6|LessThan2~1 , u6|LessThan2~1, DE2_CCD, 1
instance = comp, \u6|LessThan2~0 , u6|LessThan2~0, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19]~21 , u6|rWR2_ADDR[19]~21, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19]~22 , u6|rWR2_ADDR[19]~22, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[21]~45 , u6|rWR2_ADDR[21]~45, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[21] , u6|rWR2_ADDR[21], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[22]~47 , u6|rWR2_ADDR[22]~47, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[22] , u6|rWR2_ADDR[22], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[19]~23 , u6|rWR2_ADDR[19]~23, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[8] , u6|rWR2_ADDR[8], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[9]~17 , u6|rWR2_ADDR[9]~17, DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[9] , u6|rWR2_ADDR[9], DE2_CCD, 1
instance = comp, \u6|rWR2_ADDR[10] , u6|rWR2_ADDR[10], DE2_CCD, 1
instance = comp, \u6|mADDR~1 , u6|mADDR~1, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[8]~15 , u6|rRD1_ADDR[8]~15, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[10]~19 , u6|rRD1_ADDR[10]~19, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[11]~26 , u6|rRD1_ADDR[11]~26, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~25 , u6|rRD1_ADDR[20]~25, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[11] , u6|rRD1_ADDR[11], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[12]~28 , u6|rRD1_ADDR[12]~28, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[12] , u6|rRD1_ADDR[12], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[13]~30 , u6|rRD1_ADDR[13]~30, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[13] , u6|rRD1_ADDR[13], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[14]~32 , u6|rRD1_ADDR[14]~32, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[14] , u6|rRD1_ADDR[14], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[15]~34 , u6|rRD1_ADDR[15]~34, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[15] , u6|rRD1_ADDR[15], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[16]~36 , u6|rRD1_ADDR[16]~36, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[16] , u6|rRD1_ADDR[16], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[17]~38 , u6|rRD1_ADDR[17]~38, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[17] , u6|rRD1_ADDR[17], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[18]~40 , u6|rRD1_ADDR[18]~40, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[18] , u6|rRD1_ADDR[18], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[19]~42 , u6|rRD1_ADDR[19]~42, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[19] , u6|rRD1_ADDR[19], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~44 , u6|rRD1_ADDR[20]~44, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20] , u6|rRD1_ADDR[20], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[21]~46 , u6|rRD1_ADDR[21]~46, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[21] , u6|rRD1_ADDR[21], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~21 , u6|rRD1_ADDR[20]~21, DE2_CCD, 1
instance = comp, \u6|LessThan5~0 , u6|LessThan5~0, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~22 , u6|rRD1_ADDR[20]~22, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~23 , u6|rRD1_ADDR[20]~23, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[22]~48 , u6|rRD1_ADDR[22]~48, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[22] , u6|rRD1_ADDR[22], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[20]~24 , u6|rRD1_ADDR[20]~24, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[8] , u6|rRD1_ADDR[8], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[9]~17 , u6|rRD1_ADDR[9]~17, DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[9] , u6|rRD1_ADDR[9], DE2_CCD, 1
instance = comp, \u6|rRD1_ADDR[10] , u6|rRD1_ADDR[10], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[8]~15 , u6|rWR1_ADDR[8]~15, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[10]~19 , u6|rWR1_ADDR[10]~19, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[11]~25 , u6|rWR1_ADDR[11]~25, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17]~24 , u6|rWR1_ADDR[17]~24, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[11] , u6|rWR1_ADDR[11], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[12]~27 , u6|rWR1_ADDR[12]~27, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[12] , u6|rWR1_ADDR[12], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[13]~29 , u6|rWR1_ADDR[13]~29, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[13] , u6|rWR1_ADDR[13], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[14]~31 , u6|rWR1_ADDR[14]~31, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[14] , u6|rWR1_ADDR[14], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[15]~33 , u6|rWR1_ADDR[15]~33, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[15] , u6|rWR1_ADDR[15], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[16]~35 , u6|rWR1_ADDR[16]~35, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[16] , u6|rWR1_ADDR[16], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17]~37 , u6|rWR1_ADDR[17]~37, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17] , u6|rWR1_ADDR[17], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[18]~39 , u6|rWR1_ADDR[18]~39, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[18] , u6|rWR1_ADDR[18], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[19]~41 , u6|rWR1_ADDR[19]~41, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[19] , u6|rWR1_ADDR[19], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[20]~43 , u6|rWR1_ADDR[20]~43, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[20] , u6|rWR1_ADDR[20], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[21]~45 , u6|rWR1_ADDR[21]~45, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[21] , u6|rWR1_ADDR[21], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[22]~47 , u6|rWR1_ADDR[22]~47, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[22] , u6|rWR1_ADDR[22], DE2_CCD, 1
instance = comp, \u6|LessThan1~1 , u6|LessThan1~1, DE2_CCD, 1
instance = comp, \u6|LessThan1~0 , u6|LessThan1~0, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17]~22 , u6|rWR1_ADDR[17]~22, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17]~21 , u6|rWR1_ADDR[17]~21, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[17]~23 , u6|rWR1_ADDR[17]~23, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[8] , u6|rWR1_ADDR[8], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[9]~17 , u6|rWR1_ADDR[9]~17, DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[9] , u6|rWR1_ADDR[9], DE2_CCD, 1
instance = comp, \u6|rWR1_ADDR[10] , u6|rWR1_ADDR[10], DE2_CCD, 1
instance = comp, \u6|mADDR~2 , u6|mADDR~2, DE2_CCD, 1
instance = comp, \u6|mADDR[10] , u6|mADDR[10], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[10]~feeder , u6|control1|SADDR[10]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[10] , u6|control1|SADDR[10], DE2_CCD, 1
instance = comp, \u6|command1|SA~0 , u6|command1|SA~0, DE2_CCD, 1
instance = comp, \u6|command1|SA[0] , u6|command1|SA[0], DE2_CCD, 1
instance = comp, \u6|SA~0 , u6|SA~0, DE2_CCD, 1
instance = comp, \u6|SA[0] , u6|SA[0], DE2_CCD, 1
instance = comp, \u6|mADDR~3 , u6|mADDR~3, DE2_CCD, 1
instance = comp, \u6|mADDR~4 , u6|mADDR~4, DE2_CCD, 1
instance = comp, \u6|mADDR[11] , u6|mADDR[11], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[11]~feeder , u6|control1|SADDR[11]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[11] , u6|control1|SADDR[11], DE2_CCD, 1
instance = comp, \u6|command1|SA~1 , u6|command1|SA~1, DE2_CCD, 1
instance = comp, \u6|command1|SA[1] , u6|command1|SA[1], DE2_CCD, 1
instance = comp, \u6|SA~1 , u6|SA~1, DE2_CCD, 1
instance = comp, \u6|SA[1] , u6|SA[1], DE2_CCD, 1
instance = comp, \u6|mADDR~5 , u6|mADDR~5, DE2_CCD, 1
instance = comp, \u6|mADDR~6 , u6|mADDR~6, DE2_CCD, 1
instance = comp, \u6|mADDR[12] , u6|mADDR[12], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[12]~feeder , u6|control1|SADDR[12]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[12] , u6|control1|SADDR[12], DE2_CCD, 1
instance = comp, \u6|command1|SA~2 , u6|command1|SA~2, DE2_CCD, 1
instance = comp, \u6|command1|SA[2] , u6|command1|SA[2], DE2_CCD, 1
instance = comp, \u6|SA~2 , u6|SA~2, DE2_CCD, 1
instance = comp, \u6|SA[2] , u6|SA[2], DE2_CCD, 1
instance = comp, \u6|mADDR~7 , u6|mADDR~7, DE2_CCD, 1
instance = comp, \u6|mADDR~8 , u6|mADDR~8, DE2_CCD, 1
instance = comp, \u6|mADDR[13] , u6|mADDR[13], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[13]~feeder , u6|control1|SADDR[13]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[13] , u6|control1|SADDR[13], DE2_CCD, 1
instance = comp, \u6|command1|SA~3 , u6|command1|SA~3, DE2_CCD, 1
instance = comp, \u6|command1|SA[3] , u6|command1|SA[3], DE2_CCD, 1
instance = comp, \u6|SA~3 , u6|SA~3, DE2_CCD, 1
instance = comp, \u6|SA[3] , u6|SA[3], DE2_CCD, 1
instance = comp, \u6|mADDR~9 , u6|mADDR~9, DE2_CCD, 1
instance = comp, \u6|mADDR~10 , u6|mADDR~10, DE2_CCD, 1
instance = comp, \u6|mADDR[14] , u6|mADDR[14], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[14]~feeder , u6|control1|SADDR[14]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[14] , u6|control1|SADDR[14], DE2_CCD, 1
instance = comp, \u6|command1|SA~4 , u6|command1|SA~4, DE2_CCD, 1
instance = comp, \u6|command1|SA[4] , u6|command1|SA[4], DE2_CCD, 1
instance = comp, \u6|SA~4 , u6|SA~4, DE2_CCD, 1
instance = comp, \u6|SA[4] , u6|SA[4], DE2_CCD, 1
instance = comp, \u6|mADDR~11 , u6|mADDR~11, DE2_CCD, 1
instance = comp, \u6|mADDR~12 , u6|mADDR~12, DE2_CCD, 1
instance = comp, \u6|mADDR[15] , u6|mADDR[15], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[15]~feeder , u6|control1|SADDR[15]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[15] , u6|control1|SADDR[15], DE2_CCD, 1
instance = comp, \u6|command1|SA~5 , u6|command1|SA~5, DE2_CCD, 1
instance = comp, \u6|command1|SA[5] , u6|command1|SA[5], DE2_CCD, 1
instance = comp, \u6|SA~5 , u6|SA~5, DE2_CCD, 1
instance = comp, \u6|SA[5] , u6|SA[5], DE2_CCD, 1
instance = comp, \u6|mADDR~13 , u6|mADDR~13, DE2_CCD, 1
instance = comp, \u6|mADDR~14 , u6|mADDR~14, DE2_CCD, 1
instance = comp, \u6|mADDR[16] , u6|mADDR[16], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[16] , u6|control1|SADDR[16], DE2_CCD, 1
instance = comp, \u6|command1|SA~6 , u6|command1|SA~6, DE2_CCD, 1
instance = comp, \u6|command1|SA[6] , u6|command1|SA[6], DE2_CCD, 1
instance = comp, \u6|SA~6 , u6|SA~6, DE2_CCD, 1
instance = comp, \u6|SA[6] , u6|SA[6], DE2_CCD, 1
instance = comp, \u6|mADDR~15 , u6|mADDR~15, DE2_CCD, 1
instance = comp, \u6|mADDR~16 , u6|mADDR~16, DE2_CCD, 1
instance = comp, \u6|mADDR[17] , u6|mADDR[17], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[17] , u6|control1|SADDR[17], DE2_CCD, 1
instance = comp, \u6|command1|SA~7 , u6|command1|SA~7, DE2_CCD, 1
instance = comp, \u6|command1|SA[7] , u6|command1|SA[7], DE2_CCD, 1
instance = comp, \u6|SA~7 , u6|SA~7, DE2_CCD, 1
instance = comp, \u6|SA[7] , u6|SA[7], DE2_CCD, 1
instance = comp, \u6|mADDR~19 , u6|mADDR~19, DE2_CCD, 1
instance = comp, \u6|mADDR~20 , u6|mADDR~20, DE2_CCD, 1
instance = comp, \u6|mADDR[8] , u6|mADDR[8], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[8]~feeder , u6|control1|SADDR[8]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[8] , u6|control1|SADDR[8], DE2_CCD, 1
instance = comp, \u6|mADDR~17 , u6|mADDR~17, DE2_CCD, 1
instance = comp, \u6|mADDR~18 , u6|mADDR~18, DE2_CCD, 1
instance = comp, \u6|mADDR[18] , u6|mADDR[18], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[18]~feeder , u6|control1|SADDR[18]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[18] , u6|control1|SADDR[18], DE2_CCD, 1
instance = comp, \u6|command1|SA~8 , u6|command1|SA~8, DE2_CCD, 1
instance = comp, \u6|command1|SA[8] , u6|command1|SA[8], DE2_CCD, 1
instance = comp, \u6|SA~8 , u6|SA~8, DE2_CCD, 1
instance = comp, \u6|SA[8] , u6|SA[8], DE2_CCD, 1
instance = comp, \u6|mADDR~21 , u6|mADDR~21, DE2_CCD, 1
instance = comp, \u6|mADDR~22 , u6|mADDR~22, DE2_CCD, 1
instance = comp, \u6|mADDR[19] , u6|mADDR[19], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[19]~feeder , u6|control1|SADDR[19]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[19] , u6|control1|SADDR[19], DE2_CCD, 1
instance = comp, \u6|mADDR~23 , u6|mADDR~23, DE2_CCD, 1
instance = comp, \u6|mADDR~24 , u6|mADDR~24, DE2_CCD, 1
instance = comp, \u6|mADDR[9] , u6|mADDR[9], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[9]~feeder , u6|control1|SADDR[9]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[9] , u6|control1|SADDR[9], DE2_CCD, 1
instance = comp, \u6|command1|SA~9 , u6|command1|SA~9, DE2_CCD, 1
instance = comp, \u6|command1|SA[9] , u6|command1|SA[9], DE2_CCD, 1
instance = comp, \u6|SA~9 , u6|SA~9, DE2_CCD, 1
instance = comp, \u6|SA[9] , u6|SA[9], DE2_CCD, 1
instance = comp, \u6|command1|always4~0 , u6|command1|always4~0, DE2_CCD, 1
instance = comp, \u6|command1|rw_shift[1]~feeder , u6|command1|rw_shift[1]~feeder, DE2_CCD, 1
instance = comp, \u6|command1|rw_shift[1] , u6|command1|rw_shift[1], DE2_CCD, 1
instance = comp, \u6|command1|rw_shift~0 , u6|command1|rw_shift~0, DE2_CCD, 1
instance = comp, \u6|command1|rw_shift[0] , u6|command1|rw_shift[0], DE2_CCD, 1
instance = comp, \u6|command1|do_rw~0 , u6|command1|do_rw~0, DE2_CCD, 1
instance = comp, \u6|command1|do_rw , u6|command1|do_rw, DE2_CCD, 1
instance = comp, \u6|mADDR~25 , u6|mADDR~25, DE2_CCD, 1
instance = comp, \u6|mADDR~26 , u6|mADDR~26, DE2_CCD, 1
instance = comp, \u6|mADDR[20] , u6|mADDR[20], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[20]~feeder , u6|control1|SADDR[20]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[20] , u6|control1|SADDR[20], DE2_CCD, 1
instance = comp, \u6|command1|SA~10 , u6|command1|SA~10, DE2_CCD, 1
instance = comp, \u6|command1|SA[10] , u6|command1|SA[10], DE2_CCD, 1
instance = comp, \u6|SA~10 , u6|SA~10, DE2_CCD, 1
instance = comp, \u6|SA[10] , u6|SA[10], DE2_CCD, 1
instance = comp, \u6|mADDR~27 , u6|mADDR~27, DE2_CCD, 1
instance = comp, \u6|mADDR~28 , u6|mADDR~28, DE2_CCD, 1
instance = comp, \u6|mADDR[21] , u6|mADDR[21], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[21]~feeder , u6|control1|SADDR[21]~feeder, DE2_CCD, 1
instance = comp, \u6|control1|SADDR[21] , u6|control1|SADDR[21], DE2_CCD, 1
instance = comp, \u6|command1|SA~11 , u6|command1|SA~11, DE2_CCD, 1
instance = comp, \u6|command1|SA[11] , u6|command1|SA[11], DE2_CCD, 1
instance = comp, \u6|SA~11 , u6|SA~11, DE2_CCD, 1
instance = comp, \u6|SA[11] , u6|SA[11], DE2_CCD, 1
instance = comp, \u6|LessThan0~0 , u6|LessThan0~0, DE2_CCD, 1
instance = comp, \u6|DQM~0 , u6|DQM~0, DE2_CCD, 1
instance = comp, \u6|DQM[0] , u6|DQM[0], DE2_CCD, 1
instance = comp, \u6|DQM[1] , u6|DQM[1], DE2_CCD, 1
instance = comp, \u6|command1|CS_N~0 , u6|command1|CS_N~0, DE2_CCD, 1
instance = comp, \u6|command1|rw_flag~1 , u6|command1|rw_flag~1, DE2_CCD, 1
instance = comp, \u6|command1|rw_flag , u6|command1|rw_flag, DE2_CCD, 1
instance = comp, \u6|command1|WE_N~0 , u6|command1|WE_N~0, DE2_CCD, 1
instance = comp, \u6|command1|WE_N~1 , u6|command1|WE_N~1, DE2_CCD, 1
instance = comp, \u6|command1|WE_N , u6|command1|WE_N, DE2_CCD, 1
instance = comp, \u6|WE_N~0 , u6|WE_N~0, DE2_CCD, 1
instance = comp, \u6|WE_N , u6|WE_N, DE2_CCD, 1
instance = comp, \u6|command1|CAS_N~0 , u6|command1|CAS_N~0, DE2_CCD, 1
instance = comp, \u6|command1|CAS_N , u6|command1|CAS_N, DE2_CCD, 1
instance = comp, \u6|CAS_N~0 , u6|CAS_N~0, DE2_CCD, 1
instance = comp, \u6|CAS_N , u6|CAS_N, DE2_CCD, 1
instance = comp, \u6|command1|RAS_N~0 , u6|command1|RAS_N~0, DE2_CCD, 1
instance = comp, \u6|command1|RAS_N~1 , u6|command1|RAS_N~1, DE2_CCD, 1
instance = comp, \u6|command1|RAS_N , u6|command1|RAS_N, DE2_CCD, 1
instance = comp, \u6|RAS_N~0 , u6|RAS_N~0, DE2_CCD, 1
instance = comp, \u6|RAS_N , u6|RAS_N, DE2_CCD, 1
instance = comp, \u6|mADDR~29 , u6|mADDR~29, DE2_CCD, 1
instance = comp, \u6|mADDR~30 , u6|mADDR~30, DE2_CCD, 1
instance = comp, \u6|mADDR[22] , u6|mADDR[22], DE2_CCD, 1
instance = comp, \u6|control1|SADDR[22] , u6|control1|SADDR[22], DE2_CCD, 1
instance = comp, \u6|command1|CS_N~1 , u6|command1|CS_N~1, DE2_CCD, 1
instance = comp, \u6|command1|CS_N[0] , u6|command1|CS_N[0], DE2_CCD, 1
instance = comp, \u6|CS_N[0]~feeder , u6|CS_N[0]~feeder, DE2_CCD, 1
instance = comp, \u6|CS_N[0] , u6|CS_N[0], DE2_CCD, 1
instance = comp, \u6|command1|BA~0 , u6|command1|BA~0, DE2_CCD, 1
instance = comp, \u6|command1|BA[0] , u6|command1|BA[0], DE2_CCD, 1
instance = comp, \u6|BA[0]~feeder , u6|BA[0]~feeder, DE2_CCD, 1
instance = comp, \u6|BA[0] , u6|BA[0], DE2_CCD, 1
instance = comp, \u6|command1|BA~1 , u6|command1|BA~1, DE2_CCD, 1
instance = comp, \u6|command1|BA[1] , u6|command1|BA[1], DE2_CCD, 1
instance = comp, \u6|BA[1]~feeder , u6|BA[1]~feeder, DE2_CCD, 1
instance = comp, \u6|BA[1] , u6|BA[1], DE2_CCD, 1
instance = comp, \u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK , u6|sdram_pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK, DE2_CCD, 1
instance = comp, \u1|LessThan7~0 , u1|LessThan7~0, DE2_CCD, 1
instance = comp, \u1|oVGA_H_SYNC , u1|oVGA_H_SYNC, DE2_CCD, 1
instance = comp, \u1|oVGA_V_SYNC~0 , u1|oVGA_V_SYNC~0, DE2_CCD, 1
instance = comp, \u1|oVGA_V_SYNC~1 , u1|oVGA_V_SYNC~1, DE2_CCD, 1
instance = comp, \u1|oVGA_V_SYNC , u1|oVGA_V_SYNC, DE2_CCD, 1
instance = comp, \u1|oVGA_BLANK , u1|oVGA_BLANK, DE2_CCD, 1
instance = comp, \u1|oVGA_R~0 , u1|oVGA_R~0, DE2_CCD, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[2]~feeder , u6|mDATAOUT[2]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[2] , u6|mDATAOUT[2], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0 , u6|read_fifo2|dcfifo_component|auto_generated|ram_address_a[9]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_CCD, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[3]~feeder , u6|mDATAOUT[3]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[3] , u6|mDATAOUT[3], DE2_CCD, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[4]~feeder , u6|mDATAOUT[4]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[4] , u6|mDATAOUT[4], DE2_CCD, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[5]~feeder , u6|mDATAOUT[5]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[5] , u6|mDATAOUT[5], DE2_CCD, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[6]~feeder , u6|mDATAOUT[6]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[6] , u6|mDATAOUT[6], DE2_CCD, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[7]~feeder , u6|mDATAOUT[7]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[7] , u6|mDATAOUT[7], DE2_CCD, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[8]~feeder , u6|mDATAOUT[8]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[8] , u6|mDATAOUT[8], DE2_CCD, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[9]~feeder , u6|mDATAOUT[9]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[9] , u6|mDATAOUT[9], DE2_CCD, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[12]~feeder , u6|mDATAOUT[12]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[12] , u6|mDATAOUT[12], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 , u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a2, DE2_CCD, 1
instance = comp, \u1|oVGA_R[0]~1 , u1|oVGA_R[0]~1, DE2_CCD, 1
instance = comp, \u1|oVGA_R[1]~2 , u1|oVGA_R[1]~2, DE2_CCD, 1
instance = comp, \u1|oVGA_R[2]~3 , u1|oVGA_R[2]~3, DE2_CCD, 1
instance = comp, \u1|oVGA_R[3]~4 , u1|oVGA_R[3]~4, DE2_CCD, 1
instance = comp, \u1|oVGA_R[4]~5 , u1|oVGA_R[4]~5, DE2_CCD, 1
instance = comp, \u1|oVGA_R[5]~6 , u1|oVGA_R[5]~6, DE2_CCD, 1
instance = comp, \u1|oVGA_R[6]~7 , u1|oVGA_R[6]~7, DE2_CCD, 1
instance = comp, \u1|oVGA_R[7]~8 , u1|oVGA_R[7]~8, DE2_CCD, 1
instance = comp, \u1|oVGA_G[0]~0 , u1|oVGA_G[0]~0, DE2_CCD, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[13]~feeder , u6|mDATAOUT[13]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[13] , u6|mDATAOUT[13], DE2_CCD, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[14]~feeder , u6|mDATAOUT[14]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[14] , u6|mDATAOUT[14], DE2_CCD, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 , u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a13, DE2_CCD, 1
instance = comp, \u1|oVGA_G[1]~1 , u1|oVGA_G[1]~1, DE2_CCD, 1
instance = comp, \u1|oVGA_G[2]~2 , u1|oVGA_G[2]~2, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0 , u6|read_fifo1|dcfifo_component|auto_generated|ram_address_a[9]~0, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE2_CCD, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[10]~feeder , u6|mDATAOUT[10]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[10] , u6|mDATAOUT[10], DE2_CCD, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[11]~feeder , u6|mDATAOUT[11]~feeder, DE2_CCD, 1
instance = comp, \u6|mDATAOUT[11] , u6|mDATAOUT[11], DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 , u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a2, DE2_CCD, 1
instance = comp, \u1|oVGA_G[3]~3 , u1|oVGA_G[3]~3, DE2_CCD, 1
instance = comp, \u1|oVGA_G[4]~4 , u1|oVGA_G[4]~4, DE2_CCD, 1
instance = comp, \u1|oVGA_G[5]~5 , u1|oVGA_G[5]~5, DE2_CCD, 1
instance = comp, \u1|oVGA_G[6]~6 , u1|oVGA_G[6]~6, DE2_CCD, 1
instance = comp, \u1|oVGA_G[7]~7 , u1|oVGA_G[7]~7, DE2_CCD, 1
instance = comp, \u1|oVGA_B[0]~0 , u1|oVGA_B[0]~0, DE2_CCD, 1
instance = comp, \u1|oVGA_B[1]~1 , u1|oVGA_B[1]~1, DE2_CCD, 1
instance = comp, \u1|oVGA_B[2]~2 , u1|oVGA_B[2]~2, DE2_CCD, 1
instance = comp, \u1|oVGA_B[3]~3 , u1|oVGA_B[3]~3, DE2_CCD, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 , u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a6, DE2_CCD, 1
instance = comp, \u1|oVGA_B[4]~4 , u1|oVGA_B[4]~4, DE2_CCD, 1
instance = comp, \u1|oVGA_B[5]~5 , u1|oVGA_B[5]~5, DE2_CCD, 1
instance = comp, \u1|oVGA_B[6]~6 , u1|oVGA_B[6]~6, DE2_CCD, 1
instance = comp, \u1|oVGA_B[7]~7 , u1|oVGA_B[7]~7, DE2_CCD, 1
instance = comp, \CLOCK_27~input , CLOCK_27~input, DE2_CCD, 1
instance = comp, \OTG_INT~input , OTG_INT~input, DE2_CCD, 1
instance = comp, \OTG_DATA[0]~input , OTG_DATA[0]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[1]~input , OTG_DATA[1]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[2]~input , OTG_DATA[2]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[3]~input , OTG_DATA[3]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[4]~input , OTG_DATA[4]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[5]~input , OTG_DATA[5]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[6]~input , OTG_DATA[6]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[7]~input , OTG_DATA[7]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[8]~input , OTG_DATA[8]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[9]~input , OTG_DATA[9]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[10]~input , OTG_DATA[10]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[11]~input , OTG_DATA[11]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[12]~input , OTG_DATA[12]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[13]~input , OTG_DATA[13]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[14]~input , OTG_DATA[14]~input, DE2_CCD, 1
instance = comp, \OTG_DATA[15]~input , OTG_DATA[15]~input, DE2_CCD, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE2_CCD, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE2_CCD, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE2_CCD, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE2_CCD, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE2_CCD, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE2_CCD, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE2_CCD, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE2_CCD, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE2_CCD, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE2_CCD, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE2_CCD, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE2_CCD, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE2_CCD, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE2_CCD, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE2_CCD, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE2_CCD, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE2_CCD, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE2_CCD, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE2_CCD, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE2_CCD, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE2_CCD, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE2_CCD, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE2_CCD, 1
instance = comp, \I2C_SDAT~input , I2C_SDAT~input, DE2_CCD, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE2_CCD, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE2_CCD, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, DE2_CCD, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, DE2_CCD, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, DE2_CCD, 1
