// Seed: 1397802268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7;
  assign id_3 = 1;
  initial id_4 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    output wand id_13,
    output tri1 id_14,
    output wand id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
