Analysis & Synthesis report for DLDLab3
Wed Dec 14 12:10:32 2022
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom:inst18|altsyncram:altsyncram_component|altsyncram_qu91:auto_generated
 15. Parameter Settings for User Entity Instance: rom:inst18|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: DDS:inst10|Register:r
 17. Parameter Settings for Inferred Entity Instance: Waveform_Generator:inst|lpm_divide:Div0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "DDS:inst10|Register:r"
 20. Port Connectivity Checks: "DDS:inst10|Adder:a"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 14 12:10:32 2022    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DLDLab3                                  ;
; Top-level Entity Name              ; DLDLab3_Diagram                          ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 205                                      ;
;     Total combinational functions  ; 205                                      ;
;     Dedicated logic registers      ; 82                                       ;
; Total registers                    ; 82                                       ;
; Total pins                         ; 46                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,048                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DLDLab3_Diagram    ; DLDLab3            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; ../DLD3/Waveform_Generator.v        ; yes             ; User Verilog HDL File                  ; D:/DLD3/Waveform_Generator.v                                         ;         ;
; ../DLD3/Register.v                  ; yes             ; User Verilog HDL File                  ; D:/DLD3/Register.v                                                   ;         ;
; ../DLD3/PWM.v                       ; yes             ; User Verilog HDL File                  ; D:/DLD3/PWM.v                                                        ;         ;
; ../DLD3/Frequency_Selector.v        ; yes             ; User Verilog HDL File                  ; D:/DLD3/Frequency_Selector.v                                         ;         ;
; ../DLD3/DDS.v                       ; yes             ; User Verilog HDL File                  ; D:/DLD3/DDS.v                                                        ;         ;
; ../DLD3/Amplitute_Selector.v        ; yes             ; User Verilog HDL File                  ; D:/DLD3/Amplitute_Selector.v                                         ;         ;
; ../DLD3/Adder.v                     ; yes             ; User Verilog HDL File                  ; D:/DLD3/Adder.v                                                      ;         ;
; DLDLab3_Diagram.bdf                 ; yes             ; User Block Diagram/Schematic File      ; D:/DLD_Quartus/DLDLab3_Diagram.bdf                                   ;         ;
; rom.v                               ; yes             ; Auto-Found Wizard-Generated File       ; D:/DLD_Quartus/rom.v                                                 ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal121.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qu91.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/altsyncram_qu91.tdf                                ;         ;
; C:/Users/DLD lab 8/Desktop/sine.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/DLD lab 8/Desktop/sine.mif                                  ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_5dm.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/lpm_divide_5dm.tdf                                 ;         ;
; db/sign_div_unsign_fkh.tdf          ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/sign_div_unsign_fkh.tdf                            ;         ;
; db/alt_u_div_00f.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/alt_u_div_00f.tdf                                  ;         ;
; db/add_sub_lkc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/add_sub_lkc.tdf                                    ;         ;
; db/add_sub_mkc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/DLD_Quartus/db/add_sub_mkc.tdf                                    ;         ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 205   ;
;                                             ;       ;
; Total combinational functions               ; 205   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 60    ;
;     -- 3 input functions                    ; 95    ;
;     -- <=2 input functions                  ; 50    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 106   ;
;     -- arithmetic mode                      ; 99    ;
;                                             ;       ;
; Total registers                             ; 82    ;
;     -- Dedicated logic registers            ; 82    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 46    ;
; Total memory bits                           ; 2048  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 74    ;
; Total fan-out                               ; 973   ;
; Average fan-out                             ; 2.85  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DLDLab3_Diagram                          ; 205 (1)           ; 82 (0)       ; 2048        ; 0            ; 0       ; 0         ; 46   ; 0            ; |DLDLab3_Diagram                                                                                                                         ;              ;
;    |Amplitute_Selector:inst9|             ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Amplitute_Selector:inst9                                                                                                ;              ;
;    |DDS:inst10|                           ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|DDS:inst10                                                                                                              ;              ;
;       |Register:r|                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|DDS:inst10|Register:r                                                                                                   ;              ;
;    |Frequency_Selector:inst2|             ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Frequency_Selector:inst2                                                                                                ;              ;
;    |PWM:inst7|                            ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|PWM:inst7                                                                                                               ;              ;
;    |Waveform_Generator:inst|              ; 153 (80)          ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Waveform_Generator:inst                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Waveform_Generator:inst|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_5dm:auto_generated|  ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Waveform_Generator:inst|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                   ;              ;
;             |sign_div_unsign_fkh:divider| ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Waveform_Generator:inst|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider                       ;              ;
;                |alt_u_div_00f:divider|    ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|Waveform_Generator:inst|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ;              ;
;    |rom:inst18|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|rom:inst18                                                                                                              ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|rom:inst18|altsyncram:altsyncram_component                                                                              ;              ;
;          |altsyncram_qu91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DLDLab3_Diagram|rom:inst18|altsyncram:altsyncram_component|altsyncram_qu91:auto_generated                                               ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; rom:inst18|altsyncram:altsyncram_component|altsyncram_qu91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; C:/Users/DLD lab 8/Desktop/sine.mif ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DLDLab3_Diagram|rom:inst18 ; D:/DLD_Quartus/rom.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+---------------------------------------+-----------------------------------------------+
; Register name                         ; Reason for Removal                            ;
+---------------------------------------+-----------------------------------------------+
; Waveform_Generator:inst|square[1..7]  ; Merged with Waveform_Generator:inst|square[0] ;
; Total Number of Removed Registers = 7 ;                                               ;
+---------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Waveform_Generator:inst|oldCos[14]     ; 2       ;
; Waveform_Generator:inst|oldCos[13]     ; 2       ;
; Waveform_Generator:inst|oldCos[12]     ; 2       ;
; Waveform_Generator:inst|oldCos[10]     ; 2       ;
; Waveform_Generator:inst|oldCos[8]      ; 2       ;
; Waveform_Generator:inst|oldCos[5]      ; 1       ;
; Waveform_Generator:inst|oldCos[4]      ; 1       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DLDLab3_Diagram|Waveform_Generator:inst|waveform[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst18|altsyncram:altsyncram_component|altsyncram_qu91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst18|altsyncram:altsyncram_component   ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 8                                   ; Signed Integer ;
; WIDTHAD_A                          ; 8                                   ; Signed Integer ;
; NUMWORDS_A                         ; 256                                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; C:/Users/DLD lab 8/Desktop/sine.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qu91                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:inst10|Register:r ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Waveform_Generator:inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; rom:inst18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DDS:inst10|Register:r" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; ld   ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DDS:inst10|Adder:a"       ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; a[7..2] ; Input  ; Info     ; Stuck at GND           ;
; cin     ; Input  ; Info     ; Stuck at GND           ;
; cout    ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 14 12:10:21 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DLDLab3 -c DLDLab3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/waveform_generator.v
    Info (12023): Found entity 1: Waveform_Generator
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/pwm.v
    Info (12023): Found entity 1: PWM
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/frequency_selector.v
    Info (12023): Found entity 1: Frequency_Selector
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/dds.v
    Info (12023): Found entity 1: DDS
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/counter.v
    Info (12023): Found entity 1: Counter
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/amplitute_selector.v
    Info (12023): Found entity 1: Amplitute_Selector
Info (12021): Found 1 design units, including 1 entities, in source file /dld3/adder.v
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file dldlab3_diagram.bdf
    Info (12023): Found entity 1: DLDLab3_Diagram
Info (12127): Elaborating entity "DLDLab3_Diagram" for the top level hierarchy
Warning (275011): Block or symbol "rom" of instance "inst18" overlaps another block or symbol
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:inst7"
Info (12128): Elaborating entity "Amplitute_Selector" for hierarchy "Amplitute_Selector:inst9"
Warning (10240): Verilog HDL Always Construct warning at Amplitute_Selector.v(6): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[1]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[2]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[3]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[4]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[5]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[6]" at Amplitute_Selector.v(6)
Info (10041): Inferred latch for "out[7]" at Amplitute_Selector.v(6)
Info (12128): Elaborating entity "Waveform_Generator" for hierarchy "Waveform_Generator:inst"
Warning (10858): Verilog HDL warning at Waveform_Generator.v(6): object dds used but never assigned
Warning (10230): Verilog HDL assignment warning at Waveform_Generator.v(39): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Waveform_Generator.v(64): truncated value with size 32 to match size of target (8)
Warning (10030): Net "dds" at Waveform_Generator.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Frequency_Selector" for hierarchy "Frequency_Selector:inst2"
Warning (12125): Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/DLD lab 8/Desktop/sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qu91.tdf
    Info (12023): Found entity 1: altsyncram_qu91
Info (12128): Elaborating entity "altsyncram_qu91" for hierarchy "rom:inst18|altsyncram:altsyncram_component|altsyncram_qu91:auto_generated"
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:inst10"
Info (12128): Elaborating entity "Adder" for hierarchy "DDS:inst10|Adder:a"
Info (12128): Elaborating entity "Register" for hierarchy "DDS:inst10|Register:r"
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[0]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[1]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[2]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[3]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[4]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[5]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[6]" is permanently enabled
Warning (14026): LATCH primitive "Amplitute_Selector:inst9|out[7]" is permanently enabled
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Waveform_Generator:inst|Div0"
Info (12130): Elaborated megafunction instantiation "Waveform_Generator:inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Waveform_Generator:inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 215 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 350 megabytes
    Info: Processing ended: Wed Dec 14 12:10:33 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:04


