// Seed: 320254075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  output wire id_2;
  inout uwire id_1;
  wire id_7;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd30,
    parameter id_6 = 32'd73
) (
    output supply0 _id_0,
    input uwire id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor _id_6
);
  wire id_8;
  wire id_9;
  logic [id_0 : -1 'd0 ==  id_6] id_10 = id_10[-1];
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8
  );
endmodule
