
STM32F401CCU6_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072dc  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007470  08007470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074d0  080074d0  000091cc  2**0
                  CONTENTS
  4 .ARM          00000008  080074d0  080074d0  000084d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074d8  080074d8  000091cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074d8  080074d8  000084d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074dc  080074dc  000084dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  080074e0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001238  200001cc  080076ac  000091cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001404  080076ac  00009404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001076e  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003170  00000000  00000000  0001996a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  0001cae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a9b  00000000  00000000  0001d8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188f8  00000000  00000000  0001e38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014086  00000000  00000000  00036c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008836f  00000000  00000000  0004ad09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3078  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c14  00000000  00000000  000d30bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000d6cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200001cc 	.word	0x200001cc
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08007458 	.word	0x08007458

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200001d0 	.word	0x200001d0
 80001d0:	08007458 	.word	0x08007458

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	@ 0x28
 8000504:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]
 8000512:	60da      	str	r2, [r3, #12]
 8000514:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000516:	2300      	movs	r3, #0
 8000518:	613b      	str	r3, [r7, #16]
 800051a:	4b31      	ldr	r3, [pc, #196]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051e:	4a30      	ldr	r2, [pc, #192]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000520:	f043 0304 	orr.w	r3, r3, #4
 8000524:	6313      	str	r3, [r2, #48]	@ 0x30
 8000526:	4b2e      	ldr	r3, [pc, #184]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	f003 0304 	and.w	r3, r3, #4
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000532:	2300      	movs	r3, #0
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	4b2a      	ldr	r3, [pc, #168]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053a:	4a29      	ldr	r2, [pc, #164]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 800053c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000540:	6313      	str	r3, [r2, #48]	@ 0x30
 8000542:	4b27      	ldr	r3, [pc, #156]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
 8000552:	4b23      	ldr	r3, [pc, #140]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000556:	4a22      	ldr	r2, [pc, #136]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6313      	str	r3, [r2, #48]	@ 0x30
 800055e:	4b20      	ldr	r3, [pc, #128]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	2300      	movs	r3, #0
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	4b1c      	ldr	r3, [pc, #112]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000572:	4a1b      	ldr	r2, [pc, #108]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 8000574:	f043 0302 	orr.w	r3, r3, #2
 8000578:	6313      	str	r3, [r2, #48]	@ 0x30
 800057a:	4b19      	ldr	r3, [pc, #100]	@ (80005e0 <MX_GPIO_Init+0xe0>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058c:	4815      	ldr	r0, [pc, #84]	@ (80005e4 <MX_GPIO_Init+0xe4>)
 800058e:	f000 fd95 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000598:	2301      	movs	r3, #1
 800059a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059c:	2300      	movs	r3, #0
 800059e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a0:	2300      	movs	r3, #0
 80005a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	4619      	mov	r1, r3
 80005aa:	480e      	ldr	r0, [pc, #56]	@ (80005e4 <MX_GPIO_Init+0xe4>)
 80005ac:	f000 fc02 	bl	8000db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 80005b0:	2301      	movs	r3, #1
 80005b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005b4:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <MX_GPIO_Init+0xe8>)
 80005b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	4619      	mov	r1, r3
 80005c2:	480a      	ldr	r0, [pc, #40]	@ (80005ec <MX_GPIO_Init+0xec>)
 80005c4:	f000 fbf6 	bl	8000db4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2100      	movs	r1, #0
 80005cc:	2006      	movs	r0, #6
 80005ce:	f000 fbba 	bl	8000d46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005d2:	2006      	movs	r0, #6
 80005d4:	f000 fbd3 	bl	8000d7e <HAL_NVIC_EnableIRQ>

}
 80005d8:	bf00      	nop
 80005da:	3728      	adds	r7, #40	@ 0x28
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40023800 	.word	0x40023800
 80005e4:	40020800 	.word	0x40020800
 80005e8:	10110000 	.word	0x10110000
 80005ec:	40020000 	.word	0x40020000

080005f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <MX_I2C1_Init+0x50>)
 80005f6:	4a13      	ldr	r2, [pc, #76]	@ (8000644 <MX_I2C1_Init+0x54>)
 80005f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80005fa:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <MX_I2C1_Init+0x50>)
 80005fc:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <MX_I2C1_Init+0x58>)
 80005fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000600:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800060c:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <MX_I2C1_Init+0x50>)
 800060e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000612:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000614:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000616:	2200      	movs	r2, #0
 8000618:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MX_I2C1_Init+0x50>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000628:	2200      	movs	r2, #0
 800062a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800062c:	4804      	ldr	r0, [pc, #16]	@ (8000640 <MX_I2C1_Init+0x50>)
 800062e:	f000 fd91 	bl	8001154 <HAL_I2C_Init>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000638:	f000 f90a 	bl	8000850 <Error_Handler>
  }

}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	200001e8 	.word	0x200001e8
 8000644:	40005400 	.word	0x40005400
 8000648:	00061a80 	.word	0x00061a80

0800064c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	@ 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <HAL_I2C_MspInit+0x84>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d12b      	bne.n	80006c6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
 8000672:	4b18      	ldr	r3, [pc, #96]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a17      	ldr	r2, [pc, #92]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 8000678:	f043 0302 	orr.w	r3, r3, #2
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b15      	ldr	r3, [pc, #84]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0302 	and.w	r3, r3, #2
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800068a:	23c0      	movs	r3, #192	@ 0xc0
 800068c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800068e:	2312      	movs	r3, #18
 8000690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000692:	2301      	movs	r3, #1
 8000694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000696:	2303      	movs	r3, #3
 8000698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800069a:	2304      	movs	r3, #4
 800069c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4619      	mov	r1, r3
 80006a4:	480c      	ldr	r0, [pc, #48]	@ (80006d8 <HAL_I2C_MspInit+0x8c>)
 80006a6:	f000 fb85 	bl	8000db4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 80006b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b2:	4a08      	ldr	r2, [pc, #32]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 80006b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <HAL_I2C_MspInit+0x88>)
 80006bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006c6:	bf00      	nop
 80006c8:	3728      	adds	r7, #40	@ 0x28
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40005400 	.word	0x40005400
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40020400 	.word	0x40020400

080006dc <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_0) {
 80006e6:	88fb      	ldrh	r3, [r7, #6]
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d104      	bne.n	80006f6 <HAL_GPIO_EXTI_Callback+0x1a>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Por ejemplo, LED en PC13
 80006ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006f0:	4803      	ldr	r0, [pc, #12]	@ (8000700 <HAL_GPIO_EXTI_Callback+0x24>)
 80006f2:	f000 fcfc 	bl	80010ee <HAL_GPIO_TogglePin>
    }
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40020800 	.word	0x40020800

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070a:	f000 f9ab 	bl	8000a64 <HAL_Init>

  /* USER CODE BEGIN Init */
  uint32_t ticker0 = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  uint32_t ticker1 = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	60fb      	str	r3, [r7, #12]
  char msg[8];
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000716:	f000 f831 	bl	800077c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  while (MPU6050_Init(&hi2c1) == 1);
 800071a:	bf00      	nop
 800071c:	4815      	ldr	r0, [pc, #84]	@ (8000774 <main+0x70>)
 800071e:	f000 f89e 	bl	800085e <MPU6050_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b01      	cmp	r3, #1
 8000726:	d0f9      	beq.n	800071c <main+0x18>
  for(uint8_t i=0; i<12; i++){
 8000728:	2300      	movs	r3, #0
 800072a:	74fb      	strb	r3, [r7, #19]
 800072c:	e008      	b.n	8000740 <main+0x3c>
	  msg[i]='0';
 800072e:	7cfb      	ldrb	r3, [r7, #19]
 8000730:	3318      	adds	r3, #24
 8000732:	443b      	add	r3, r7
 8000734:	2230      	movs	r2, #48	@ 0x30
 8000736:	f803 2c14 	strb.w	r2, [r3, #-20]
  for(uint8_t i=0; i<12; i++){
 800073a:	7cfb      	ldrb	r3, [r7, #19]
 800073c:	3301      	adds	r3, #1
 800073e:	74fb      	strb	r3, [r7, #19]
 8000740:	7cfb      	ldrb	r3, [r7, #19]
 8000742:	2b0b      	cmp	r3, #11
 8000744:	d9f3      	bls.n	800072e <main+0x2a>
  //HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x37, 1, &mask, 1, HAL_MAX_DELAY);

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000746:	f7ff fedb 	bl	8000500 <MX_GPIO_Init>
  MX_I2C1_Init();
 800074a:	f7ff ff51 	bl	80005f0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800074e:	f006 f86b 	bl	8006828 <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GetTick()-ticker0 >= 1000){
 8000752:	f000 f9ed 	bl	8000b30 <HAL_GetTick>
 8000756:	4602      	mov	r2, r0
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	1ad3      	subs	r3, r2, r3
 800075c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000760:	d3f7      	bcc.n	8000752 <main+0x4e>
		  ticker0= HAL_GetTick();
 8000762:	f000 f9e5 	bl	8000b30 <HAL_GetTick>
 8000766:	6178      	str	r0, [r7, #20]
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000768:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800076c:	4802      	ldr	r0, [pc, #8]	@ (8000778 <main+0x74>)
 800076e:	f000 fcbe 	bl	80010ee <HAL_GPIO_TogglePin>
	  if(HAL_GetTick()-ticker0 >= 1000){
 8000772:	e7ee      	b.n	8000752 <main+0x4e>
 8000774:	200001e8 	.word	0x200001e8
 8000778:	40020800 	.word	0x40020800

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	2230      	movs	r2, #48	@ 0x30
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f006 fdce 	bl	800732c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <SystemClock_Config+0xcc>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a8:	4a27      	ldr	r2, [pc, #156]	@ (8000848 <SystemClock_Config+0xcc>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b0:	4b25      	ldr	r3, [pc, #148]	@ (8000848 <SystemClock_Config+0xcc>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	4b22      	ldr	r3, [pc, #136]	@ (800084c <SystemClock_Config+0xd0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007c8:	4a20      	ldr	r2, [pc, #128]	@ (800084c <SystemClock_Config+0xd0>)
 80007ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	4b1e      	ldr	r3, [pc, #120]	@ (800084c <SystemClock_Config+0xd0>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007dc:	2301      	movs	r3, #1
 80007de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 80007f0:	230f      	movs	r3, #15
 80007f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80007f4:	2390      	movs	r3, #144	@ 0x90
 80007f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007f8:	2304      	movs	r3, #4
 80007fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80007fc:	2305      	movs	r3, #5
 80007fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000800:	f107 0320 	add.w	r3, r7, #32
 8000804:	4618      	mov	r0, r3
 8000806:	f002 fdeb 	bl	80033e0 <HAL_RCC_OscConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000810:	f000 f81e 	bl	8000850 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	230f      	movs	r3, #15
 8000816:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000818:	2302      	movs	r3, #2
 800081a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000820:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	2101      	movs	r1, #1
 8000830:	4618      	mov	r0, r3
 8000832:	f003 f843 	bl	80038bc <HAL_RCC_ClockConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800083c:	f000 f808 	bl	8000850 <Error_Handler>
  }
}
 8000840:	bf00      	nop
 8000842:	3750      	adds	r7, #80	@ 0x50
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 800085e:	b580      	push	{r7, lr}
 8000860:	b088      	sub	sp, #32
 8000862:	af04      	add	r7, sp, #16
 8000864:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8000866:	2364      	movs	r3, #100	@ 0x64
 8000868:	9302      	str	r3, [sp, #8]
 800086a:	2301      	movs	r3, #1
 800086c:	9301      	str	r3, [sp, #4]
 800086e:	f107 030f 	add.w	r3, r7, #15
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2301      	movs	r3, #1
 8000876:	2275      	movs	r2, #117	@ 0x75
 8000878:	21d0      	movs	r1, #208	@ 0xd0
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f000 fea8 	bl	80015d0 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	2b68      	cmp	r3, #104	@ 0x68
 8000884:	d13d      	bne.n	8000902 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800088a:	2364      	movs	r3, #100	@ 0x64
 800088c:	9302      	str	r3, [sp, #8]
 800088e:	2301      	movs	r3, #1
 8000890:	9301      	str	r3, [sp, #4]
 8000892:	f107 030e 	add.w	r3, r7, #14
 8000896:	9300      	str	r3, [sp, #0]
 8000898:	2301      	movs	r3, #1
 800089a:	226b      	movs	r2, #107	@ 0x6b
 800089c:	21d0      	movs	r1, #208	@ 0xd0
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f000 fd9c 	bl	80013dc <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80008a4:	2307      	movs	r3, #7
 80008a6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80008a8:	2364      	movs	r3, #100	@ 0x64
 80008aa:	9302      	str	r3, [sp, #8]
 80008ac:	2301      	movs	r3, #1
 80008ae:	9301      	str	r3, [sp, #4]
 80008b0:	f107 030e 	add.w	r3, r7, #14
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	2301      	movs	r3, #1
 80008b8:	2219      	movs	r2, #25
 80008ba:	21d0      	movs	r1, #208	@ 0xd0
 80008bc:	6878      	ldr	r0, [r7, #4]
 80008be:	f000 fd8d 	bl	80013dc <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 80008c2:	2300      	movs	r3, #0
 80008c4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80008c6:	2364      	movs	r3, #100	@ 0x64
 80008c8:	9302      	str	r3, [sp, #8]
 80008ca:	2301      	movs	r3, #1
 80008cc:	9301      	str	r3, [sp, #4]
 80008ce:	f107 030e 	add.w	r3, r7, #14
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2301      	movs	r3, #1
 80008d6:	221c      	movs	r2, #28
 80008d8:	21d0      	movs	r1, #208	@ 0xd0
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f000 fd7e 	bl	80013dc <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 80008e0:	2300      	movs	r3, #0
 80008e2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80008e4:	2364      	movs	r3, #100	@ 0x64
 80008e6:	9302      	str	r3, [sp, #8]
 80008e8:	2301      	movs	r3, #1
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	f107 030e 	add.w	r3, r7, #14
 80008f0:	9300      	str	r3, [sp, #0]
 80008f2:	2301      	movs	r3, #1
 80008f4:	221b      	movs	r2, #27
 80008f6:	21d0      	movs	r1, #208	@ 0xd0
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f000 fd6f 	bl	80013dc <HAL_I2C_Mem_Write>
        return 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	e000      	b.n	8000904 <MPU6050_Init+0xa6>
    }
    return 1;
 8000902:	2301      	movs	r3, #1
}
 8000904:	4618      	mov	r0, r3
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	4b10      	ldr	r3, [pc, #64]	@ (8000958 <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	4a0f      	ldr	r2, [pc, #60]	@ (8000958 <HAL_MspInit+0x4c>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000920:	6453      	str	r3, [r2, #68]	@ 0x44
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <HAL_MspInit+0x4c>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	603b      	str	r3, [r7, #0]
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000936:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <HAL_MspInit+0x4c>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800093c:	6413      	str	r3, [r2, #64]	@ 0x40
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <HAL_MspInit+0x4c>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr

0800096a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096e:	bf00      	nop
 8000970:	e7fd      	b.n	800096e <HardFault_Handler+0x4>

08000972 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000976:	bf00      	nop
 8000978:	e7fd      	b.n	8000976 <MemManage_Handler+0x4>

0800097a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800097e:	bf00      	nop
 8000980:	e7fd      	b.n	800097e <BusFault_Handler+0x4>

08000982 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000986:	bf00      	nop
 8000988:	e7fd      	b.n	8000986 <UsageFault_Handler+0x4>

0800098a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800098a:	b480      	push	{r7}
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800098e:	bf00      	nop
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b8:	f000 f8a6 	bl	8000b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}

080009c0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f000 fbad 	bl	8001124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80009d4:	4802      	ldr	r0, [pc, #8]	@ (80009e0 <OTG_FS_IRQHandler+0x10>)
 80009d6:	f001 fcc8 	bl	800236a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000eb0 	.word	0x20000eb0

080009e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <SystemInit+0x28>)
 80009ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ee:	4a07      	ldr	r2, [pc, #28]	@ (8000a0c <SystemInit+0x28>)
 80009f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009f8:	4b04      	ldr	r3, [pc, #16]	@ (8000a0c <SystemInit+0x28>)
 80009fa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80009fe:	609a      	str	r2, [r3, #8]
#endif
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a16:	e003      	b.n	8000a20 <LoopCopyDataInit>

08000a18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a18:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a1e:	3104      	adds	r1, #4

08000a20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a20:	480b      	ldr	r0, [pc, #44]	@ (8000a50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a28:	d3f6      	bcc.n	8000a18 <CopyDataInit>
  ldr  r2, =_sbss
 8000a2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a2c:	e002      	b.n	8000a34 <LoopFillZerobss>

08000a2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a30:	f842 3b04 	str.w	r3, [r2], #4

08000a34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a38:	d3f9      	bcc.n	8000a2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a3a:	f7ff ffd3 	bl	80009e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a3e:	f006 fc8d 	bl	800735c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a42:	f7ff fe5f 	bl	8000704 <main>
  bx  lr    
 8000a46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a48:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8000a4c:	080074e0 	.word	0x080074e0
  ldr  r0, =_sdata
 8000a50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a54:	200001cc 	.word	0x200001cc
  ldr  r2, =_sbss
 8000a58:	200001cc 	.word	0x200001cc
  ldr  r3, = _ebss
 8000a5c:	20001404 	.word	0x20001404

08000a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC_IRQHandler>
	...

08000a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a68:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <HAL_Init+0x40>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa4 <HAL_Init+0x40>)
 8000a6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a74:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <HAL_Init+0x40>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa4 <HAL_Init+0x40>)
 8000a7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a80:	4b08      	ldr	r3, [pc, #32]	@ (8000aa4 <HAL_Init+0x40>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a07      	ldr	r2, [pc, #28]	@ (8000aa4 <HAL_Init+0x40>)
 8000a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a8c:	2003      	movs	r0, #3
 8000a8e:	f000 f94f 	bl	8000d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 f808 	bl	8000aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a98:	f7ff ff38 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023c00 	.word	0x40023c00

08000aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ab0:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <HAL_InitTick+0x54>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <HAL_InitTick+0x58>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	4619      	mov	r1, r3
 8000aba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 f967 	bl	8000d9a <HAL_SYSTICK_Config>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e00e      	b.n	8000af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b0f      	cmp	r3, #15
 8000ada:	d80a      	bhi.n	8000af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000adc:	2200      	movs	r2, #0
 8000ade:	6879      	ldr	r1, [r7, #4]
 8000ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae4:	f000 f92f 	bl	8000d46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae8:	4a06      	ldr	r2, [pc, #24]	@ (8000b04 <HAL_InitTick+0x5c>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
 8000af0:	e000      	b.n	8000af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000000 	.word	0x20000000
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20000004 	.word	0x20000004

08000b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_IncTick+0x20>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	461a      	mov	r2, r3
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <HAL_IncTick+0x24>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4413      	add	r3, r2
 8000b18:	4a04      	ldr	r2, [pc, #16]	@ (8000b2c <HAL_IncTick+0x24>)
 8000b1a:	6013      	str	r3, [r2, #0]
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	2000023c 	.word	0x2000023c

08000b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return uwTick;
 8000b34:	4b03      	ldr	r3, [pc, #12]	@ (8000b44 <HAL_GetTick+0x14>)
 8000b36:	681b      	ldr	r3, [r3, #0]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	2000023c 	.word	0x2000023c

08000b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b50:	f7ff ffee 	bl	8000b30 <HAL_GetTick>
 8000b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b60:	d005      	beq.n	8000b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b62:	4b0a      	ldr	r3, [pc, #40]	@ (8000b8c <HAL_Delay+0x44>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	461a      	mov	r2, r3
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b6e:	bf00      	nop
 8000b70:	f7ff ffde 	bl	8000b30 <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d8f7      	bhi.n	8000b70 <HAL_Delay+0x28>
  {
  }
}
 8000b80:	bf00      	nop
 8000b82:	bf00      	nop
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008

08000b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ba6:	68ba      	ldr	r2, [r7, #8]
 8000ba8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bac:	4013      	ands	r3, r2
 8000bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bc2:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	60d3      	str	r3, [r2, #12]
}
 8000bc8:	bf00      	nop
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bdc:	4b04      	ldr	r3, [pc, #16]	@ (8000bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	0a1b      	lsrs	r3, r3, #8
 8000be2:	f003 0307 	and.w	r3, r3, #7
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	db0b      	blt.n	8000c1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	f003 021f 	and.w	r2, r3, #31
 8000c0c:	4907      	ldr	r1, [pc, #28]	@ (8000c2c <__NVIC_EnableIRQ+0x38>)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	095b      	lsrs	r3, r3, #5
 8000c14:	2001      	movs	r0, #1
 8000c16:	fa00 f202 	lsl.w	r2, r0, r2
 8000c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c1e:	bf00      	nop
 8000c20:	370c      	adds	r7, #12
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	e000e100 	.word	0xe000e100

08000c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db0a      	blt.n	8000c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	490c      	ldr	r1, [pc, #48]	@ (8000c7c <__NVIC_SetPriority+0x4c>)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	0112      	lsls	r2, r2, #4
 8000c50:	b2d2      	uxtb	r2, r2
 8000c52:	440b      	add	r3, r1
 8000c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c58:	e00a      	b.n	8000c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4908      	ldr	r1, [pc, #32]	@ (8000c80 <__NVIC_SetPriority+0x50>)
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	f003 030f 	and.w	r3, r3, #15
 8000c66:	3b04      	subs	r3, #4
 8000c68:	0112      	lsls	r2, r2, #4
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	440b      	add	r3, r1
 8000c6e:	761a      	strb	r2, [r3, #24]
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000e100 	.word	0xe000e100
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b089      	sub	sp, #36	@ 0x24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	f1c3 0307 	rsb	r3, r3, #7
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	bf28      	it	cs
 8000ca2:	2304      	movcs	r3, #4
 8000ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	2b06      	cmp	r3, #6
 8000cac:	d902      	bls.n	8000cb4 <NVIC_EncodePriority+0x30>
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	3b03      	subs	r3, #3
 8000cb2:	e000      	b.n	8000cb6 <NVIC_EncodePriority+0x32>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	43da      	mvns	r2, r3
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd6:	43d9      	mvns	r1, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cdc:	4313      	orrs	r3, r2
         );
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3724      	adds	r7, #36	@ 0x24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cfc:	d301      	bcc.n	8000d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e00f      	b.n	8000d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d02:	4a0a      	ldr	r2, [pc, #40]	@ (8000d2c <SysTick_Config+0x40>)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3b01      	subs	r3, #1
 8000d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d10:	f7ff ff8e 	bl	8000c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d14:	4b05      	ldr	r3, [pc, #20]	@ (8000d2c <SysTick_Config+0x40>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1a:	4b04      	ldr	r3, [pc, #16]	@ (8000d2c <SysTick_Config+0x40>)
 8000d1c:	2207      	movs	r2, #7
 8000d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	e000e010 	.word	0xe000e010

08000d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d38:	6878      	ldr	r0, [r7, #4]
 8000d3a:	f7ff ff29 	bl	8000b90 <__NVIC_SetPriorityGrouping>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b086      	sub	sp, #24
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
 8000d52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d58:	f7ff ff3e 	bl	8000bd8 <__NVIC_GetPriorityGrouping>
 8000d5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	68b9      	ldr	r1, [r7, #8]
 8000d62:	6978      	ldr	r0, [r7, #20]
 8000d64:	f7ff ff8e 	bl	8000c84 <NVIC_EncodePriority>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6e:	4611      	mov	r1, r2
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff ff5d 	bl	8000c30 <__NVIC_SetPriority>
}
 8000d76:	bf00      	nop
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	4603      	mov	r3, r0
 8000d86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff31 	bl	8000bf4 <__NVIC_EnableIRQ>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff ffa2 	bl	8000cec <SysTick_Config>
 8000da8:	4603      	mov	r3, r0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b089      	sub	sp, #36	@ 0x24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
 8000dce:	e159      	b.n	8001084 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	697a      	ldr	r2, [r7, #20]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	f040 8148 	bne.w	800107e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d00b      	beq.n	8000e0e <HAL_GPIO_Init+0x5a>
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d007      	beq.n	8000e0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e02:	2b11      	cmp	r3, #17
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b12      	cmp	r3, #18
 8000e0c:	d130      	bne.n	8000e70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	2203      	movs	r2, #3
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	4013      	ands	r3, r2
 8000e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	68da      	ldr	r2, [r3, #12]
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e44:	2201      	movs	r2, #1
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	f003 0201 	and.w	r2, r3, #1
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	689a      	ldr	r2, [r3, #8]
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d003      	beq.n	8000eb0 <HAL_GPIO_Init+0xfc>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b12      	cmp	r3, #18
 8000eae:	d123      	bne.n	8000ef8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	08da      	lsrs	r2, r3, #3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3208      	adds	r2, #8
 8000eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	220f      	movs	r2, #15
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	691a      	ldr	r2, [r3, #16]
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	f003 0307 	and.w	r3, r3, #7
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	08da      	lsrs	r2, r3, #3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	3208      	adds	r2, #8
 8000ef2:	69b9      	ldr	r1, [r7, #24]
 8000ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	2203      	movs	r2, #3
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 0203 	and.w	r2, r3, #3
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	f000 80a2 	beq.w	800107e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	4b57      	ldr	r3, [pc, #348]	@ (800109c <HAL_GPIO_Init+0x2e8>)
 8000f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f42:	4a56      	ldr	r2, [pc, #344]	@ (800109c <HAL_GPIO_Init+0x2e8>)
 8000f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f4a:	4b54      	ldr	r3, [pc, #336]	@ (800109c <HAL_GPIO_Init+0x2e8>)
 8000f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f56:	4a52      	ldr	r2, [pc, #328]	@ (80010a0 <HAL_GPIO_Init+0x2ec>)
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	089b      	lsrs	r3, r3, #2
 8000f5c:	3302      	adds	r3, #2
 8000f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	f003 0303 	and.w	r3, r3, #3
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	220f      	movs	r2, #15
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43db      	mvns	r3, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4013      	ands	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a49      	ldr	r2, [pc, #292]	@ (80010a4 <HAL_GPIO_Init+0x2f0>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d019      	beq.n	8000fb6 <HAL_GPIO_Init+0x202>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a48      	ldr	r2, [pc, #288]	@ (80010a8 <HAL_GPIO_Init+0x2f4>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d013      	beq.n	8000fb2 <HAL_GPIO_Init+0x1fe>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a47      	ldr	r2, [pc, #284]	@ (80010ac <HAL_GPIO_Init+0x2f8>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d00d      	beq.n	8000fae <HAL_GPIO_Init+0x1fa>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a46      	ldr	r2, [pc, #280]	@ (80010b0 <HAL_GPIO_Init+0x2fc>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d007      	beq.n	8000faa <HAL_GPIO_Init+0x1f6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a45      	ldr	r2, [pc, #276]	@ (80010b4 <HAL_GPIO_Init+0x300>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d101      	bne.n	8000fa6 <HAL_GPIO_Init+0x1f2>
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	e008      	b.n	8000fb8 <HAL_GPIO_Init+0x204>
 8000fa6:	2307      	movs	r3, #7
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x204>
 8000faa:	2303      	movs	r3, #3
 8000fac:	e004      	b.n	8000fb8 <HAL_GPIO_Init+0x204>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	e002      	b.n	8000fb8 <HAL_GPIO_Init+0x204>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_Init+0x204>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	69fa      	ldr	r2, [r7, #28]
 8000fba:	f002 0203 	and.w	r2, r2, #3
 8000fbe:	0092      	lsls	r2, r2, #2
 8000fc0:	4093      	lsls	r3, r2
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc8:	4935      	ldr	r1, [pc, #212]	@ (80010a0 <HAL_GPIO_Init+0x2ec>)
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fd6:	4b38      	ldr	r3, [pc, #224]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001000:	4b2d      	ldr	r3, [pc, #180]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001024:	4a24      	ldr	r2, [pc, #144]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800102a:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	43db      	mvns	r3, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4013      	ands	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800104e:	4a1a      	ldr	r2, [pc, #104]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001054:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	4313      	orrs	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001078:	4a0f      	ldr	r2, [pc, #60]	@ (80010b8 <HAL_GPIO_Init+0x304>)
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3301      	adds	r3, #1
 8001082:	61fb      	str	r3, [r7, #28]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	2b0f      	cmp	r3, #15
 8001088:	f67f aea2 	bls.w	8000dd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800108c:	bf00      	nop
 800108e:	bf00      	nop
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800
 80010a0:	40013800 	.word	0x40013800
 80010a4:	40020000 	.word	0x40020000
 80010a8:	40020400 	.word	0x40020400
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020c00 	.word	0x40020c00
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40013c00 	.word	0x40013c00

080010bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010d8:	e003      	b.n	80010e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010da:	887b      	ldrh	r3, [r7, #2]
 80010dc:	041a      	lsls	r2, r3, #16
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	619a      	str	r2, [r3, #24]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b083      	sub	sp, #12
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	460b      	mov	r3, r1
 80010f8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	887b      	ldrh	r3, [r7, #2]
 8001100:	401a      	ands	r2, r3
 8001102:	887b      	ldrh	r3, [r7, #2]
 8001104:	429a      	cmp	r2, r3
 8001106:	d104      	bne.n	8001112 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001108:	887b      	ldrh	r3, [r7, #2]
 800110a:	041a      	lsls	r2, r3, #16
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001110:	e002      	b.n	8001118 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001112:	887a      	ldrh	r2, [r7, #2]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	619a      	str	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800112e:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	4013      	ands	r3, r2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d006      	beq.n	8001148 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800113a:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff faca 	bl	80006dc <HAL_GPIO_EXTI_Callback>
  }
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40013c00 	.word	0x40013c00

08001154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d101      	bne.n	8001166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e12b      	b.n	80013be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d106      	bne.n	8001180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff fa66 	bl	800064c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2224      	movs	r2, #36	@ 0x24
 8001184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0201 	bic.w	r2, r2, #1
 8001196:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80011a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80011b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80011b8:	f002 fd38 	bl	8003c2c <HAL_RCC_GetPCLK1Freq>
 80011bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	4a81      	ldr	r2, [pc, #516]	@ (80013c8 <HAL_I2C_Init+0x274>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d807      	bhi.n	80011d8 <HAL_I2C_Init+0x84>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	4a80      	ldr	r2, [pc, #512]	@ (80013cc <HAL_I2C_Init+0x278>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	bf94      	ite	ls
 80011d0:	2301      	movls	r3, #1
 80011d2:	2300      	movhi	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	e006      	b.n	80011e6 <HAL_I2C_Init+0x92>
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	4a7d      	ldr	r2, [pc, #500]	@ (80013d0 <HAL_I2C_Init+0x27c>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	bf94      	ite	ls
 80011e0:	2301      	movls	r3, #1
 80011e2:	2300      	movhi	r3, #0
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e0e7      	b.n	80013be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4a78      	ldr	r2, [pc, #480]	@ (80013d4 <HAL_I2C_Init+0x280>)
 80011f2:	fba2 2303 	umull	r2, r3, r2, r3
 80011f6:	0c9b      	lsrs	r3, r3, #18
 80011f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	430a      	orrs	r2, r1
 800120c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	4a6a      	ldr	r2, [pc, #424]	@ (80013c8 <HAL_I2C_Init+0x274>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d802      	bhi.n	8001228 <HAL_I2C_Init+0xd4>
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	3301      	adds	r3, #1
 8001226:	e009      	b.n	800123c <HAL_I2C_Init+0xe8>
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	4a69      	ldr	r2, [pc, #420]	@ (80013d8 <HAL_I2C_Init+0x284>)
 8001234:	fba2 2303 	umull	r2, r3, r2, r3
 8001238:	099b      	lsrs	r3, r3, #6
 800123a:	3301      	adds	r3, #1
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	430b      	orrs	r3, r1
 8001242:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800124e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	495c      	ldr	r1, [pc, #368]	@ (80013c8 <HAL_I2C_Init+0x274>)
 8001258:	428b      	cmp	r3, r1
 800125a:	d819      	bhi.n	8001290 <HAL_I2C_Init+0x13c>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1e59      	subs	r1, r3, #1
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fbb1 f3f3 	udiv	r3, r1, r3
 800126a:	1c59      	adds	r1, r3, #1
 800126c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001270:	400b      	ands	r3, r1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00a      	beq.n	800128c <HAL_I2C_Init+0x138>
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	1e59      	subs	r1, r3, #1
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	fbb1 f3f3 	udiv	r3, r1, r3
 8001284:	3301      	adds	r3, #1
 8001286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800128a:	e051      	b.n	8001330 <HAL_I2C_Init+0x1dc>
 800128c:	2304      	movs	r3, #4
 800128e:	e04f      	b.n	8001330 <HAL_I2C_Init+0x1dc>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d111      	bne.n	80012bc <HAL_I2C_Init+0x168>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	1e58      	subs	r0, r3, #1
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6859      	ldr	r1, [r3, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	440b      	add	r3, r1
 80012a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80012aa:	3301      	adds	r3, #1
 80012ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	bf0c      	ite	eq
 80012b4:	2301      	moveq	r3, #1
 80012b6:	2300      	movne	r3, #0
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	e012      	b.n	80012e2 <HAL_I2C_Init+0x18e>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	1e58      	subs	r0, r3, #1
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6859      	ldr	r1, [r3, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	0099      	lsls	r1, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80012d2:	3301      	adds	r3, #1
 80012d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012d8:	2b00      	cmp	r3, #0
 80012da:	bf0c      	ite	eq
 80012dc:	2301      	moveq	r3, #1
 80012de:	2300      	movne	r3, #0
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_I2C_Init+0x196>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e022      	b.n	8001330 <HAL_I2C_Init+0x1dc>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10e      	bne.n	8001310 <HAL_I2C_Init+0x1bc>
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	1e58      	subs	r0, r3, #1
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6859      	ldr	r1, [r3, #4]
 80012fa:	460b      	mov	r3, r1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	440b      	add	r3, r1
 8001300:	fbb0 f3f3 	udiv	r3, r0, r3
 8001304:	3301      	adds	r3, #1
 8001306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800130a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800130e:	e00f      	b.n	8001330 <HAL_I2C_Init+0x1dc>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	1e58      	subs	r0, r3, #1
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6859      	ldr	r1, [r3, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	440b      	add	r3, r1
 800131e:	0099      	lsls	r1, r3, #2
 8001320:	440b      	add	r3, r1
 8001322:	fbb0 f3f3 	udiv	r3, r0, r3
 8001326:	3301      	adds	r3, #1
 8001328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800132c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001330:	6879      	ldr	r1, [r7, #4]
 8001332:	6809      	ldr	r1, [r1, #0]
 8001334:	4313      	orrs	r3, r2
 8001336:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	69da      	ldr	r2, [r3, #28]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	431a      	orrs	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	430a      	orrs	r2, r1
 8001352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800135e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	6911      	ldr	r1, [r2, #16]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	68d2      	ldr	r2, [r2, #12]
 800136a:	4311      	orrs	r1, r2
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	6812      	ldr	r2, [r2, #0]
 8001370:	430b      	orrs	r3, r1
 8001372:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	430a      	orrs	r2, r1
 800138e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f042 0201 	orr.w	r2, r2, #1
 800139e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2220      	movs	r2, #32
 80013aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	000186a0 	.word	0x000186a0
 80013cc:	001e847f 	.word	0x001e847f
 80013d0:	003d08ff 	.word	0x003d08ff
 80013d4:	431bde83 	.word	0x431bde83
 80013d8:	10624dd3 	.word	0x10624dd3

080013dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	4608      	mov	r0, r1
 80013e6:	4611      	mov	r1, r2
 80013e8:	461a      	mov	r2, r3
 80013ea:	4603      	mov	r3, r0
 80013ec:	817b      	strh	r3, [r7, #10]
 80013ee:	460b      	mov	r3, r1
 80013f0:	813b      	strh	r3, [r7, #8]
 80013f2:	4613      	mov	r3, r2
 80013f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80013f6:	f7ff fb9b 	bl	8000b30 <HAL_GetTick>
 80013fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b20      	cmp	r3, #32
 8001406:	f040 80d9 	bne.w	80015bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2319      	movs	r3, #25
 8001410:	2201      	movs	r2, #1
 8001412:	496d      	ldr	r1, [pc, #436]	@ (80015c8 <HAL_I2C_Mem_Write+0x1ec>)
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f000 fc7b 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001420:	2302      	movs	r3, #2
 8001422:	e0cc      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800142a:	2b01      	cmp	r3, #1
 800142c:	d101      	bne.n	8001432 <HAL_I2C_Mem_Write+0x56>
 800142e:	2302      	movs	r3, #2
 8001430:	e0c5      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2201      	movs	r2, #1
 8001436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b01      	cmp	r3, #1
 8001446:	d007      	beq.n	8001458 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f042 0201 	orr.w	r2, r2, #1
 8001456:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001466:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2221      	movs	r2, #33	@ 0x21
 800146c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2240      	movs	r2, #64	@ 0x40
 8001474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2200      	movs	r2, #0
 800147c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6a3a      	ldr	r2, [r7, #32]
 8001482:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001488:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800148e:	b29a      	uxth	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4a4d      	ldr	r2, [pc, #308]	@ (80015cc <HAL_I2C_Mem_Write+0x1f0>)
 8001498:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800149a:	88f8      	ldrh	r0, [r7, #6]
 800149c:	893a      	ldrh	r2, [r7, #8]
 800149e:	8979      	ldrh	r1, [r7, #10]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	4603      	mov	r3, r0
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	f000 fab6 	bl	8001a1c <I2C_RequestMemoryWrite>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d052      	beq.n	800155c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e081      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80014be:	68f8      	ldr	r0, [r7, #12]
 80014c0:	f000 fcfc 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d00d      	beq.n	80014e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d107      	bne.n	80014e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80014e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e06b      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ea:	781a      	ldrb	r2, [r3, #0]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001500:	3b01      	subs	r3, #1
 8001502:	b29a      	uxth	r2, r3
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800150c:	b29b      	uxth	r3, r3
 800150e:	3b01      	subs	r3, #1
 8001510:	b29a      	uxth	r2, r3
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	2b04      	cmp	r3, #4
 8001522:	d11b      	bne.n	800155c <HAL_I2C_Mem_Write+0x180>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001528:	2b00      	cmp	r3, #0
 800152a:	d017      	beq.n	800155c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001530:	781a      	ldrb	r2, [r3, #0]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153c:	1c5a      	adds	r2, r3, #1
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001546:	3b01      	subs	r3, #1
 8001548:	b29a      	uxth	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001552:	b29b      	uxth	r3, r3
 8001554:	3b01      	subs	r3, #1
 8001556:	b29a      	uxth	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1aa      	bne.n	80014ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f000 fce8 	bl	8001f3e <I2C_WaitOnBTFFlagUntilTimeout>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d00d      	beq.n	8001590 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001578:	2b04      	cmp	r3, #4
 800157a:	d107      	bne.n	800158c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800158a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e016      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800159e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2220      	movs	r2, #32
 80015a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80015b8:	2300      	movs	r3, #0
 80015ba:	e000      	b.n	80015be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80015bc:	2302      	movs	r3, #2
  }
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	00100002 	.word	0x00100002
 80015cc:	ffff0000 	.word	0xffff0000

080015d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08c      	sub	sp, #48	@ 0x30
 80015d4:	af02      	add	r7, sp, #8
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	4608      	mov	r0, r1
 80015da:	4611      	mov	r1, r2
 80015dc:	461a      	mov	r2, r3
 80015de:	4603      	mov	r3, r0
 80015e0:	817b      	strh	r3, [r7, #10]
 80015e2:	460b      	mov	r3, r1
 80015e4:	813b      	strh	r3, [r7, #8]
 80015e6:	4613      	mov	r3, r2
 80015e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80015ea:	f7ff faa1 	bl	8000b30 <HAL_GetTick>
 80015ee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b20      	cmp	r3, #32
 80015fa:	f040 8208 	bne.w	8001a0e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2319      	movs	r3, #25
 8001604:	2201      	movs	r2, #1
 8001606:	497b      	ldr	r1, [pc, #492]	@ (80017f4 <HAL_I2C_Mem_Read+0x224>)
 8001608:	68f8      	ldr	r0, [r7, #12]
 800160a:	f000 fb81 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001614:	2302      	movs	r3, #2
 8001616:	e1fb      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800161e:	2b01      	cmp	r3, #1
 8001620:	d101      	bne.n	8001626 <HAL_I2C_Mem_Read+0x56>
 8001622:	2302      	movs	r3, #2
 8001624:	e1f4      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b01      	cmp	r3, #1
 800163a:	d007      	beq.n	800164c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f042 0201 	orr.w	r2, r2, #1
 800164a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800165a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2222      	movs	r2, #34	@ 0x22
 8001660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2240      	movs	r2, #64	@ 0x40
 8001668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001676:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800167c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001682:	b29a      	uxth	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4a5b      	ldr	r2, [pc, #364]	@ (80017f8 <HAL_I2C_Mem_Read+0x228>)
 800168c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800168e:	88f8      	ldrh	r0, [r7, #6]
 8001690:	893a      	ldrh	r2, [r7, #8]
 8001692:	8979      	ldrh	r1, [r7, #10]
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	4603      	mov	r3, r0
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f000 fa50 	bl	8001b44 <I2C_RequestMemoryRead>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e1b0      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d113      	bne.n	80016de <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	623b      	str	r3, [r7, #32]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	623b      	str	r3, [r7, #32]
 80016ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	e184      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d11b      	bne.n	800171e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	61fb      	str	r3, [r7, #28]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	61fb      	str	r3, [r7, #28]
 800170a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	e164      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001722:	2b02      	cmp	r3, #2
 8001724:	d11b      	bne.n	800175e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001734:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001744:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	695b      	ldr	r3, [r3, #20]
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	61bb      	str	r3, [r7, #24]
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	e144      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	695b      	ldr	r3, [r3, #20]
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001774:	e138      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800177a:	2b03      	cmp	r3, #3
 800177c:	f200 80f1 	bhi.w	8001962 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001784:	2b01      	cmp	r3, #1
 8001786:	d123      	bne.n	80017d0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800178a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f000 fc17 	bl	8001fc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e139      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	691a      	ldr	r2, [r3, #16]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017b8:	3b01      	subs	r3, #1
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	3b01      	subs	r3, #1
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80017ce:	e10b      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d14e      	bne.n	8001876 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80017d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017de:	2200      	movs	r2, #0
 80017e0:	4906      	ldr	r1, [pc, #24]	@ (80017fc <HAL_I2C_Mem_Read+0x22c>)
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 fa94 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d008      	beq.n	8001800 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e10e      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
 80017f2:	bf00      	nop
 80017f4:	00100002 	.word	0x00100002
 80017f8:	ffff0000 	.word	0xffff0000
 80017fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800180e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	691a      	ldr	r2, [r3, #16]
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800182c:	3b01      	subs	r3, #1
 800182e:	b29a      	uxth	r2, r3
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001838:	b29b      	uxth	r3, r3
 800183a:	3b01      	subs	r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800185e:	3b01      	subs	r3, #1
 8001860:	b29a      	uxth	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800186a:	b29b      	uxth	r3, r3
 800186c:	3b01      	subs	r3, #1
 800186e:	b29a      	uxth	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001874:	e0b8      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800187c:	2200      	movs	r2, #0
 800187e:	4966      	ldr	r1, [pc, #408]	@ (8001a18 <HAL_I2C_Mem_Read+0x448>)
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f000 fa45 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0bf      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800189e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	691a      	ldr	r2, [r3, #16]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018bc:	3b01      	subs	r3, #1
 80018be:	b29a      	uxth	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	3b01      	subs	r3, #1
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80018d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018d8:	2200      	movs	r2, #0
 80018da:	494f      	ldr	r1, [pc, #316]	@ (8001a18 <HAL_I2C_Mem_Read+0x448>)
 80018dc:	68f8      	ldr	r0, [r7, #12]
 80018de:	f000 fa17 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e091      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	691a      	ldr	r2, [r3, #16]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001918:	3b01      	subs	r3, #1
 800191a:	b29a      	uxth	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001924:	b29b      	uxth	r3, r3
 8001926:	3b01      	subs	r3, #1
 8001928:	b29a      	uxth	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800194a:	3b01      	subs	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	b29a      	uxth	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001960:	e042      	b.n	80019e8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001964:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f000 fb2a 	bl	8001fc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e04c      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001992:	3b01      	subs	r3, #1
 8001994:	b29a      	uxth	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800199e:	b29b      	uxth	r3, r3
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d118      	bne.n	80019e8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	691a      	ldr	r2, [r3, #16]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c0:	b2d2      	uxtb	r2, r2
 80019c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f47f aec2 	bne.w	8001776 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2220      	movs	r2, #32
 80019f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e000      	b.n	8001a10 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001a0e:	2302      	movs	r3, #2
  }
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3728      	adds	r7, #40	@ 0x28
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	00010004 	.word	0x00010004

08001a1c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	4608      	mov	r0, r1
 8001a26:	4611      	mov	r1, r2
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	817b      	strh	r3, [r7, #10]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	813b      	strh	r3, [r7, #8]
 8001a32:	4613      	mov	r3, r2
 8001a34:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a44:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	6a3b      	ldr	r3, [r7, #32]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f000 f95c 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00c      	beq.n	8001a78 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e05f      	b.n	8001b38 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a78:	897b      	ldrh	r3, [r7, #10]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001a86:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8a:	6a3a      	ldr	r2, [r7, #32]
 8001a8c:	492c      	ldr	r1, [pc, #176]	@ (8001b40 <I2C_RequestMemoryWrite+0x124>)
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	f000 f995 	bl	8001dbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e04c      	b.n	8001b38 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	695b      	ldr	r3, [r3, #20]
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	617b      	str	r3, [r7, #20]
 8001ab2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ab6:	6a39      	ldr	r1, [r7, #32]
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	f000 f9ff 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00d      	beq.n	8001ae0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d107      	bne.n	8001adc <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ada:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e02b      	b.n	8001b38 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d105      	bne.n	8001af2 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ae6:	893b      	ldrh	r3, [r7, #8]
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	611a      	str	r2, [r3, #16]
 8001af0:	e021      	b.n	8001b36 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001af2:	893b      	ldrh	r3, [r7, #8]
 8001af4:	0a1b      	lsrs	r3, r3, #8
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b02:	6a39      	ldr	r1, [r7, #32]
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f000 f9d9 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d00d      	beq.n	8001b2c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	d107      	bne.n	8001b28 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b26:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e005      	b.n	8001b38 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001b2c:	893b      	ldrh	r3, [r7, #8]
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	00010002 	.word	0x00010002

08001b44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af02      	add	r7, sp, #8
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	4608      	mov	r0, r1
 8001b4e:	4611      	mov	r1, r2
 8001b50:	461a      	mov	r2, r3
 8001b52:	4603      	mov	r3, r0
 8001b54:	817b      	strh	r3, [r7, #10]
 8001b56:	460b      	mov	r3, r1
 8001b58:	813b      	strh	r3, [r7, #8]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	f000 f8c0 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d00c      	beq.n	8001bb0 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001baa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e0a9      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001bb0:	897b      	ldrh	r3, [r7, #10]
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001bbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc2:	6a3a      	ldr	r2, [r7, #32]
 8001bc4:	4951      	ldr	r1, [pc, #324]	@ (8001d0c <I2C_RequestMemoryRead+0x1c8>)
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f000 f8f9 	bl	8001dbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e096      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bee:	6a39      	ldr	r1, [r7, #32]
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f000 f963 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00d      	beq.n	8001c18 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d107      	bne.n	8001c14 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e075      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d105      	bne.n	8001c2a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c1e:	893b      	ldrh	r3, [r7, #8]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	611a      	str	r2, [r3, #16]
 8001c28:	e021      	b.n	8001c6e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001c2a:	893b      	ldrh	r3, [r7, #8]
 8001c2c:	0a1b      	lsrs	r3, r3, #8
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3a:	6a39      	ldr	r1, [r7, #32]
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f000 f93d 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00d      	beq.n	8001c64 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	2b04      	cmp	r3, #4
 8001c4e:	d107      	bne.n	8001c60 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e04f      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c64:	893b      	ldrh	r3, [r7, #8]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c70:	6a39      	ldr	r1, [r7, #32]
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f922 	bl	8001ebc <I2C_WaitOnTXEFlagUntilTimeout>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00d      	beq.n	8001c9a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	d107      	bne.n	8001c96 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e034      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ca8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	6a3b      	ldr	r3, [r7, #32]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f82a 	bl	8001d10 <I2C_WaitOnFlagUntilTimeout>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00c      	beq.n	8001cdc <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e013      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001cdc:	897b      	ldrh	r3, [r7, #10]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	6a3a      	ldr	r2, [r7, #32]
 8001cf0:	4906      	ldr	r1, [pc, #24]	@ (8001d0c <I2C_RequestMemoryRead+0x1c8>)
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	f000 f863 	bl	8001dbe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e000      	b.n	8001d04 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	00010002 	.word	0x00010002

08001d10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	603b      	str	r3, [r7, #0]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d20:	e025      	b.n	8001d6e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d021      	beq.n	8001d6e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d2a:	f7fe ff01 	bl	8000b30 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d302      	bcc.n	8001d40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d116      	bne.n	8001d6e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2200      	movs	r2, #0
 8001d44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2220      	movs	r2, #32
 8001d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	f043 0220 	orr.w	r2, r3, #32
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e023      	b.n	8001db6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	0c1b      	lsrs	r3, r3, #16
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d10d      	bne.n	8001d94 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	4013      	ands	r3, r2
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	bf0c      	ite	eq
 8001d8a:	2301      	moveq	r3, #1
 8001d8c:	2300      	movne	r3, #0
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	461a      	mov	r2, r3
 8001d92:	e00c      	b.n	8001dae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	43da      	mvns	r2, r3
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	bf0c      	ite	eq
 8001da6:	2301      	moveq	r3, #1
 8001da8:	2300      	movne	r3, #0
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	461a      	mov	r2, r3
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d0b6      	beq.n	8001d22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	60f8      	str	r0, [r7, #12]
 8001dc6:	60b9      	str	r1, [r7, #8]
 8001dc8:	607a      	str	r2, [r7, #4]
 8001dca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001dcc:	e051      	b.n	8001e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ddc:	d123      	bne.n	8001e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001df6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2220      	movs	r2, #32
 8001e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	f043 0204 	orr.w	r2, r3, #4
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e046      	b.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d021      	beq.n	8001e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e2e:	f7fe fe7f 	bl	8000b30 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d302      	bcc.n	8001e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d116      	bne.n	8001e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2220      	movs	r2, #32
 8001e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5e:	f043 0220 	orr.w	r2, r3, #32
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e020      	b.n	8001eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	0c1b      	lsrs	r3, r3, #16
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d10c      	bne.n	8001e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	4013      	ands	r3, r2
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bf14      	ite	ne
 8001e8e:	2301      	movne	r3, #1
 8001e90:	2300      	moveq	r3, #0
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	e00b      	b.n	8001eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	43da      	mvns	r2, r3
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	bf14      	ite	ne
 8001ea8:	2301      	movne	r3, #1
 8001eaa:	2300      	moveq	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d18d      	bne.n	8001dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ec8:	e02d      	b.n	8001f26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001eca:	68f8      	ldr	r0, [r7, #12]
 8001ecc:	f000 f8ce 	bl	800206c <I2C_IsAcknowledgeFailed>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e02d      	b.n	8001f36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d021      	beq.n	8001f26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ee2:	f7fe fe25 	bl	8000b30 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d302      	bcc.n	8001ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d116      	bne.n	8001f26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2200      	movs	r2, #0
 8001efc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2220      	movs	r2, #32
 8001f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f043 0220 	orr.w	r2, r3, #32
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e007      	b.n	8001f36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	695b      	ldr	r3, [r3, #20]
 8001f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f30:	2b80      	cmp	r3, #128	@ 0x80
 8001f32:	d1ca      	bne.n	8001eca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f4a:	e02d      	b.n	8001fa8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f88d 	bl	800206c <I2C_IsAcknowledgeFailed>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e02d      	b.n	8001fb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f62:	d021      	beq.n	8001fa8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f64:	f7fe fde4 	bl	8000b30 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d302      	bcc.n	8001f7a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d116      	bne.n	8001fa8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2220      	movs	r2, #32
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	f043 0220 	orr.w	r2, r3, #32
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e007      	b.n	8001fb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d1ca      	bne.n	8001f4c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001fcc:	e042      	b.n	8002054 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b10      	cmp	r3, #16
 8001fda:	d119      	bne.n	8002010 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0210 	mvn.w	r2, #16
 8001fe4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2220      	movs	r2, #32
 8001ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e029      	b.n	8002064 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002010:	f7fe fd8e 	bl	8000b30 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	429a      	cmp	r2, r3
 800201e:	d302      	bcc.n	8002026 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d116      	bne.n	8002054 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2220      	movs	r2, #32
 8002030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002040:	f043 0220 	orr.w	r2, r3, #32
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e007      	b.n	8002064 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800205e:	2b40      	cmp	r3, #64	@ 0x40
 8002060:	d1b5      	bne.n	8001fce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800207e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002082:	d11b      	bne.n	80020bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800208c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2220      	movs	r2, #32
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f043 0204 	orr.w	r2, r3, #4
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e000      	b.n	80020be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020cc:	b08f      	sub	sp, #60	@ 0x3c
 80020ce:	af0a      	add	r7, sp, #40	@ 0x28
 80020d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e10f      	b.n	80022fc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f893 33bd 	ldrb.w	r3, [r3, #957]	@ 0x3bd
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f004 fd64 	bl	8006bc4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2203      	movs	r2, #3
 8002100:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d102      	bne.n	8002116 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f001 feaf 	bl	8003e7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	603b      	str	r3, [r7, #0]
 8002126:	687e      	ldr	r6, [r7, #4]
 8002128:	466d      	mov	r5, sp
 800212a:	f106 0410 	add.w	r4, r6, #16
 800212e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002130:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002136:	e894 0003 	ldmia.w	r4, {r0, r1}
 800213a:	e885 0003 	stmia.w	r5, {r0, r1}
 800213e:	1d33      	adds	r3, r6, #4
 8002140:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002142:	6838      	ldr	r0, [r7, #0]
 8002144:	f001 fd86 	bl	8003c54 <USB_CoreInit>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d005      	beq.n	800215a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2202      	movs	r2, #2
 8002152:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e0d0      	b.n	80022fc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f001 fe9d 	bl	8003ea0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002166:	2300      	movs	r3, #0
 8002168:	73fb      	strb	r3, [r7, #15]
 800216a:	e04a      	b.n	8002202 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	333d      	adds	r3, #61	@ 0x3d
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	1a9b      	subs	r3, r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	440b      	add	r3, r1
 800218e:	333c      	adds	r3, #60	@ 0x3c
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002194:	7bfa      	ldrb	r2, [r7, #15]
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	b298      	uxth	r0, r3
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	1a9b      	subs	r3, r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	3342      	adds	r3, #66	@ 0x42
 80021a8:	4602      	mov	r2, r0
 80021aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021ac:	7bfa      	ldrb	r2, [r7, #15]
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	1a9b      	subs	r3, r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	440b      	add	r3, r1
 80021ba:	333f      	adds	r3, #63	@ 0x3f
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021c0:	7bfa      	ldrb	r2, [r7, #15]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	1a9b      	subs	r3, r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3344      	adds	r3, #68	@ 0x44
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021d4:	7bfa      	ldrb	r2, [r7, #15]
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	3348      	adds	r3, #72	@ 0x48
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e8:	7bfa      	ldrb	r2, [r7, #15]
 80021ea:	6879      	ldr	r1, [r7, #4]
 80021ec:	4613      	mov	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	1a9b      	subs	r3, r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	3350      	adds	r3, #80	@ 0x50
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	3301      	adds	r3, #1
 8002200:	73fb      	strb	r3, [r7, #15]
 8002202:	7bfa      	ldrb	r2, [r7, #15]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	429a      	cmp	r2, r3
 800220a:	d3af      	bcc.n	800216c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	e044      	b.n	800229c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002212:	7bfa      	ldrb	r2, [r7, #15]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	f203 13fd 	addw	r3, r3, #509	@ 0x1fd
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002228:	7bfa      	ldrb	r2, [r7, #15]
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	1a9b      	subs	r3, r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	440b      	add	r3, r1
 8002236:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800223a:	7bfa      	ldrb	r2, [r7, #15]
 800223c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800223e:	7bfa      	ldrb	r2, [r7, #15]
 8002240:	6879      	ldr	r1, [r7, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	440b      	add	r3, r1
 800224c:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8002250:	2200      	movs	r2, #0
 8002252:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002254:	7bfa      	ldrb	r2, [r7, #15]
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800226a:	7bfa      	ldrb	r2, [r7, #15]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	1a9b      	subs	r3, r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002280:	7bfa      	ldrb	r2, [r7, #15]
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	3301      	adds	r3, #1
 800229a:	73fb      	strb	r3, [r7, #15]
 800229c:	7bfa      	ldrb	r2, [r7, #15]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d3b5      	bcc.n	8002212 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	687e      	ldr	r6, [r7, #4]
 80022ae:	466d      	mov	r5, sp
 80022b0:	f106 0410 	add.w	r4, r6, #16
 80022b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80022c4:	1d33      	adds	r3, r6, #4
 80022c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c8:	6838      	ldr	r0, [r7, #0]
 80022ca:	f001 fe13 	bl	8003ef4 <USB_DevInit>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d005      	beq.n	80022e0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e00d      	b.n	80022fc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f002 fe08 	bl	8004f0a <USB_DevDisconnect>

  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002304 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_PCD_Start+0x1c>
 800231c:	2302      	movs	r3, #2
 800231e:	e020      	b.n	8002362 <HAL_PCD_Start+0x5e>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232c:	2b01      	cmp	r3, #1
 800232e:	d109      	bne.n	8002344 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002334:	2b01      	cmp	r3, #1
 8002336:	d005      	beq.n	8002344 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f002 fdc6 	bl	8004eda <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f001 fd82 	bl	8003e5c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800236a:	b590      	push	{r4, r7, lr}
 800236c:	b08d      	sub	sp, #52	@ 0x34
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f002 fe6d 	bl	8005060 <USB_GetMode>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	f040 838e 	bne.w	8002aaa <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f002 fdd1 	bl	8004f3a <USB_ReadInterrupts>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 8384 	beq.w	8002aa8 <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f002 fdc8 	bl	8004f3a <USB_ReadInterrupts>
 80023aa:	4603      	mov	r3, r0
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d107      	bne.n	80023c4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f002 0202 	and.w	r2, r2, #2
 80023c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 fdb6 	bl	8004f3a <USB_ReadInterrupts>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80023d8:	d17b      	bne.n	80024d2 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f002 fdbc 	bl	8004f60 <USB_ReadDevAllOutEpInterrupt>
 80023e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80023ea:	e06f      	b.n	80024cc <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 80023ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d064      	beq.n	80024c0 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f002 fde1 	bl	8004fc8 <USB_ReadDevOutEPInterrupt>
 8002406:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00c      	beq.n	800242c <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002414:	015a      	lsls	r2, r3, #5
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	4413      	add	r3, r2
 800241a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800241e:	461a      	mov	r2, r3
 8002420:	2301      	movs	r3, #1
 8002422:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002424:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 fe0e 	bl	8003048 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00c      	beq.n	8002450 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 ff0d 	bl	8003258 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	015a      	lsls	r2, r3, #5
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	4413      	add	r3, r2
 8002446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800244a:	461a      	mov	r2, r3
 800244c:	2308      	movs	r3, #8
 800244e:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	2b00      	cmp	r3, #0
 8002458:	d008      	beq.n	800246c <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	015a      	lsls	r2, r3, #5
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	4413      	add	r3, r2
 8002462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002466:	461a      	mov	r2, r3
 8002468:	2310      	movs	r3, #16
 800246a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	f003 0320 	and.w	r3, r3, #32
 8002472:	2b00      	cmp	r3, #0
 8002474:	d015      	beq.n	80024a2 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d108      	bne.n	8002490 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8002488:	461a      	mov	r2, r3
 800248a:	2101      	movs	r1, #1
 800248c:	f002 fe2c 	bl	80050e8 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	015a      	lsls	r2, r3, #5
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	4413      	add	r3, r2
 8002498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800249c:	461a      	mov	r2, r3
 800249e:	2320      	movs	r3, #32
 80024a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d009      	beq.n	80024c0 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	015a      	lsls	r2, r3, #5
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	4413      	add	r3, r2
 80024b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b8:	461a      	mov	r2, r3
 80024ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024be:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80024c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c2:	3301      	adds	r3, #1
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80024c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c8:	085b      	lsrs	r3, r3, #1
 80024ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80024cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d18c      	bne.n	80023ec <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f002 fd2f 	bl	8004f3a <USB_ReadInterrupts>
 80024dc:	4603      	mov	r3, r0
 80024de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80024e6:	f040 80c4 	bne.w	8002672 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f002 fd50 	bl	8004f94 <USB_ReadDevAllInEpInterrupt>
 80024f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80024fa:	e0b6      	b.n	800266a <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80024fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 80ab 	beq.w	800265e <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	4611      	mov	r1, r2
 8002512:	4618      	mov	r0, r3
 8002514:	f002 fd76 	bl	8005004 <USB_ReadDevInEPInterrupt>
 8002518:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d05b      	beq.n	80025dc <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	2201      	movs	r2, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	43db      	mvns	r3, r3
 800253e:	69f9      	ldr	r1, [r7, #28]
 8002540:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002544:	4013      	ands	r3, r2
 8002546:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254a:	015a      	lsls	r2, r3, #5
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	4413      	add	r3, r2
 8002550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002554:	461a      	mov	r2, r3
 8002556:	2301      	movs	r3, #1
 8002558:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d11b      	bne.n	800259a <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002566:	4613      	mov	r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	1a9b      	subs	r3, r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	3348      	adds	r3, #72	@ 0x48
 8002572:	6819      	ldr	r1, [r3, #0]
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002578:	4613      	mov	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4403      	add	r3, r0
 8002582:	3344      	adds	r3, #68	@ 0x44
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4419      	add	r1, r3
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800258c:	4613      	mov	r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4403      	add	r3, r0
 8002596:	3348      	adds	r3, #72	@ 0x48
 8002598:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	b2db      	uxtb	r3, r3
 800259e:	4619      	mov	r1, r3
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f004 fb90 	bl	8006cc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d116      	bne.n	80025dc <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d113      	bne.n	80025dc <HAL_PCD_IRQHandler+0x272>
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	3350      	adds	r3, #80	@ 0x50
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d108      	bne.n	80025dc <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6818      	ldr	r0, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80025d4:	461a      	mov	r2, r3
 80025d6:	2101      	movs	r1, #1
 80025d8:	f002 fd86 	bl	80050e8 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d008      	beq.n	80025f8 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	015a      	lsls	r2, r3, #5
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025f2:	461a      	mov	r2, r3
 80025f4:	2308      	movs	r3, #8
 80025f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	f003 0310 	and.w	r3, r3, #16
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d008      	beq.n	8002614 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	015a      	lsls	r2, r3, #5
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	4413      	add	r3, r2
 800260a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800260e:	461a      	mov	r2, r3
 8002610:	2310      	movs	r3, #16
 8002612:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800261a:	2b00      	cmp	r3, #0
 800261c:	d008      	beq.n	8002630 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800261e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002620:	015a      	lsls	r2, r3, #5
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	4413      	add	r3, r2
 8002626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800262a:	461a      	mov	r2, r3
 800262c:	2340      	movs	r3, #64	@ 0x40
 800262e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d008      	beq.n	800264c <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	015a      	lsls	r2, r3, #5
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	4413      	add	r3, r2
 8002642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002646:	461a      	mov	r2, r3
 8002648:	2302      	movs	r3, #2
 800264a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002656:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fc67 	bl	8002f2c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	3301      	adds	r3, #1
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002666:	085b      	lsrs	r3, r3, #1
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	f47f af45 	bne.w	80024fc <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f002 fc5f 	bl	8004f3a <USB_ReadInterrupts>
 800267c:	4603      	mov	r3, r0
 800267e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002682:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002686:	d122      	bne.n	80026ce <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	69fa      	ldr	r2, [r7, #28]
 8002692:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002696:	f023 0301 	bic.w	r3, r3, #1
 800269a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	@ 0x3f4
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d108      	bne.n	80026b8 <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80026ae:	2100      	movs	r1, #0
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fe89 	bl	80033c8 <HAL_PCDEx_LPM_Callback>
 80026b6:	e002      	b.n	80026be <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f004 fb71 	bl	8006da0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695a      	ldr	r2, [r3, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80026cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f002 fc31 	bl	8004f3a <USB_ReadInterrupts>
 80026d8:	4603      	mov	r3, r0
 80026da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026e2:	d112      	bne.n	800270a <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d102      	bne.n	80026fa <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f004 fb2d 	bl	8006d54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002708:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f002 fc13 	bl	8004f3a <USB_ReadInterrupts>
 8002714:	4603      	mov	r3, r0
 8002716:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800271e:	f040 80a7 	bne.w	8002870 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	69fa      	ldr	r2, [r7, #28]
 800272c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002730:	f023 0301 	bic.w	r3, r3, #1
 8002734:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2110      	movs	r1, #16
 800273c:	4618      	mov	r0, r3
 800273e:	f001 fd4b 	bl	80041d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002742:	2300      	movs	r3, #0
 8002744:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002746:	e036      	b.n	80027b6 <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800274a:	015a      	lsls	r2, r3, #5
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	4413      	add	r3, r2
 8002750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002754:	461a      	mov	r2, r3
 8002756:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800275a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800275c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800275e:	015a      	lsls	r2, r3, #5
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	4413      	add	r3, r2
 8002764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800276c:	0151      	lsls	r1, r2, #5
 800276e:	69fa      	ldr	r2, [r7, #28]
 8002770:	440a      	add	r2, r1
 8002772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002776:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800277a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800277c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800277e:	015a      	lsls	r2, r3, #5
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	4413      	add	r3, r2
 8002784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002788:	461a      	mov	r2, r3
 800278a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800278e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	4413      	add	r3, r2
 8002798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027a0:	0151      	lsls	r1, r2, #5
 80027a2:	69fa      	ldr	r2, [r7, #28]
 80027a4:	440a      	add	r2, r1
 80027a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80027aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027ae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b2:	3301      	adds	r3, #1
 80027b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027bc:	429a      	cmp	r2, r3
 80027be:	d3c3      	bcc.n	8002748 <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027ce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80027d2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d016      	beq.n	800280a <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027e6:	69fa      	ldr	r2, [r7, #28]
 80027e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027ec:	f043 030b 	orr.w	r3, r3, #11
 80027f0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002802:	f043 030b 	orr.w	r3, r3, #11
 8002806:	6453      	str	r3, [r2, #68]	@ 0x44
 8002808:	e015      	b.n	8002836 <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002818:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800281c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002820:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	69fa      	ldr	r2, [r7, #28]
 800282c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002830:	f043 030b 	orr.w	r3, r3, #11
 8002834:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	69fa      	ldr	r2, [r7, #28]
 8002840:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002844:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002848:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800285a:	461a      	mov	r2, r3
 800285c:	f002 fc44 	bl	80050e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800286e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f002 fb60 	bl	8004f3a <USB_ReadInterrupts>
 800287a:	4603      	mov	r3, r0
 800287c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002884:	d124      	bne.n	80028d0 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f002 fbf6 	bl	800507c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f001 fd00 	bl	800429a <USB_GetDevSpeed>
 800289a:	4603      	mov	r3, r0
 800289c:	461a      	mov	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681c      	ldr	r4, [r3, #0]
 80028a6:	f001 f9b5 	bl	8003c14 <HAL_RCC_GetHCLKFreq>
 80028aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	461a      	mov	r2, r3
 80028b4:	4620      	mov	r0, r4
 80028b6:	f001 fa2f 	bl	8003d18 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f004 fa2b 	bl	8006d16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695a      	ldr	r2, [r3, #20]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80028ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f002 fb30 	bl	8004f3a <USB_ReadInterrupts>
 80028da:	4603      	mov	r3, r0
 80028dc:	f003 0310 	and.w	r3, r3, #16
 80028e0:	2b10      	cmp	r3, #16
 80028e2:	d161      	bne.n	80029a8 <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	699a      	ldr	r2, [r3, #24]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0210 	bic.w	r2, r2, #16
 80028f2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80028f4:	6a3b      	ldr	r3, [r7, #32]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	f003 020f 	and.w	r2, r3, #15
 8002900:	4613      	mov	r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	1a9b      	subs	r3, r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	4413      	add	r3, r2
 8002910:	3304      	adds	r3, #4
 8002912:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800291a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800291e:	d124      	bne.n	800296a <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d035      	beq.n	8002998 <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002936:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800293a:	b29b      	uxth	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	6a38      	ldr	r0, [r7, #32]
 8002940:	f002 f9a8 	bl	8004c94 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	091b      	lsrs	r3, r3, #4
 800294c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002950:	441a      	add	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	699a      	ldr	r2, [r3, #24]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	091b      	lsrs	r3, r3, #4
 800295e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002962:	441a      	add	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	619a      	str	r2, [r3, #24]
 8002968:	e016      	b.n	8002998 <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002970:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002974:	d110      	bne.n	8002998 <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 800297c:	2208      	movs	r2, #8
 800297e:	4619      	mov	r1, r3
 8002980:	6a38      	ldr	r0, [r7, #32]
 8002982:	f002 f987 	bl	8004c94 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	699a      	ldr	r2, [r3, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	091b      	lsrs	r3, r3, #4
 800298e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002992:	441a      	add	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0210 	orr.w	r2, r2, #16
 80029a6:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f002 fac4 	bl	8004f3a <USB_ReadInterrupts>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d10a      	bne.n	80029d2 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f004 f99c 	bl	8006cfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695a      	ldr	r2, [r3, #20]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f002 0208 	and.w	r2, r2, #8
 80029d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f002 faaf 	bl	8004f3a <USB_ReadInterrupts>
 80029dc:	4603      	mov	r3, r0
 80029de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029e6:	d10f      	bne.n	8002a08 <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	4619      	mov	r1, r3
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f004 f9f4 	bl	8006de0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002a06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f002 fa94 	bl	8004f3a <USB_ReadInterrupts>
 8002a12:	4603      	mov	r3, r0
 8002a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a1c:	d10f      	bne.n	8002a3e <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	4619      	mov	r1, r3
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f004 f9c7 	bl	8006dbc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	695a      	ldr	r2, [r3, #20]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002a3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f002 fa79 	bl	8004f3a <USB_ReadInterrupts>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a52:	d10a      	bne.n	8002a6a <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f004 f9d5 	bl	8006e04 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695a      	ldr	r2, [r3, #20]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002a68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f002 fa63 	bl	8004f3a <USB_ReadInterrupts>
 8002a74:	4603      	mov	r3, r0
 8002a76:	f003 0304 	and.w	r3, r3, #4
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d115      	bne.n	8002aaa <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f004 f9c5 	bl	8006e20 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6859      	ldr	r1, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	e000      	b.n	8002aaa <HAL_PCD_IRQHandler+0x740>
      return;
 8002aa8:	bf00      	nop
    }
  }
}
 8002aaa:	3734      	adds	r7, #52	@ 0x34
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd90      	pop	{r4, r7, pc}

08002ab0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_PCD_SetAddress+0x1a>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e013      	b.n	8002af2 <HAL_PCD_SetAddress+0x42>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  hpcd->USB_Address = address;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f002 f9d3 	bl	8004e8e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b084      	sub	sp, #16
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
 8002b02:	4608      	mov	r0, r1
 8002b04:	4611      	mov	r1, r2
 8002b06:	461a      	mov	r2, r3
 8002b08:	4603      	mov	r3, r0
 8002b0a:	70fb      	strb	r3, [r7, #3]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	803b      	strh	r3, [r7, #0]
 8002b10:	4613      	mov	r3, r2
 8002b12:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	da0f      	bge.n	8002b40 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	f003 020f 	and.w	r2, r3, #15
 8002b26:	4613      	mov	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	3338      	adds	r3, #56	@ 0x38
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	4413      	add	r3, r2
 8002b34:	3304      	adds	r3, #4
 8002b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	705a      	strb	r2, [r3, #1]
 8002b3e:	e00f      	b.n	8002b60 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	f003 020f 	and.w	r2, r3, #15
 8002b46:	4613      	mov	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	4413      	add	r3, r2
 8002b56:	3304      	adds	r3, #4
 8002b58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b60:	78fb      	ldrb	r3, [r7, #3]
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b6c:	883a      	ldrh	r2, [r7, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	78ba      	ldrb	r2, [r7, #2]
 8002b76:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	785b      	ldrb	r3, [r3, #1]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d004      	beq.n	8002b8a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b8a:	78bb      	ldrb	r3, [r7, #2]
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d102      	bne.n	8002b96 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_PCD_EP_Open+0xaa>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e00e      	b.n	8002bc2 <HAL_PCD_EP_Open+0xc8>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68f9      	ldr	r1, [r7, #12]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f001 fb96 	bl	80042e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return ret;
 8002bc0:	7afb      	ldrb	r3, [r7, #11]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	da0f      	bge.n	8002bfe <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bde:	78fb      	ldrb	r3, [r7, #3]
 8002be0:	f003 020f 	and.w	r2, r3, #15
 8002be4:	4613      	mov	r3, r2
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	3338      	adds	r3, #56	@ 0x38
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	705a      	strb	r2, [r3, #1]
 8002bfc:	e00f      	b.n	8002c1e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 020f 	and.w	r2, r3, #15
 8002c04:	4613      	mov	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	4413      	add	r3, r2
 8002c14:	3304      	adds	r3, #4
 8002c16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002c1e:	78fb      	ldrb	r3, [r7, #3]
 8002c20:	f003 030f 	and.w	r3, r3, #15
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <HAL_PCD_EP_Close+0x6e>
 8002c34:	2302      	movs	r3, #2
 8002c36:	e00e      	b.n	8002c56 <HAL_PCD_EP_Close+0x8c>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68f9      	ldr	r1, [r7, #12]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f001 fbd4 	bl	80043f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	607a      	str	r2, [r7, #4]
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c6e:	7afb      	ldrb	r3, [r7, #11]
 8002c70:	f003 020f 	and.w	r2, r3, #15
 8002c74:	4613      	mov	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	4413      	add	r3, r2
 8002c84:	3304      	adds	r3, #4
 8002c86:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	2200      	movs	r2, #0
 8002c98:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d102      	bne.n	8002cba <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002cba:	7afb      	ldrb	r3, [r7, #11]
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d109      	bne.n	8002cd8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6818      	ldr	r0, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	461a      	mov	r2, r3
 8002cd0:	6979      	ldr	r1, [r7, #20]
 8002cd2:	f001 fe57 	bl	8004984 <USB_EP0StartXfer>
 8002cd6:	e008      	b.n	8002cea <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	6979      	ldr	r1, [r7, #20]
 8002ce6:	f001 fc09 	bl	80044fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002d00:	78fb      	ldrb	r3, [r7, #3]
 8002d02:	f003 020f 	and.w	r2, r3, #15
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	1a9b      	subs	r3, r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8002d16:	681b      	ldr	r3, [r3, #0]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	603b      	str	r3, [r7, #0]
 8002d30:	460b      	mov	r3, r1
 8002d32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d34:	7afb      	ldrb	r3, [r7, #11]
 8002d36:	f003 020f 	and.w	r2, r3, #15
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	1a9b      	subs	r3, r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	3338      	adds	r3, #56	@ 0x38
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4413      	add	r3, r2
 8002d48:	3304      	adds	r3, #4
 8002d4a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2201      	movs	r2, #1
 8002d62:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d64:	7afb      	ldrb	r3, [r7, #11]
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d102      	bne.n	8002d7e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d7e:	7afb      	ldrb	r3, [r7, #11]
 8002d80:	f003 030f 	and.w	r3, r3, #15
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d109      	bne.n	8002d9c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	6979      	ldr	r1, [r7, #20]
 8002d96:	f001 fdf5 	bl	8004984 <USB_EP0StartXfer>
 8002d9a:	e008      	b.n	8002dae <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6818      	ldr	r0, [r3, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	461a      	mov	r2, r3
 8002da8:	6979      	ldr	r1, [r7, #20]
 8002daa:	f001 fba7 	bl	80044fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	f003 020f 	and.w	r2, r3, #15
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d901      	bls.n	8002dd6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e050      	b.n	8002e78 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002dd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	da0f      	bge.n	8002dfe <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dde:	78fb      	ldrb	r3, [r7, #3]
 8002de0:	f003 020f 	and.w	r2, r3, #15
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	3338      	adds	r3, #56	@ 0x38
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	4413      	add	r3, r2
 8002df2:	3304      	adds	r3, #4
 8002df4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	705a      	strb	r2, [r3, #1]
 8002dfc:	e00d      	b.n	8002e1a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	4613      	mov	r3, r2
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	1a9b      	subs	r3, r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	4413      	add	r3, r2
 8002e10:	3304      	adds	r3, #4
 8002e12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e20:	78fb      	ldrb	r3, [r7, #3]
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_PCD_EP_SetStall+0x82>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e01e      	b.n	8002e78 <HAL_PCD_EP_SetStall+0xc0>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68f9      	ldr	r1, [r7, #12]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f001 ff4c 	bl	8004ce6 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
 8002e50:	f003 030f 	and.w	r3, r3, #15
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10a      	bne.n	8002e6e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	b2d9      	uxtb	r1, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8002e68:	461a      	mov	r2, r3
 8002e6a:	f002 f93d 	bl	80050e8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e8c:	78fb      	ldrb	r3, [r7, #3]
 8002e8e:	f003 020f 	and.w	r2, r3, #15
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d901      	bls.n	8002e9e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e042      	b.n	8002f24 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	da0f      	bge.n	8002ec6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	f003 020f 	and.w	r2, r3, #15
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	3338      	adds	r3, #56	@ 0x38
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	3304      	adds	r3, #4
 8002ebc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	705a      	strb	r2, [r3, #1]
 8002ec4:	e00f      	b.n	8002ee6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	f003 020f 	and.w	r2, r3, #15
 8002ecc:	4613      	mov	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	3304      	adds	r3, #4
 8002ede:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_PCD_EP_ClrStall+0x86>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e00e      	b.n	8002f24 <HAL_PCD_EP_ClrStall+0xa4>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68f9      	ldr	r1, [r7, #12]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f001 ff54 	bl	8004dc2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08a      	sub	sp, #40	@ 0x28
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	4613      	mov	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	3338      	adds	r3, #56	@ 0x38
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	4413      	add	r3, r2
 8002f50:	3304      	adds	r3, #4
 8002f52:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	699a      	ldr	r2, [r3, #24]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d901      	bls.n	8002f64 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e06c      	b.n	800303e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	695a      	ldr	r2, [r3, #20]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	69fa      	ldr	r2, [r7, #28]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d902      	bls.n	8002f80 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	3303      	adds	r3, #3
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f88:	e02b      	b.n	8002fe2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	69fa      	ldr	r2, [r7, #28]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d902      	bls.n	8002fa6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3303      	adds	r3, #3
 8002faa:	089b      	lsrs	r3, r3, #2
 8002fac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	68d9      	ldr	r1, [r3, #12]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	6978      	ldr	r0, [r7, #20]
 8002fc6:	f001 fe30 	bl	8004c2a <USB_WritePacket>

    ep->xfer_buff  += len;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	441a      	add	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	699a      	ldr	r2, [r3, #24]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	441a      	add	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	015a      	lsls	r2, r3, #5
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4413      	add	r3, r2
 8002fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d809      	bhi.n	800300c <PCD_WriteEmptyTxFifo+0xe0>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	699a      	ldr	r2, [r3, #24]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003000:	429a      	cmp	r2, r3
 8003002:	d203      	bcs.n	800300c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1be      	bne.n	8002f8a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	695a      	ldr	r2, [r3, #20]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	429a      	cmp	r2, r3
 8003016:	d811      	bhi.n	800303c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	2201      	movs	r2, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800302c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	43db      	mvns	r3, r3
 8003032:	6939      	ldr	r1, [r7, #16]
 8003034:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003038:	4013      	ands	r3, r2
 800303a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3720      	adds	r7, #32
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	333c      	adds	r3, #60	@ 0x3c
 8003060:	3304      	adds	r3, #4
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	015a      	lsls	r2, r3, #5
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4413      	add	r3, r2
 800306e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b01      	cmp	r3, #1
 800307c:	f040 80b3 	bne.w	80031e6 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f003 0308 	and.w	r3, r3, #8
 8003086:	2b00      	cmp	r3, #0
 8003088:	d028      	beq.n	80030dc <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	4a70      	ldr	r2, [pc, #448]	@ (8003250 <PCD_EP_OutXfrComplete_int+0x208>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d90e      	bls.n	80030b0 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003098:	2b00      	cmp	r3, #0
 800309a:	d009      	beq.n	80030b0 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	4413      	add	r3, r2
 80030a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030a8:	461a      	mov	r2, r3
 80030aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ae:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f003 fddb 	bl	8006c6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80030c0:	461a      	mov	r2, r3
 80030c2:	2101      	movs	r1, #1
 80030c4:	f002 f810 	bl	80050e8 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030d4:	461a      	mov	r2, r3
 80030d6:	2308      	movs	r3, #8
 80030d8:	6093      	str	r3, [r2, #8]
 80030da:	e0b3      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f003 0320 	and.w	r3, r3, #32
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d009      	beq.n	80030fa <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	015a      	lsls	r2, r3, #5
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	4413      	add	r3, r2
 80030ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030f2:	461a      	mov	r2, r3
 80030f4:	2320      	movs	r3, #32
 80030f6:	6093      	str	r3, [r2, #8]
 80030f8:	e0a4      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003100:	2b00      	cmp	r3, #0
 8003102:	f040 809f 	bne.w	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4a51      	ldr	r2, [pc, #324]	@ (8003250 <PCD_EP_OutXfrComplete_int+0x208>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d90f      	bls.n	800312e <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00a      	beq.n	800312e <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	015a      	lsls	r2, r3, #5
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	4413      	add	r3, r2
 8003120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003124:	461a      	mov	r2, r3
 8003126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312a:	6093      	str	r3, [r2, #8]
 800312c:	e08a      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	4613      	mov	r3, r2
 8003134:	00db      	lsls	r3, r3, #3
 8003136:	1a9b      	subs	r3, r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8003140:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	0159      	lsls	r1, r3, #5
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	440b      	add	r3, r1
 800314a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003154:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	4613      	mov	r3, r2
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	1a9b      	subs	r3, r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4403      	add	r3, r0
 8003164:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8003168:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	4613      	mov	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	4613      	mov	r3, r2
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	1a9b      	subs	r3, r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	4403      	add	r3, r0
 800318c:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4419      	add	r1, r3
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	4613      	mov	r3, r2
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4403      	add	r3, r0
 80031a2:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80031a6:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	4619      	mov	r1, r3
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f003 fd6e 	bl	8006c90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d144      	bne.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
 80031ba:	6879      	ldr	r1, [r7, #4]
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	4613      	mov	r3, r2
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d138      	bne.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6818      	ldr	r0, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80031dc:	461a      	mov	r2, r3
 80031de:	2101      	movs	r1, #1
 80031e0:	f001 ff82 	bl	80050e8 <USB_EP0_OutStart>
 80031e4:	e02e      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4a1a      	ldr	r2, [pc, #104]	@ (8003254 <PCD_EP_OutXfrComplete_int+0x20c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d124      	bne.n	8003238 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00a      	beq.n	800320e <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	015a      	lsls	r2, r3, #5
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	4413      	add	r3, r2
 8003200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003204:	461a      	mov	r2, r3
 8003206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800320a:	6093      	str	r3, [r2, #8]
 800320c:	e01a      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	2b00      	cmp	r3, #0
 8003216:	d008      	beq.n	800322a <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	015a      	lsls	r2, r3, #5
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4413      	add	r3, r2
 8003220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003224:	461a      	mov	r2, r3
 8003226:	2320      	movs	r3, #32
 8003228:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	4619      	mov	r1, r3
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f003 fd2d 	bl	8006c90 <HAL_PCD_DataOutStageCallback>
 8003236:	e005      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	4619      	mov	r1, r3
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f003 fd26 	bl	8006c90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3718      	adds	r7, #24
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	4f54300a 	.word	0x4f54300a
 8003254:	4f54310a 	.word	0x4f54310a

08003258 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	333c      	adds	r3, #60	@ 0x3c
 8003270:	3304      	adds	r3, #4
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	015a      	lsls	r2, r3, #5
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	4413      	add	r3, r2
 800327e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d113      	bne.n	80032b6 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	4a1f      	ldr	r2, [pc, #124]	@ (8003310 <PCD_EP_OutSetupPacket_int+0xb8>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d922      	bls.n	80032dc <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800329c:	2b00      	cmp	r3, #0
 800329e:	d01d      	beq.n	80032dc <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	015a      	lsls	r2, r3, #5
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4413      	add	r3, r2
 80032a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032ac:	461a      	mov	r2, r3
 80032ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032b2:	6093      	str	r3, [r2, #8]
 80032b4:	e012      	b.n	80032dc <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4a16      	ldr	r2, [pc, #88]	@ (8003314 <PCD_EP_OutSetupPacket_int+0xbc>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d10e      	bne.n	80032dc <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d009      	beq.n	80032dc <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032d4:	461a      	mov	r2, r3
 80032d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f003 fcc5 	bl	8006c6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003310 <PCD_EP_OutSetupPacket_int+0xb8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d90c      	bls.n	8003304 <PCD_EP_OutSetupPacket_int+0xac>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d108      	bne.n	8003304 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6818      	ldr	r0, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80032fc:	461a      	mov	r2, r3
 80032fe:	2101      	movs	r1, #1
 8003300:	f001 fef2 	bl	80050e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	4f54300a 	.word	0x4f54300a
 8003314:	4f54310a 	.word	0x4f54310a

08003318 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	70fb      	strb	r3, [r7, #3]
 8003324:	4613      	mov	r3, r2
 8003326:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d107      	bne.n	8003346 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003336:	883b      	ldrh	r3, [r7, #0]
 8003338:	0419      	lsls	r1, r3, #16
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	430a      	orrs	r2, r1
 8003342:	629a      	str	r2, [r3, #40]	@ 0x28
 8003344:	e028      	b.n	8003398 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334c:	0c1b      	lsrs	r3, r3, #16
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	4413      	add	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003354:	2300      	movs	r3, #0
 8003356:	73fb      	strb	r3, [r7, #15]
 8003358:	e00d      	b.n	8003376 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	3340      	adds	r3, #64	@ 0x40
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	0c1b      	lsrs	r3, r3, #16
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	4413      	add	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003370:	7bfb      	ldrb	r3, [r7, #15]
 8003372:	3301      	adds	r3, #1
 8003374:	73fb      	strb	r3, [r7, #15]
 8003376:	7bfa      	ldrb	r2, [r7, #15]
 8003378:	78fb      	ldrb	r3, [r7, #3]
 800337a:	3b01      	subs	r3, #1
 800337c:	429a      	cmp	r2, r3
 800337e:	d3ec      	bcc.n	800335a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003380:	883b      	ldrh	r3, [r7, #0]
 8003382:	0418      	lsls	r0, r3, #16
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6819      	ldr	r1, [r3, #0]
 8003388:	78fb      	ldrb	r3, [r7, #3]
 800338a:	3b01      	subs	r3, #1
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	4302      	orrs	r2, r0
 8003390:	3340      	adds	r3, #64	@ 0x40
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
 80033ae:	460b      	mov	r3, r1
 80033b0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	887a      	ldrh	r2, [r7, #2]
 80033b8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e25e      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d075      	beq.n	80034ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033fe:	4b88      	ldr	r3, [pc, #544]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	2b04      	cmp	r3, #4
 8003408:	d00c      	beq.n	8003424 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800340a:	4b85      	ldr	r3, [pc, #532]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003412:	2b08      	cmp	r3, #8
 8003414:	d112      	bne.n	800343c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003416:	4b82      	ldr	r3, [pc, #520]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800341e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003422:	d10b      	bne.n	800343c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003424:	4b7e      	ldr	r3, [pc, #504]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d05b      	beq.n	80034e8 <HAL_RCC_OscConfig+0x108>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d157      	bne.n	80034e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e239      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003444:	d106      	bne.n	8003454 <HAL_RCC_OscConfig+0x74>
 8003446:	4b76      	ldr	r3, [pc, #472]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a75      	ldr	r2, [pc, #468]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800344c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	e01d      	b.n	8003490 <HAL_RCC_OscConfig+0xb0>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800345c:	d10c      	bne.n	8003478 <HAL_RCC_OscConfig+0x98>
 800345e:	4b70      	ldr	r3, [pc, #448]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a6f      	ldr	r2, [pc, #444]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	4b6d      	ldr	r3, [pc, #436]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a6c      	ldr	r2, [pc, #432]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	e00b      	b.n	8003490 <HAL_RCC_OscConfig+0xb0>
 8003478:	4b69      	ldr	r3, [pc, #420]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a68      	ldr	r2, [pc, #416]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800347e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	4b66      	ldr	r3, [pc, #408]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a65      	ldr	r2, [pc, #404]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800348a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800348e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d013      	beq.n	80034c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7fd fb4a 	bl	8000b30 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fd fb46 	bl	8000b30 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	@ 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e1fe      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0xc0>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c0:	f7fd fb36 	bl	8000b30 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034c8:	f7fd fb32 	bl	8000b30 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	@ 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e1ea      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034da:	4b51      	ldr	r3, [pc, #324]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0xe8>
 80034e6:	e000      	b.n	80034ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d063      	beq.n	80035be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 030c 	and.w	r3, r3, #12
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00b      	beq.n	800351a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003502:	4b47      	ldr	r3, [pc, #284]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800350a:	2b08      	cmp	r3, #8
 800350c:	d11c      	bne.n	8003548 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800350e:	4b44      	ldr	r3, [pc, #272]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d116      	bne.n	8003548 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351a:	4b41      	ldr	r3, [pc, #260]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <HAL_RCC_OscConfig+0x152>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d001      	beq.n	8003532 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e1be      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003532:	4b3b      	ldr	r3, [pc, #236]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	4937      	ldr	r1, [pc, #220]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003542:	4313      	orrs	r3, r2
 8003544:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003546:	e03a      	b.n	80035be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d020      	beq.n	8003592 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003550:	4b34      	ldr	r3, [pc, #208]	@ (8003624 <HAL_RCC_OscConfig+0x244>)
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003556:	f7fd faeb 	bl	8000b30 <HAL_GetTick>
 800355a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355c:	e008      	b.n	8003570 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800355e:	f7fd fae7 	bl	8000b30 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e19f      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003570:	4b2b      	ldr	r3, [pc, #172]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0f0      	beq.n	800355e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800357c:	4b28      	ldr	r3, [pc, #160]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	4925      	ldr	r1, [pc, #148]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 800358c:	4313      	orrs	r3, r2
 800358e:	600b      	str	r3, [r1, #0]
 8003590:	e015      	b.n	80035be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003592:	4b24      	ldr	r3, [pc, #144]	@ (8003624 <HAL_RCC_OscConfig+0x244>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fd faca 	bl	8000b30 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035a0:	f7fd fac6 	bl	8000b30 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e17e      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d036      	beq.n	8003638 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d016      	beq.n	8003600 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035d2:	4b15      	ldr	r3, [pc, #84]	@ (8003628 <HAL_RCC_OscConfig+0x248>)
 80035d4:	2201      	movs	r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d8:	f7fd faaa 	bl	8000b30 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035e0:	f7fd faa6 	bl	8000b30 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e15e      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <HAL_RCC_OscConfig+0x240>)
 80035f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x200>
 80035fe:	e01b      	b.n	8003638 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003600:	4b09      	ldr	r3, [pc, #36]	@ (8003628 <HAL_RCC_OscConfig+0x248>)
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003606:	f7fd fa93 	bl	8000b30 <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360c:	e00e      	b.n	800362c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800360e:	f7fd fa8f 	bl	8000b30 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d907      	bls.n	800362c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e147      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
 8003620:	40023800 	.word	0x40023800
 8003624:	42470000 	.word	0x42470000
 8003628:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800362c:	4b88      	ldr	r3, [pc, #544]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800362e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1ea      	bne.n	800360e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 8097 	beq.w	8003774 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003646:	2300      	movs	r3, #0
 8003648:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800364a:	4b81      	ldr	r3, [pc, #516]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10f      	bne.n	8003676 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	4b7d      	ldr	r3, [pc, #500]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	4a7c      	ldr	r2, [pc, #496]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	6413      	str	r3, [r2, #64]	@ 0x40
 8003666:	4b7a      	ldr	r3, [pc, #488]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003676:	4b77      	ldr	r3, [pc, #476]	@ (8003854 <HAL_RCC_OscConfig+0x474>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367e:	2b00      	cmp	r3, #0
 8003680:	d118      	bne.n	80036b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003682:	4b74      	ldr	r3, [pc, #464]	@ (8003854 <HAL_RCC_OscConfig+0x474>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a73      	ldr	r2, [pc, #460]	@ (8003854 <HAL_RCC_OscConfig+0x474>)
 8003688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800368e:	f7fd fa4f 	bl	8000b30 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003696:	f7fd fa4b 	bl	8000b30 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e103      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003854 <HAL_RCC_OscConfig+0x474>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d106      	bne.n	80036ca <HAL_RCC_OscConfig+0x2ea>
 80036bc:	4b64      	ldr	r3, [pc, #400]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c0:	4a63      	ldr	r2, [pc, #396]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c8:	e01c      	b.n	8003704 <HAL_RCC_OscConfig+0x324>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b05      	cmp	r3, #5
 80036d0:	d10c      	bne.n	80036ec <HAL_RCC_OscConfig+0x30c>
 80036d2:	4b5f      	ldr	r3, [pc, #380]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d6:	4a5e      	ldr	r2, [pc, #376]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036d8:	f043 0304 	orr.w	r3, r3, #4
 80036dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80036de:	4b5c      	ldr	r3, [pc, #368]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036e4:	f043 0301 	orr.w	r3, r3, #1
 80036e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ea:	e00b      	b.n	8003704 <HAL_RCC_OscConfig+0x324>
 80036ec:	4b58      	ldr	r3, [pc, #352]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f0:	4a57      	ldr	r2, [pc, #348]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036f2:	f023 0301 	bic.w	r3, r3, #1
 80036f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f8:	4b55      	ldr	r3, [pc, #340]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fc:	4a54      	ldr	r2, [pc, #336]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80036fe:	f023 0304 	bic.w	r3, r3, #4
 8003702:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d015      	beq.n	8003738 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7fd fa10 	bl	8000b30 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003712:	e00a      	b.n	800372a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003714:	f7fd fa0c 	bl	8000b30 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e0c2      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372a:	4b49      	ldr	r3, [pc, #292]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800372c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0ee      	beq.n	8003714 <HAL_RCC_OscConfig+0x334>
 8003736:	e014      	b.n	8003762 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003738:	f7fd f9fa 	bl	8000b30 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800373e:	e00a      	b.n	8003756 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003740:	f7fd f9f6 	bl	8000b30 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374e:	4293      	cmp	r3, r2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e0ac      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003756:	4b3e      	ldr	r3, [pc, #248]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 8003758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1ee      	bne.n	8003740 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003762:	7dfb      	ldrb	r3, [r7, #23]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d105      	bne.n	8003774 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003768:	4b39      	ldr	r3, [pc, #228]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800376a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376c:	4a38      	ldr	r2, [pc, #224]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800376e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003772:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 8098 	beq.w	80038ae <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800377e:	4b34      	ldr	r3, [pc, #208]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 030c 	and.w	r3, r3, #12
 8003786:	2b08      	cmp	r3, #8
 8003788:	d05c      	beq.n	8003844 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d141      	bne.n	8003816 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003792:	4b31      	ldr	r3, [pc, #196]	@ (8003858 <HAL_RCC_OscConfig+0x478>)
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003798:	f7fd f9ca 	bl	8000b30 <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037a0:	f7fd f9c6 	bl	8000b30 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e07e      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037b2:	4b27      	ldr	r3, [pc, #156]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1f0      	bne.n	80037a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69da      	ldr	r2, [r3, #28]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	019b      	lsls	r3, r3, #6
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d4:	085b      	lsrs	r3, r3, #1
 80037d6:	3b01      	subs	r3, #1
 80037d8:	041b      	lsls	r3, r3, #16
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e0:	061b      	lsls	r3, r3, #24
 80037e2:	491b      	ldr	r1, [pc, #108]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003858 <HAL_RCC_OscConfig+0x478>)
 80037ea:	2201      	movs	r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ee:	f7fd f99f 	bl	8000b30 <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f4:	e008      	b.n	8003808 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037f6:	f7fd f99b 	bl	8000b30 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e053      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003808:	4b11      	ldr	r3, [pc, #68]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0f0      	beq.n	80037f6 <HAL_RCC_OscConfig+0x416>
 8003814:	e04b      	b.n	80038ae <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003816:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <HAL_RCC_OscConfig+0x478>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381c:	f7fd f988 	bl	8000b30 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003824:	f7fd f984 	bl	8000b30 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e03c      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003836:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <HAL_RCC_OscConfig+0x470>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x444>
 8003842:	e034      	b.n	80038ae <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d107      	bne.n	800385c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e02f      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
 8003850:	40023800 	.word	0x40023800
 8003854:	40007000 	.word	0x40007000
 8003858:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800385c:	4b16      	ldr	r3, [pc, #88]	@ (80038b8 <HAL_RCC_OscConfig+0x4d8>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	429a      	cmp	r2, r3
 800386e:	d11c      	bne.n	80038aa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800387a:	429a      	cmp	r2, r3
 800387c:	d115      	bne.n	80038aa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003884:	4013      	ands	r3, r2
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800388a:	4293      	cmp	r3, r2
 800388c:	d10d      	bne.n	80038aa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003898:	429a      	cmp	r2, r3
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d001      	beq.n	80038ae <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40023800 	.word	0x40023800

080038bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0cc      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038d0:	4b68      	ldr	r3, [pc, #416]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d90c      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038de:	4b65      	ldr	r3, [pc, #404]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b63      	ldr	r3, [pc, #396]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0b8      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d020      	beq.n	8003946 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003910:	4b59      	ldr	r3, [pc, #356]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a58      	ldr	r2, [pc, #352]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800391a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0308 	and.w	r3, r3, #8
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003928:	4b53      	ldr	r3, [pc, #332]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	4a52      	ldr	r2, [pc, #328]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003932:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b50      	ldr	r3, [pc, #320]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	494d      	ldr	r1, [pc, #308]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	4313      	orrs	r3, r2
 8003944:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d044      	beq.n	80039dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	4b47      	ldr	r3, [pc, #284]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d119      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e07f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d003      	beq.n	800397a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003976:	2b03      	cmp	r3, #3
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800397a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e06f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e067      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b37      	ldr	r3, [pc, #220]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4934      	ldr	r1, [pc, #208]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039ac:	f7fd f8c0 	bl	8000b30 <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fd f8bc 	bl	8000b30 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e04f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d20c      	bcs.n	8003a04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b22      	ldr	r3, [pc, #136]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b20      	ldr	r3, [pc, #128]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e032      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a10:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	4916      	ldr	r1, [pc, #88]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a2e:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	490e      	ldr	r1, [pc, #56]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a42:	f000 f821 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003a46:	4602      	mov	r2, r0
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	091b      	lsrs	r3, r3, #4
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	490a      	ldr	r1, [pc, #40]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	5ccb      	ldrb	r3, [r1, r3]
 8003a56:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5a:	4a09      	ldr	r2, [pc, #36]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a5e:	4b09      	ldr	r3, [pc, #36]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fd f820 	bl	8000aa8 <HAL_InitTick>

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40023c00 	.word	0x40023c00
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	080074b8 	.word	0x080074b8
 8003a80:	20000000 	.word	0x20000000
 8003a84:	20000004 	.word	0x20000004

08003a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a8c:	b090      	sub	sp, #64	@ 0x40
 8003a8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a94:	2300      	movs	r3, #0
 8003a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a98:	2300      	movs	r3, #0
 8003a9a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aa0:	4b59      	ldr	r3, [pc, #356]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 030c 	and.w	r3, r3, #12
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x40>
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	f200 80a1 	bhi.w	8003bf4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_RCC_GetSysClockFreq+0x34>
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d003      	beq.n	8003ac2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003aba:	e09b      	b.n	8003bf4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003abc:	4b53      	ldr	r3, [pc, #332]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003abe:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003ac0:	e09b      	b.n	8003bfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ac2:	4b53      	ldr	r3, [pc, #332]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ac6:	e098      	b.n	8003bfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad2:	4b4d      	ldr	r3, [pc, #308]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d028      	beq.n	8003b30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ade:	4b4a      	ldr	r3, [pc, #296]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	099b      	lsrs	r3, r3, #6
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003af0:	2100      	movs	r1, #0
 8003af2:	4b47      	ldr	r3, [pc, #284]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003af4:	fb03 f201 	mul.w	r2, r3, r1
 8003af8:	2300      	movs	r3, #0
 8003afa:	fb00 f303 	mul.w	r3, r0, r3
 8003afe:	4413      	add	r3, r2
 8003b00:	4a43      	ldr	r2, [pc, #268]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b02:	fba0 1202 	umull	r1, r2, r0, r2
 8003b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b08:	460a      	mov	r2, r1
 8003b0a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b0e:	4413      	add	r3, r2
 8003b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b14:	2200      	movs	r2, #0
 8003b16:	61bb      	str	r3, [r7, #24]
 8003b18:	61fa      	str	r2, [r7, #28]
 8003b1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b22:	f7fc fb57 	bl	80001d4 <__aeabi_uldivmod>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b2e:	e053      	b.n	8003bd8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b30:	4b35      	ldr	r3, [pc, #212]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	099b      	lsrs	r3, r3, #6
 8003b36:	2200      	movs	r2, #0
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	617a      	str	r2, [r7, #20]
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b42:	f04f 0b00 	mov.w	fp, #0
 8003b46:	4652      	mov	r2, sl
 8003b48:	465b      	mov	r3, fp
 8003b4a:	f04f 0000 	mov.w	r0, #0
 8003b4e:	f04f 0100 	mov.w	r1, #0
 8003b52:	0159      	lsls	r1, r3, #5
 8003b54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b58:	0150      	lsls	r0, r2, #5
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	ebb2 080a 	subs.w	r8, r2, sl
 8003b62:	eb63 090b 	sbc.w	r9, r3, fp
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b7a:	ebb2 0408 	subs.w	r4, r2, r8
 8003b7e:	eb63 0509 	sbc.w	r5, r3, r9
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	00eb      	lsls	r3, r5, #3
 8003b8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b90:	00e2      	lsls	r2, r4, #3
 8003b92:	4614      	mov	r4, r2
 8003b94:	461d      	mov	r5, r3
 8003b96:	eb14 030a 	adds.w	r3, r4, sl
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	eb45 030b 	adc.w	r3, r5, fp
 8003ba0:	607b      	str	r3, [r7, #4]
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	f04f 0300 	mov.w	r3, #0
 8003baa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bae:	4629      	mov	r1, r5
 8003bb0:	028b      	lsls	r3, r1, #10
 8003bb2:	4621      	mov	r1, r4
 8003bb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bb8:	4621      	mov	r1, r4
 8003bba:	028a      	lsls	r2, r1, #10
 8003bbc:	4610      	mov	r0, r2
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	60fa      	str	r2, [r7, #12]
 8003bc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bcc:	f7fc fb02 	bl	80001d4 <__aeabi_uldivmod>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	0c1b      	lsrs	r3, r3, #16
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	3301      	adds	r3, #1
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003be8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003bf2:	e002      	b.n	8003bfa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bf4:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x184>)
 8003bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3740      	adds	r7, #64	@ 0x40
 8003c00:	46bd      	mov	sp, r7
 8003c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c06:	bf00      	nop
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	00f42400 	.word	0x00f42400
 8003c10:	017d7840 	.word	0x017d7840

08003c14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c18:	4b03      	ldr	r3, [pc, #12]	@ (8003c28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	20000000 	.word	0x20000000

08003c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c30:	f7ff fff0 	bl	8003c14 <HAL_RCC_GetHCLKFreq>
 8003c34:	4602      	mov	r2, r0
 8003c36:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	0a9b      	lsrs	r3, r3, #10
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	4903      	ldr	r1, [pc, #12]	@ (8003c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c42:	5ccb      	ldrb	r3, [r1, r3]
 8003c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	080074c8 	.word	0x080074c8

08003c54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c54:	b084      	sub	sp, #16
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
 8003c5e:	f107 001c 	add.w	r0, r7, #28
 8003c62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d122      	bne.n	8003cb2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003c80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003c94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d105      	bne.n	8003ca6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f001 fa7c 	bl	80051a4 <USB_CoreReset>
 8003cac:	4603      	mov	r3, r0
 8003cae:	73fb      	strb	r3, [r7, #15]
 8003cb0:	e01a      	b.n	8003ce8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f001 fa70 	bl	80051a4 <USB_CoreReset>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003cc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	639a      	str	r2, [r3, #56]	@ 0x38
 8003cda:	e005      	b.n	8003ce8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d10b      	bne.n	8003d06 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f043 0206 	orr.w	r2, r3, #6
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f043 0220 	orr.w	r2, r3, #32
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d12:	b004      	add	sp, #16
 8003d14:	4770      	bx	lr
	...

08003d18 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	4613      	mov	r3, r2
 8003d24:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d165      	bne.n	8003df8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4a41      	ldr	r2, [pc, #260]	@ (8003e34 <USB_SetTurnaroundTime+0x11c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d906      	bls.n	8003d42 <USB_SetTurnaroundTime+0x2a>
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	4a40      	ldr	r2, [pc, #256]	@ (8003e38 <USB_SetTurnaroundTime+0x120>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d202      	bcs.n	8003d42 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003d3c:	230f      	movs	r3, #15
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	e062      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	4a3c      	ldr	r2, [pc, #240]	@ (8003e38 <USB_SetTurnaroundTime+0x120>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d306      	bcc.n	8003d58 <USB_SetTurnaroundTime+0x40>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003e3c <USB_SetTurnaroundTime+0x124>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d202      	bcs.n	8003d58 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003d52:	230e      	movs	r3, #14
 8003d54:	617b      	str	r3, [r7, #20]
 8003d56:	e057      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4a38      	ldr	r2, [pc, #224]	@ (8003e3c <USB_SetTurnaroundTime+0x124>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d306      	bcc.n	8003d6e <USB_SetTurnaroundTime+0x56>
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4a37      	ldr	r2, [pc, #220]	@ (8003e40 <USB_SetTurnaroundTime+0x128>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d202      	bcs.n	8003d6e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003d68:	230d      	movs	r3, #13
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	e04c      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	4a33      	ldr	r2, [pc, #204]	@ (8003e40 <USB_SetTurnaroundTime+0x128>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d306      	bcc.n	8003d84 <USB_SetTurnaroundTime+0x6c>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	4a32      	ldr	r2, [pc, #200]	@ (8003e44 <USB_SetTurnaroundTime+0x12c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d802      	bhi.n	8003d84 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003d7e:	230c      	movs	r3, #12
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	e041      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4a2f      	ldr	r2, [pc, #188]	@ (8003e44 <USB_SetTurnaroundTime+0x12c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d906      	bls.n	8003d9a <USB_SetTurnaroundTime+0x82>
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	4a2e      	ldr	r2, [pc, #184]	@ (8003e48 <USB_SetTurnaroundTime+0x130>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d802      	bhi.n	8003d9a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003d94:	230b      	movs	r3, #11
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e036      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003e48 <USB_SetTurnaroundTime+0x130>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d906      	bls.n	8003db0 <USB_SetTurnaroundTime+0x98>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4a29      	ldr	r2, [pc, #164]	@ (8003e4c <USB_SetTurnaroundTime+0x134>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d802      	bhi.n	8003db0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003daa:	230a      	movs	r3, #10
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e02b      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4a26      	ldr	r2, [pc, #152]	@ (8003e4c <USB_SetTurnaroundTime+0x134>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d906      	bls.n	8003dc6 <USB_SetTurnaroundTime+0xae>
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4a25      	ldr	r2, [pc, #148]	@ (8003e50 <USB_SetTurnaroundTime+0x138>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d202      	bcs.n	8003dc6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003dc0:	2309      	movs	r3, #9
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	e020      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4a21      	ldr	r2, [pc, #132]	@ (8003e50 <USB_SetTurnaroundTime+0x138>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d306      	bcc.n	8003ddc <USB_SetTurnaroundTime+0xc4>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	4a20      	ldr	r2, [pc, #128]	@ (8003e54 <USB_SetTurnaroundTime+0x13c>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d802      	bhi.n	8003ddc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003dd6:	2308      	movs	r3, #8
 8003dd8:	617b      	str	r3, [r7, #20]
 8003dda:	e015      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4a1d      	ldr	r2, [pc, #116]	@ (8003e54 <USB_SetTurnaroundTime+0x13c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d906      	bls.n	8003df2 <USB_SetTurnaroundTime+0xda>
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	4a1c      	ldr	r2, [pc, #112]	@ (8003e58 <USB_SetTurnaroundTime+0x140>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d202      	bcs.n	8003df2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003dec:	2307      	movs	r3, #7
 8003dee:	617b      	str	r3, [r7, #20]
 8003df0:	e00a      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003df2:	2306      	movs	r3, #6
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	e007      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d102      	bne.n	8003e04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003dfe:	2309      	movs	r3, #9
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	e001      	b.n	8003e08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003e04:	2309      	movs	r3, #9
 8003e06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	029b      	lsls	r3, r3, #10
 8003e1c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	371c      	adds	r7, #28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	00d8acbf 	.word	0x00d8acbf
 8003e38:	00e4e1c0 	.word	0x00e4e1c0
 8003e3c:	00f42400 	.word	0x00f42400
 8003e40:	01067380 	.word	0x01067380
 8003e44:	011a499f 	.word	0x011a499f
 8003e48:	01312cff 	.word	0x01312cff
 8003e4c:	014ca43f 	.word	0x014ca43f
 8003e50:	016e3600 	.word	0x016e3600
 8003e54:	01a6ab1f 	.word	0x01a6ab1f
 8003e58:	01e84800 	.word	0x01e84800

08003e5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f043 0201 	orr.w	r2, r3, #1
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f023 0201 	bic.w	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d106      	bne.n	8003ecc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	60da      	str	r2, [r3, #12]
 8003eca:	e00b      	b.n	8003ee4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8003ecc:	78fb      	ldrb	r3, [r7, #3]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d106      	bne.n	8003ee0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	60da      	str	r2, [r3, #12]
 8003ede:	e001      	b.n	8003ee4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e003      	b.n	8003eec <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8003ee4:	2032      	movs	r0, #50	@ 0x32
 8003ee6:	f7fc fe2f 	bl	8000b48 <HAL_Delay>

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ef4:	b084      	sub	sp, #16
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b086      	sub	sp, #24
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003f02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003f0e:	2300      	movs	r3, #0
 8003f10:	613b      	str	r3, [r7, #16]
 8003f12:	e009      	b.n	8003f28 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	3340      	adds	r3, #64	@ 0x40
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	2200      	movs	r2, #0
 8003f20:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	3301      	adds	r3, #1
 8003f26:	613b      	str	r3, [r7, #16]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	2b0e      	cmp	r3, #14
 8003f2c:	d9f2      	bls.n	8003f14 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d112      	bne.n	8003f5a <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f44:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f50:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f58:	e00b      	b.n	8003f72 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003f78:	461a      	mov	r2, r3
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f84:	4619      	mov	r1, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	680b      	ldr	r3, [r1, #0]
 8003f90:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d10c      	bne.n	8003fb2 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d104      	bne.n	8003fa8 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f961 	bl	8004268 <USB_SetDevSpeed>
 8003fa6:	e008      	b.n	8003fba <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003fa8:	2101      	movs	r1, #1
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f95c 	bl	8004268 <USB_SetDevSpeed>
 8003fb0:	e003      	b.n	8003fba <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003fb2:	2103      	movs	r1, #3
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 f957 	bl	8004268 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003fba:	2110      	movs	r1, #16
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f90b 	bl	80041d8 <USB_FlushTxFifo>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f929 	bl	8004224 <USB_FlushRxFifo>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fee:	461a      	mov	r2, r3
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
 8004004:	e043      	b.n	800408e <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	015a      	lsls	r2, r3, #5
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	4413      	add	r3, r2
 800400e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004018:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800401c:	d118      	bne.n	8004050 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	015a      	lsls	r2, r3, #5
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4413      	add	r3, r2
 800402c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004030:	461a      	mov	r2, r3
 8004032:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	e013      	b.n	8004062 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	015a      	lsls	r2, r3, #5
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4413      	add	r3, r2
 8004042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004046:	461a      	mov	r2, r3
 8004048:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	e008      	b.n	8004062 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800405c:	461a      	mov	r2, r3
 800405e:	2300      	movs	r3, #0
 8004060:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	015a      	lsls	r2, r3, #5
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4413      	add	r3, r2
 800406a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800406e:	461a      	mov	r2, r3
 8004070:	2300      	movs	r3, #0
 8004072:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	015a      	lsls	r2, r3, #5
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4413      	add	r3, r2
 800407c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004080:	461a      	mov	r2, r3
 8004082:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004086:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	3301      	adds	r3, #1
 800408c:	613b      	str	r3, [r7, #16]
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	429a      	cmp	r2, r3
 8004094:	d3b7      	bcc.n	8004006 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004096:	2300      	movs	r3, #0
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	e043      	b.n	8004124 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040b2:	d118      	bne.n	80040e6 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10a      	bne.n	80040d0 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	015a      	lsls	r2, r3, #5
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4413      	add	r3, r2
 80040c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c6:	461a      	mov	r2, r3
 80040c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80040cc:	6013      	str	r3, [r2, #0]
 80040ce:	e013      	b.n	80040f8 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	015a      	lsls	r2, r3, #5
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040dc:	461a      	mov	r2, r3
 80040de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	e008      	b.n	80040f8 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	015a      	lsls	r2, r3, #5
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4413      	add	r3, r2
 80040ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f2:	461a      	mov	r2, r3
 80040f4:	2300      	movs	r3, #0
 80040f6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004104:	461a      	mov	r2, r3
 8004106:	2300      	movs	r3, #0
 8004108:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	015a      	lsls	r2, r3, #5
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4413      	add	r3, r2
 8004112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004116:	461a      	mov	r2, r3
 8004118:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800411c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	3301      	adds	r3, #1
 8004122:	613b      	str	r3, [r7, #16]
 8004124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	429a      	cmp	r2, r3
 800412a:	d3b7      	bcc.n	800409c <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800413a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800413e:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 8004140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004142:	2b01      	cmp	r3, #1
 8004144:	d111      	bne.n	800416a <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800414c:	461a      	mov	r2, r3
 800414e:	4b20      	ldr	r3, [pc, #128]	@ (80041d0 <USB_DevInit+0x2dc>)
 8004150:	6313      	str	r3, [r2, #48]	@ 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004164:	f043 0303 	orr.w	r3, r3, #3
 8004168:	6313      	str	r3, [r2, #48]	@ 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004176:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417a:	2b00      	cmp	r3, #0
 800417c:	d105      	bne.n	800418a <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	f043 0210 	orr.w	r2, r3, #16
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	699a      	ldr	r2, [r3, #24]
 800418e:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <USB_DevInit+0x2e0>)
 8004190:	4313      	orrs	r3, r2
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	f043 0208 	orr.w	r2, r3, #8
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80041a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d107      	bne.n	80041be <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041b6:	f043 0304 	orr.w	r3, r3, #4
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80041be:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80041ca:	b004      	add	sp, #16
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	00800100 	.word	0x00800100
 80041d4:	803c3800 	.word	0x803c3800

080041d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80041e2:	2300      	movs	r3, #0
 80041e4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	019b      	lsls	r3, r3, #6
 80041ea:	f043 0220 	orr.w	r2, r3, #32
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	3301      	adds	r3, #1
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <USB_FlushTxFifo+0x48>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d901      	bls.n	8004204 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e006      	b.n	8004212 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	f003 0320 	and.w	r3, r3, #32
 800420c:	2b20      	cmp	r3, #32
 800420e:	d0f0      	beq.n	80041f2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	00030d40 	.word	0x00030d40

08004224 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2210      	movs	r2, #16
 8004234:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	3301      	adds	r3, #1
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4a09      	ldr	r2, [pc, #36]	@ (8004264 <USB_FlushRxFifo+0x40>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d901      	bls.n	8004248 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e006      	b.n	8004256 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b10      	cmp	r3, #16
 8004252:	d0f0      	beq.n	8004236 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	00030d40 	.word	0x00030d40

08004268 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	68f9      	ldr	r1, [r7, #12]
 8004284:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004288:	4313      	orrs	r3, r2
 800428a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800429a:	b480      	push	{r7}
 800429c:	b087      	sub	sp, #28
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 0306 	and.w	r3, r3, #6
 80042b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d102      	bne.n	80042c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80042ba:	2300      	movs	r3, #0
 80042bc:	75fb      	strb	r3, [r7, #23]
 80042be:	e00a      	b.n	80042d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d002      	beq.n	80042cc <USB_GetDevSpeed+0x32>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2b06      	cmp	r3, #6
 80042ca:	d102      	bne.n	80042d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80042cc:	2302      	movs	r3, #2
 80042ce:	75fb      	strb	r3, [r7, #23]
 80042d0:	e001      	b.n	80042d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80042d2:	230f      	movs	r3, #15
 80042d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	371c      	adds	r7, #28
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	785b      	ldrb	r3, [r3, #1]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d13a      	bne.n	8004376 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004306:	69da      	ldr	r2, [r3, #28]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	f003 030f 	and.w	r3, r3, #15
 8004310:	2101      	movs	r1, #1
 8004312:	fa01 f303 	lsl.w	r3, r1, r3
 8004316:	b29b      	uxth	r3, r3
 8004318:	68f9      	ldr	r1, [r7, #12]
 800431a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800431e:	4313      	orrs	r3, r2
 8004320:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	015a      	lsls	r2, r3, #5
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4413      	add	r3, r2
 800432a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d155      	bne.n	80043e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	015a      	lsls	r2, r3, #5
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4413      	add	r3, r2
 8004340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	78db      	ldrb	r3, [r3, #3]
 8004352:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004354:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	059b      	lsls	r3, r3, #22
 800435a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800435c:	4313      	orrs	r3, r2
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	0151      	lsls	r1, r2, #5
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	440a      	add	r2, r1
 8004366:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800436a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800436e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	e036      	b.n	80043e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437c:	69da      	ldr	r2, [r3, #28]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	2101      	movs	r1, #1
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	041b      	lsls	r3, r3, #16
 800438e:	68f9      	ldr	r1, [r7, #12]
 8004390:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004394:	4313      	orrs	r3, r2
 8004396:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d11a      	bne.n	80043e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	78db      	ldrb	r3, [r3, #3]
 80043c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80043ca:	430b      	orrs	r3, r1
 80043cc:	4313      	orrs	r3, r2
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	0151      	lsls	r1, r2, #5
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	440a      	add	r2, r1
 80043d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	785b      	ldrb	r3, [r3, #1]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d135      	bne.n	800447c <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004416:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	f003 030f 	and.w	r3, r3, #15
 8004420:	2101      	movs	r1, #1
 8004422:	fa01 f303 	lsl.w	r3, r1, r3
 8004426:	b29b      	uxth	r3, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	68f9      	ldr	r1, [r7, #12]
 800442c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004430:	4013      	ands	r3, r2
 8004432:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800443a:	69da      	ldr	r2, [r3, #28]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	2101      	movs	r1, #1
 8004446:	fa01 f303 	lsl.w	r3, r1, r3
 800444a:	b29b      	uxth	r3, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	68f9      	ldr	r1, [r7, #12]
 8004450:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004454:	4013      	ands	r3, r2
 8004456:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4413      	add	r3, r2
 8004460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	0159      	lsls	r1, r3, #5
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	440b      	add	r3, r1
 800446e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004472:	4619      	mov	r1, r3
 8004474:	4b1f      	ldr	r3, [pc, #124]	@ (80044f4 <USB_DeactivateEndpoint+0x100>)
 8004476:	4013      	ands	r3, r2
 8004478:	600b      	str	r3, [r1, #0]
 800447a:	e034      	b.n	80044e6 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	2101      	movs	r1, #1
 800448e:	fa01 f303 	lsl.w	r3, r1, r3
 8004492:	041b      	lsls	r3, r3, #16
 8004494:	43db      	mvns	r3, r3
 8004496:	68f9      	ldr	r1, [r7, #12]
 8004498:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800449c:	4013      	ands	r3, r2
 800449e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044a6:	69da      	ldr	r2, [r3, #28]
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	2101      	movs	r1, #1
 80044b2:	fa01 f303 	lsl.w	r3, r1, r3
 80044b6:	041b      	lsls	r3, r3, #16
 80044b8:	43db      	mvns	r3, r3
 80044ba:	68f9      	ldr	r1, [r7, #12]
 80044bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044c0:	4013      	ands	r3, r2
 80044c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	0159      	lsls	r1, r3, #5
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	440b      	add	r3, r1
 80044da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044de:	4619      	mov	r1, r3
 80044e0:	4b05      	ldr	r3, [pc, #20]	@ (80044f8 <USB_DeactivateEndpoint+0x104>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	ec337800 	.word	0xec337800
 80044f8:	eff37800 	.word	0xeff37800

080044fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08a      	sub	sp, #40	@ 0x28
 8004500:	af02      	add	r7, sp, #8
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	4613      	mov	r3, r2
 8004508:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	2b01      	cmp	r3, #1
 800451a:	f040 815c 	bne.w	80047d6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d132      	bne.n	800458c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	015a      	lsls	r2, r3, #5
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	4413      	add	r3, r2
 800452e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	0151      	lsls	r1, r2, #5
 8004538:	69fa      	ldr	r2, [r7, #28]
 800453a:	440a      	add	r2, r1
 800453c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004540:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004544:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004548:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	015a      	lsls	r2, r3, #5
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	4413      	add	r3, r2
 8004552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	0151      	lsls	r1, r2, #5
 800455c:	69fa      	ldr	r2, [r7, #28]
 800455e:	440a      	add	r2, r1
 8004560:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004564:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004568:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	015a      	lsls	r2, r3, #5
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	4413      	add	r3, r2
 8004572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	0151      	lsls	r1, r2, #5
 800457c:	69fa      	ldr	r2, [r7, #28]
 800457e:	440a      	add	r2, r1
 8004580:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004584:	0cdb      	lsrs	r3, r3, #19
 8004586:	04db      	lsls	r3, r3, #19
 8004588:	6113      	str	r3, [r2, #16]
 800458a:	e074      	b.n	8004676 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	015a      	lsls	r2, r3, #5
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	4413      	add	r3, r2
 8004594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	0151      	lsls	r1, r2, #5
 800459e:	69fa      	ldr	r2, [r7, #28]
 80045a0:	440a      	add	r2, r1
 80045a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045a6:	0cdb      	lsrs	r3, r3, #19
 80045a8:	04db      	lsls	r3, r3, #19
 80045aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	0151      	lsls	r1, r2, #5
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	440a      	add	r2, r1
 80045c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045c6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80045ca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80045ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045dc:	691a      	ldr	r2, [r3, #16]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	6959      	ldr	r1, [r3, #20]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	440b      	add	r3, r1
 80045e8:	1e59      	subs	r1, r3, #1
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80045f2:	04d9      	lsls	r1, r3, #19
 80045f4:	4b9d      	ldr	r3, [pc, #628]	@ (800486c <USB_EPStartXfer+0x370>)
 80045f6:	400b      	ands	r3, r1
 80045f8:	69b9      	ldr	r1, [r7, #24]
 80045fa:	0148      	lsls	r0, r1, #5
 80045fc:	69f9      	ldr	r1, [r7, #28]
 80045fe:	4401      	add	r1, r0
 8004600:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004604:	4313      	orrs	r3, r2
 8004606:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	4413      	add	r3, r2
 8004610:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004614:	691a      	ldr	r2, [r3, #16]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800461e:	69b9      	ldr	r1, [r7, #24]
 8004620:	0148      	lsls	r0, r1, #5
 8004622:	69f9      	ldr	r1, [r7, #28]
 8004624:	4401      	add	r1, r0
 8004626:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800462a:	4313      	orrs	r3, r2
 800462c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	78db      	ldrb	r3, [r3, #3]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d11f      	bne.n	8004676 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	4413      	add	r3, r2
 800463e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	0151      	lsls	r1, r2, #5
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	440a      	add	r2, r1
 800464c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004650:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004654:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	015a      	lsls	r2, r3, #5
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	4413      	add	r3, r2
 800465e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	0151      	lsls	r1, r2, #5
 8004668:	69fa      	ldr	r2, [r7, #28]
 800466a:	440a      	add	r2, r1
 800466c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004670:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004674:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d14b      	bne.n	8004714 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d009      	beq.n	8004698 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	015a      	lsls	r2, r3, #5
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	4413      	add	r3, r2
 800468c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004690:	461a      	mov	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	78db      	ldrb	r3, [r3, #3]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d128      	bne.n	80046f2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d110      	bne.n	80046d2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	0151      	lsls	r1, r2, #5
 80046c2:	69fa      	ldr	r2, [r7, #28]
 80046c4:	440a      	add	r2, r1
 80046c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80046ce:	6013      	str	r3, [r2, #0]
 80046d0:	e00f      	b.n	80046f2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	0151      	lsls	r1, r2, #5
 80046e4:	69fa      	ldr	r2, [r7, #28]
 80046e6:	440a      	add	r2, r1
 80046e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046f0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	015a      	lsls	r2, r3, #5
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	4413      	add	r3, r2
 80046fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	0151      	lsls	r1, r2, #5
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	440a      	add	r2, r1
 8004708:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800470c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	e12f      	b.n	8004974 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	0151      	lsls	r1, r2, #5
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	440a      	add	r2, r1
 800472a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800472e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004732:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	78db      	ldrb	r3, [r3, #3]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d015      	beq.n	8004768 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8117 	beq.w	8004974 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	f003 030f 	and.w	r3, r3, #15
 8004756:	2101      	movs	r1, #1
 8004758:	fa01 f303 	lsl.w	r3, r1, r3
 800475c:	69f9      	ldr	r1, [r7, #28]
 800475e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004762:	4313      	orrs	r3, r2
 8004764:	634b      	str	r3, [r1, #52]	@ 0x34
 8004766:	e105      	b.n	8004974 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	2b00      	cmp	r3, #0
 8004776:	d110      	bne.n	800479a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	015a      	lsls	r2, r3, #5
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	4413      	add	r3, r2
 8004780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	0151      	lsls	r1, r2, #5
 800478a:	69fa      	ldr	r2, [r7, #28]
 800478c:	440a      	add	r2, r1
 800478e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004792:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004796:	6013      	str	r3, [r2, #0]
 8004798:	e00f      	b.n	80047ba <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	0151      	lsls	r1, r2, #5
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	440a      	add	r2, r1
 80047b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047b8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	68d9      	ldr	r1, [r3, #12]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	781a      	ldrb	r2, [r3, #0]
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	b298      	uxth	r0, r3
 80047c8:	79fb      	ldrb	r3, [r7, #7]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	4603      	mov	r3, r0
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fa2b 	bl	8004c2a <USB_WritePacket>
 80047d4:	e0ce      	b.n	8004974 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	0151      	lsls	r1, r2, #5
 80047e8:	69fa      	ldr	r2, [r7, #28]
 80047ea:	440a      	add	r2, r1
 80047ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047f0:	0cdb      	lsrs	r3, r3, #19
 80047f2:	04db      	lsls	r3, r3, #19
 80047f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	0151      	lsls	r1, r2, #5
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	440a      	add	r2, r1
 800480c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004810:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004814:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004818:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d126      	bne.n	8004870 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	015a      	lsls	r2, r3, #5
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	4413      	add	r3, r2
 800482a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800482e:	691a      	ldr	r2, [r3, #16]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004838:	69b9      	ldr	r1, [r7, #24]
 800483a:	0148      	lsls	r0, r1, #5
 800483c:	69f9      	ldr	r1, [r7, #28]
 800483e:	4401      	add	r1, r0
 8004840:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004844:	4313      	orrs	r3, r2
 8004846:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	015a      	lsls	r2, r3, #5
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	4413      	add	r3, r2
 8004850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	0151      	lsls	r1, r2, #5
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	440a      	add	r2, r1
 800485e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004862:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004866:	6113      	str	r3, [r2, #16]
 8004868:	e036      	b.n	80048d8 <USB_EPStartXfer+0x3dc>
 800486a:	bf00      	nop
 800486c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	695a      	ldr	r2, [r3, #20]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	4413      	add	r3, r2
 800487a:	1e5a      	subs	r2, r3, #1
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	015a      	lsls	r2, r3, #5
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	8afb      	ldrh	r3, [r7, #22]
 8004896:	04d9      	lsls	r1, r3, #19
 8004898:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <USB_EPStartXfer+0x484>)
 800489a:	400b      	ands	r3, r1
 800489c:	69b9      	ldr	r1, [r7, #24]
 800489e:	0148      	lsls	r0, r1, #5
 80048a0:	69f9      	ldr	r1, [r7, #28]
 80048a2:	4401      	add	r1, r0
 80048a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80048a8:	4313      	orrs	r3, r2
 80048aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	015a      	lsls	r2, r3, #5
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	4413      	add	r3, r2
 80048b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b8:	691a      	ldr	r2, [r3, #16]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	8af9      	ldrh	r1, [r7, #22]
 80048c0:	fb01 f303 	mul.w	r3, r1, r3
 80048c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048c8:	69b9      	ldr	r1, [r7, #24]
 80048ca:	0148      	lsls	r0, r1, #5
 80048cc:	69f9      	ldr	r1, [r7, #28]
 80048ce:	4401      	add	r1, r0
 80048d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80048d4:	4313      	orrs	r3, r2
 80048d6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80048d8:	79fb      	ldrb	r3, [r7, #7]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d10d      	bne.n	80048fa <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d009      	beq.n	80048fa <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	68d9      	ldr	r1, [r3, #12]
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	015a      	lsls	r2, r3, #5
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	4413      	add	r3, r2
 80048f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f6:	460a      	mov	r2, r1
 80048f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	78db      	ldrb	r3, [r3, #3]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d128      	bne.n	8004954 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800490e:	2b00      	cmp	r3, #0
 8004910:	d110      	bne.n	8004934 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	4413      	add	r3, r2
 800491a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	0151      	lsls	r1, r2, #5
 8004924:	69fa      	ldr	r2, [r7, #28]
 8004926:	440a      	add	r2, r1
 8004928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800492c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	e00f      	b.n	8004954 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	015a      	lsls	r2, r3, #5
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	4413      	add	r3, r2
 800493c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	0151      	lsls	r1, r2, #5
 8004946:	69fa      	ldr	r2, [r7, #28]
 8004948:	440a      	add	r2, r1
 800494a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800494e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004952:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	4413      	add	r3, r2
 800495c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	0151      	lsls	r1, r2, #5
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	440a      	add	r2, r1
 800496a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800496e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004972:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	1ff80000 	.word	0x1ff80000

08004984 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	4613      	mov	r3, r2
 8004990:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	785b      	ldrb	r3, [r3, #1]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	f040 80cd 	bne.w	8004b40 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d132      	bne.n	8004a14 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	0151      	lsls	r1, r2, #5
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	440a      	add	r2, r1
 80049c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049c8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80049cc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80049d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	0151      	lsls	r1, r2, #5
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	440a      	add	r2, r1
 80049e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80049f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	015a      	lsls	r2, r3, #5
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	4413      	add	r3, r2
 80049fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	0151      	lsls	r1, r2, #5
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	440a      	add	r2, r1
 8004a08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a0c:	0cdb      	lsrs	r3, r3, #19
 8004a0e:	04db      	lsls	r3, r3, #19
 8004a10:	6113      	str	r3, [r2, #16]
 8004a12:	e04e      	b.n	8004ab2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	0151      	lsls	r1, r2, #5
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	440a      	add	r2, r1
 8004a2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a2e:	0cdb      	lsrs	r3, r3, #19
 8004a30:	04db      	lsls	r3, r3, #19
 8004a32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	0151      	lsls	r1, r2, #5
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	440a      	add	r2, r1
 8004a4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a4e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004a52:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004a56:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d903      	bls.n	8004a6c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	0151      	lsls	r1, r2, #5
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	440a      	add	r2, r1
 8004a82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a8a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	015a      	lsls	r2, r3, #5
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	4413      	add	r3, r2
 8004a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aa2:	6939      	ldr	r1, [r7, #16]
 8004aa4:	0148      	lsls	r0, r1, #5
 8004aa6:	6979      	ldr	r1, [r7, #20]
 8004aa8:	4401      	add	r1, r0
 8004aaa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d11e      	bne.n	8004af6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d009      	beq.n	8004ad4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004acc:	461a      	mov	r2, r3
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	0151      	lsls	r1, r2, #5
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	440a      	add	r2, r1
 8004aea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004aee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004af2:	6013      	str	r3, [r2, #0]
 8004af4:	e092      	b.n	8004c1c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	0151      	lsls	r1, r2, #5
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	440a      	add	r2, r1
 8004b0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004b14:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d07e      	beq.n	8004c1c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	2101      	movs	r1, #1
 8004b30:	fa01 f303 	lsl.w	r3, r1, r3
 8004b34:	6979      	ldr	r1, [r7, #20]
 8004b36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	634b      	str	r3, [r1, #52]	@ 0x34
 8004b3e:	e06d      	b.n	8004c1c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	0151      	lsls	r1, r2, #5
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	440a      	add	r2, r1
 8004b56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b5a:	0cdb      	lsrs	r3, r3, #19
 8004b5c:	04db      	lsls	r3, r3, #19
 8004b5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	0151      	lsls	r1, r2, #5
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	440a      	add	r2, r1
 8004b76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b7a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004b7e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004b82:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d003      	beq.n	8004b94 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	689a      	ldr	r2, [r3, #8]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	0151      	lsls	r1, r2, #5
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	440a      	add	r2, r1
 8004baa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004bae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bb2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc0:	691a      	ldr	r2, [r3, #16]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bca:	6939      	ldr	r1, [r7, #16]
 8004bcc:	0148      	lsls	r0, r1, #5
 8004bce:	6979      	ldr	r1, [r7, #20]
 8004bd0:	4401      	add	r1, r0
 8004bd2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d10d      	bne.n	8004bfc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d009      	beq.n	8004bfc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	68d9      	ldr	r1, [r3, #12]
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bf8:	460a      	mov	r2, r1
 8004bfa:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	0151      	lsls	r1, r2, #5
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	440a      	add	r2, r1
 8004c12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c16:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b089      	sub	sp, #36	@ 0x24
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	4611      	mov	r1, r2
 8004c36:	461a      	mov	r2, r3
 8004c38:	460b      	mov	r3, r1
 8004c3a:	71fb      	strb	r3, [r7, #7]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8004c48:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d11a      	bne.n	8004c86 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004c50:	88bb      	ldrh	r3, [r7, #4]
 8004c52:	3303      	adds	r3, #3
 8004c54:	089b      	lsrs	r3, r3, #2
 8004c56:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
 8004c5c:	e00f      	b.n	8004c7e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004c5e:	79fb      	ldrb	r3, [r7, #7]
 8004c60:	031a      	lsls	r2, r3, #12
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	4413      	add	r3, r2
 8004c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	3304      	adds	r3, #4
 8004c76:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	61bb      	str	r3, [r7, #24]
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d3eb      	bcc.n	8004c5e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3724      	adds	r7, #36	@ 0x24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b089      	sub	sp, #36	@ 0x24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004caa:	88fb      	ldrh	r3, [r7, #6]
 8004cac:	3303      	adds	r3, #3
 8004cae:	089b      	lsrs	r3, r3, #2
 8004cb0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
 8004cb6:	e00b      	b.n	8004cd0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	601a      	str	r2, [r3, #0]
    pDest++;
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	61bb      	str	r3, [r7, #24]
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d3ef      	bcc.n	8004cb8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8004cd8:	69fb      	ldr	r3, [r7, #28]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3724      	adds	r7, #36	@ 0x24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b085      	sub	sp, #20
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
 8004cee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	785b      	ldrb	r3, [r3, #1]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d12c      	bne.n	8004d5c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	db12      	blt.n	8004d3a <USB_EPSetStall+0x54>
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00f      	beq.n	8004d3a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	015a      	lsls	r2, r3, #5
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4413      	add	r3, r2
 8004d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	0151      	lsls	r1, r2, #5
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	440a      	add	r2, r1
 8004d30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d34:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d38:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	e02b      	b.n	8004db4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	db12      	blt.n	8004d94 <USB_EPSetStall+0xae>
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00f      	beq.n	8004d94 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	0151      	lsls	r1, r2, #5
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	440a      	add	r2, r1
 8004d8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d92:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	0151      	lsls	r1, r2, #5
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	440a      	add	r2, r1
 8004daa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004db2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b085      	sub	sp, #20
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	785b      	ldrb	r3, [r3, #1]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d128      	bne.n	8004e30 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	0151      	lsls	r1, r2, #5
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	440a      	add	r2, r1
 8004df4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004df8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004dfc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	78db      	ldrb	r3, [r3, #3]
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d003      	beq.n	8004e0e <USB_EPClearStall+0x4c>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	78db      	ldrb	r3, [r3, #3]
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d138      	bne.n	8004e80 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	0151      	lsls	r1, r2, #5
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	440a      	add	r2, r1
 8004e24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	e027      	b.n	8004e80 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	0151      	lsls	r1, r2, #5
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	440a      	add	r2, r1
 8004e46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	78db      	ldrb	r3, [r3, #3]
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d003      	beq.n	8004e60 <USB_EPClearStall+0x9e>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	78db      	ldrb	r3, [r3, #3]
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d10f      	bne.n	8004e80 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	015a      	lsls	r2, r3, #5
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	0151      	lsls	r1, r2, #5
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	440a      	add	r2, r1
 8004e76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e7e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b085      	sub	sp, #20
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	460b      	mov	r3, r1
 8004e98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004eac:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004eb0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	78fb      	ldrb	r3, [r7, #3]
 8004ebc:	011b      	lsls	r3, r3, #4
 8004ebe:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004ec2:	68f9      	ldr	r1, [r7, #12]
 8004ec4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ef4:	f023 0302 	bic.w	r3, r3, #2
 8004ef8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8004efa:	2003      	movs	r0, #3
 8004efc:	f7fb fe24 	bl	8000b48 <HAL_Delay>

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f24:	f043 0302 	orr.w	r3, r3, #2
 8004f28:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8004f2a:	2003      	movs	r0, #3
 8004f2c:	f7fb fe0c 	bl	8000b48 <HAL_Delay>

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b085      	sub	sp, #20
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004f52:	68fb      	ldr	r3, [r7, #12]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3714      	adds	r7, #20
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	4013      	ands	r3, r2
 8004f82:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	0c1b      	lsrs	r3, r3, #16
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	b29b      	uxth	r3, r3
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	015a      	lsls	r2, r3, #5
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	4413      	add	r3, r2
 8004fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004ff6:	68bb      	ldr	r3, [r7, #8]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	460b      	mov	r3, r1
 800500e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005026:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005028:	78fb      	ldrb	r3, [r7, #3]
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	fa22 f303 	lsr.w	r3, r2, r3
 8005034:	01db      	lsls	r3, r3, #7
 8005036:	b2db      	uxtb	r3, r3
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	015a      	lsls	r2, r3, #5
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	4413      	add	r3, r2
 8005046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	4013      	ands	r3, r2
 8005050:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005052:	68bb      	ldr	r3, [r7, #8]
}
 8005054:	4618      	mov	r0, r3
 8005056:	371c      	adds	r7, #28
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	f003 0301 	and.w	r3, r3, #1
}
 8005070:	4618      	mov	r0, r3
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005096:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800509a:	f023 0307 	bic.w	r3, r3, #7
 800509e:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0306 	and.w	r3, r3, #6
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d109      	bne.n	80050c4 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050be:	f043 0303 	orr.w	r3, r3, #3
 80050c2:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
	...

080050e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	460b      	mov	r3, r1
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	333c      	adds	r3, #60	@ 0x3c
 80050fe:	3304      	adds	r3, #4
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	4a26      	ldr	r2, [pc, #152]	@ (80051a0 <USB_EP0_OutStart+0xb8>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d90a      	bls.n	8005122 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005118:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800511c:	d101      	bne.n	8005122 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	e037      	b.n	8005192 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005128:	461a      	mov	r2, r3
 800512a:	2300      	movs	r3, #0
 800512c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800513c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005140:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005150:	f043 0318 	orr.w	r3, r3, #24
 8005154:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005164:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005168:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800516a:	7afb      	ldrb	r3, [r7, #11]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d10f      	bne.n	8005190 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005176:	461a      	mov	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800518a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800518e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	371c      	adds	r7, #28
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	4f54300a 	.word	0x4f54300a

080051a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3301      	adds	r3, #1
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	4a13      	ldr	r2, [pc, #76]	@ (8005208 <USB_CoreReset+0x64>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d901      	bls.n	80051c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e01b      	b.n	80051fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	daf2      	bge.n	80051b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	f043 0201 	orr.w	r2, r3, #1
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3301      	adds	r3, #1
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4a09      	ldr	r2, [pc, #36]	@ (8005208 <USB_CoreReset+0x64>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d901      	bls.n	80051ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e006      	b.n	80051fa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	691b      	ldr	r3, [r3, #16]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d0f0      	beq.n	80051da <USB_CoreReset+0x36>

  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	00030d40 	.word	0x00030d40

0800520c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	460b      	mov	r3, r1
 8005216:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	7c1b      	ldrb	r3, [r3, #16]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d115      	bne.n	8005250 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005224:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005228:	2202      	movs	r2, #2
 800522a:	2181      	movs	r1, #129	@ 0x81
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f001 fe6c 	bl	8006f0a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005238:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800523c:	2202      	movs	r2, #2
 800523e:	2101      	movs	r1, #1
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f001 fe62 	bl	8006f0a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
 800524e:	e012      	b.n	8005276 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005250:	2340      	movs	r3, #64	@ 0x40
 8005252:	2202      	movs	r2, #2
 8005254:	2181      	movs	r1, #129	@ 0x81
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f001 fe57 	bl	8006f0a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005262:	2340      	movs	r3, #64	@ 0x40
 8005264:	2202      	movs	r2, #2
 8005266:	2101      	movs	r1, #1
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f001 fe4e 	bl	8006f0a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005276:	2308      	movs	r3, #8
 8005278:	2203      	movs	r2, #3
 800527a:	2182      	movs	r1, #130	@ 0x82
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f001 fe44 	bl	8006f0a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8005288:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800528c:	f001 ff90 	bl	80071b0 <malloc>
 8005290:	4603      	mov	r3, r0
 8005292:	461a      	mov	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

  if(pdev->pClassData == NULL)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d102      	bne.n	80052aa <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e026      	b.n	80052f8 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80052b0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2200      	movs	r2, #0
 80052c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	7c1b      	ldrb	r3, [r3, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d109      	bne.n	80052e8 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80052da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80052de:	2101      	movs	r1, #1
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f001 ff03 	bl	80070ec <USBD_LL_PrepareReceive>
 80052e6:	e007      	b.n	80052f8 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80052ee:	2340      	movs	r3, #64	@ 0x40
 80052f0:	2101      	movs	r1, #1
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f001 fefa 	bl	80070ec <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
 800530a:	460b      	mov	r3, r1
 800530c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800530e:	2300      	movs	r3, #0
 8005310:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005312:	2181      	movs	r1, #129	@ 0x81
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f001 fe1e 	bl	8006f56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005320:	2101      	movs	r1, #1
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f001 fe17 	bl	8006f56 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005330:	2182      	movs	r1, #130	@ 0x82
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f001 fe0f 	bl	8006f56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00e      	beq.n	8005366 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005358:	4618      	mov	r0, r3
 800535a:	f001 ff31 	bl	80071c0 <free>
    pdev->pClassData = NULL;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
  }

  return ret;
 8005366:	7bfb      	ldrb	r3, [r7, #15]
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005380:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005396:	2b00      	cmp	r3, #0
 8005398:	d039      	beq.n	800540e <USBD_CDC_Setup+0x9e>
 800539a:	2b20      	cmp	r3, #32
 800539c:	d17f      	bne.n	800549e <USBD_CDC_Setup+0x12e>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	88db      	ldrh	r3, [r3, #6]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d029      	beq.n	80053fa <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	b25b      	sxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	da11      	bge.n	80053d4 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 80053bc:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	88d2      	ldrh	r2, [r2, #6]
 80053c2:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80053c4:	6939      	ldr	r1, [r7, #16]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	88db      	ldrh	r3, [r3, #6]
 80053ca:	461a      	mov	r2, r3
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f001 f9a7 	bl	8006720 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 80053d2:	e06b      	b.n	80054ac <USBD_CDC_Setup+0x13c>
        hcdc->CmdOpCode = req->bRequest;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	785a      	ldrb	r2, [r3, #1]
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	88db      	ldrh	r3, [r3, #6]
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80053ea:	6939      	ldr	r1, [r7, #16]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	88db      	ldrh	r3, [r3, #6]
 80053f0:	461a      	mov	r2, r3
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f001 f9c2 	bl	800677c <USBD_CtlPrepareRx>
    break;
 80053f8:	e058      	b.n	80054ac <USBD_CDC_Setup+0x13c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	7850      	ldrb	r0, [r2, #1]
 8005406:	2200      	movs	r2, #0
 8005408:	6839      	ldr	r1, [r7, #0]
 800540a:	4798      	blx	r3
    break;
 800540c:	e04e      	b.n	80054ac <USBD_CDC_Setup+0x13c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	785b      	ldrb	r3, [r3, #1]
 8005412:	2b0b      	cmp	r3, #11
 8005414:	d02e      	beq.n	8005474 <USBD_CDC_Setup+0x104>
 8005416:	2b0b      	cmp	r3, #11
 8005418:	dc38      	bgt.n	800548c <USBD_CDC_Setup+0x11c>
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <USBD_CDC_Setup+0xb4>
 800541e:	2b0a      	cmp	r3, #10
 8005420:	d014      	beq.n	800544c <USBD_CDC_Setup+0xdc>
 8005422:	e033      	b.n	800548c <USBD_CDC_Setup+0x11c>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 800542a:	2b03      	cmp	r3, #3
 800542c:	d107      	bne.n	800543e <USBD_CDC_Setup+0xce>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800542e:	f107 030c 	add.w	r3, r7, #12
 8005432:	2202      	movs	r2, #2
 8005434:	4619      	mov	r1, r3
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f001 f972 	bl	8006720 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800543c:	e02e      	b.n	800549c <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800543e:	6839      	ldr	r1, [r7, #0]
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f001 f902 	bl	800664a <USBD_CtlError>
			  ret = USBD_FAIL;
 8005446:	2302      	movs	r3, #2
 8005448:	75fb      	strb	r3, [r7, #23]
      break;
 800544a:	e027      	b.n	800549c <USBD_CDC_Setup+0x12c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005452:	2b03      	cmp	r3, #3
 8005454:	d107      	bne.n	8005466 <USBD_CDC_Setup+0xf6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 8005456:	f107 030f 	add.w	r3, r7, #15
 800545a:	2201      	movs	r2, #1
 800545c:	4619      	mov	r1, r3
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f001 f95e 	bl	8006720 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 8005464:	e01a      	b.n	800549c <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 8005466:	6839      	ldr	r1, [r7, #0]
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f001 f8ee 	bl	800664a <USBD_CtlError>
			  ret = USBD_FAIL;
 800546e:	2302      	movs	r3, #2
 8005470:	75fb      	strb	r3, [r7, #23]
      break;
 8005472:	e013      	b.n	800549c <USBD_CDC_Setup+0x12c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 800547a:	2b03      	cmp	r3, #3
 800547c:	d00d      	beq.n	800549a <USBD_CDC_Setup+0x12a>
      {
        USBD_CtlError (pdev, req);
 800547e:	6839      	ldr	r1, [r7, #0]
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 f8e2 	bl	800664a <USBD_CtlError>
			  ret = USBD_FAIL;
 8005486:	2302      	movs	r3, #2
 8005488:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800548a:	e006      	b.n	800549a <USBD_CDC_Setup+0x12a>

    default:
      USBD_CtlError (pdev, req);
 800548c:	6839      	ldr	r1, [r7, #0]
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f001 f8db 	bl	800664a <USBD_CtlError>
      ret = USBD_FAIL;
 8005494:	2302      	movs	r3, #2
 8005496:	75fb      	strb	r3, [r7, #23]
      break;
 8005498:	e000      	b.n	800549c <USBD_CDC_Setup+0x12c>
      break;
 800549a:	bf00      	nop
    }
    break;
 800549c:	e006      	b.n	80054ac <USBD_CDC_Setup+0x13c>

  default:
    USBD_CtlError (pdev, req);
 800549e:	6839      	ldr	r1, [r7, #0]
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f001 f8d2 	bl	800664a <USBD_CtlError>
    ret = USBD_FAIL;
 80054a6:	2302      	movs	r3, #2
 80054a8:	75fb      	strb	r3, [r7, #23]
    break;
 80054aa:	bf00      	nop
  }

  return ret;
 80054ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3718      	adds	r7, #24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	460b      	mov	r3, r1
 80054c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80054c8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 80054d0:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d03a      	beq.n	8005552 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80054dc:	78fa      	ldrb	r2, [r7, #3]
 80054de:	6879      	ldr	r1, [r7, #4]
 80054e0:	4613      	mov	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4413      	add	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	440b      	add	r3, r1
 80054ea:	331c      	adds	r3, #28
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d029      	beq.n	8005546 <USBD_CDC_DataIn+0x90>
 80054f2:	78fa      	ldrb	r2, [r7, #3]
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	4613      	mov	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4413      	add	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	331c      	adds	r3, #28
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	78f9      	ldrb	r1, [r7, #3]
 8005506:	68b8      	ldr	r0, [r7, #8]
 8005508:	460b      	mov	r3, r1
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	1a5b      	subs	r3, r3, r1
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4403      	add	r3, r0
 8005512:	3344      	adds	r3, #68	@ 0x44
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	fbb2 f1f3 	udiv	r1, r2, r3
 800551a:	fb01 f303 	mul.w	r3, r1, r3
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b00      	cmp	r3, #0
 8005522:	d110      	bne.n	8005546 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005524:	78fa      	ldrb	r2, [r7, #3]
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	4613      	mov	r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	331c      	adds	r3, #28
 8005534:	2200      	movs	r2, #0
 8005536:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8005538:	78f9      	ldrb	r1, [r7, #3]
 800553a:	2300      	movs	r3, #0
 800553c:	2200      	movs	r2, #0
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f001 fdb1 	bl	80070a6 <USBD_LL_Transmit>
 8005544:	e003      	b.n	800554e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	e000      	b.n	8005554 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8005552:	2302      	movs	r3, #2
  }
}
 8005554:	4618      	mov	r0, r3
 8005556:	3710      	adds	r7, #16
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	460b      	mov	r3, r1
 8005566:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 800556e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	4619      	mov	r1, r3
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f001 fddc 	bl	8007132 <USBD_LL_GetRxDataSize>
 800557a:	4602      	mov	r2, r0
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00d      	beq.n	80055a8 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80055a0:	4611      	mov	r1, r2
 80055a2:	4798      	blx	r3

    return USBD_OK;
 80055a4:	2300      	movs	r3, #0
 80055a6:	e000      	b.n	80055aa <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80055a8:	2302      	movs	r3, #2
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b084      	sub	sp, #16
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80055c0:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d014      	beq.n	80055f6 <USBD_CDC_EP0_RxReady+0x44>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80055d2:	2bff      	cmp	r3, #255	@ 0xff
 80055d4:	d00f      	beq.n	80055f6 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80055e4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80055ec:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	22ff      	movs	r2, #255	@ 0xff
 80055f2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2243      	movs	r2, #67	@ 0x43
 800560c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800560e:	4b03      	ldr	r3, [pc, #12]	@ (800561c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005610:	4618      	mov	r0, r3
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	20000094 	.word	0x20000094

08005620 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2243      	movs	r2, #67	@ 0x43
 800562c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800562e:	4b03      	ldr	r3, [pc, #12]	@ (800563c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005630:	4618      	mov	r0, r3
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	20000050 	.word	0x20000050

08005640 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2243      	movs	r2, #67	@ 0x43
 800564c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800564e:	4b03      	ldr	r3, [pc, #12]	@ (800565c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005650:	4618      	mov	r0, r3
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	200000d8 	.word	0x200000d8

08005660 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	220a      	movs	r2, #10
 800566c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800566e:	4b03      	ldr	r3, [pc, #12]	@ (800567c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	2000000c 	.word	0x2000000c

08005680 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800568a:	2302      	movs	r3, #2
 800568c:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
    ret = USBD_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b087      	sub	sp, #28
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	4613      	mov	r3, r2
 80056ba:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80056c2:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80056cc:	88fa      	ldrh	r2, [r7, #6]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b085      	sub	sp, #20
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
 80056ea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 80056f2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b084      	sub	sp, #16
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005718:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005720:	2b00      	cmp	r3, #0
 8005722:	d017      	beq.n	8005754 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	7c1b      	ldrb	r3, [r3, #16]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d109      	bne.n	8005740 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005732:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005736:	2101      	movs	r1, #1
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f001 fcd7 	bl	80070ec <USBD_LL_PrepareReceive>
 800573e:	e007      	b.n	8005750 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005746:	2340      	movs	r3, #64	@ 0x40
 8005748:	2101      	movs	r1, #1
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f001 fcce 	bl	80070ec <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005750:	2300      	movs	r3, #0
 8005752:	e000      	b.n	8005756 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005754:	2302      	movs	r3, #2
  }
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b084      	sub	sp, #16
 8005762:	af00      	add	r7, sp, #0
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	4613      	mov	r3, r2
 800576a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005772:	2302      	movs	r3, #2
 8005774:	e01a      	b.n	80057ac <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800577c:	2b00      	cmp	r3, #0
 800577e:	d003      	beq.n	8005788 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
  pdev->id = id;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	79fa      	ldrb	r2, [r7, #7]
 80057a2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f001 fb49 	bl	8006e3c <USBD_LL_Init>

  return USBD_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d006      	beq.n	80057d6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
    status = USBD_OK;
 80057d0:	2300      	movs	r3, #0
 80057d2:	73fb      	strb	r3, [r7, #15]
 80057d4:	e001      	b.n	80057da <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80057d6:	2302      	movs	r3, #2
 80057d8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80057da:	7bfb      	ldrb	r3, [r7, #15]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f001 fb6f 	bl	8006ed4 <USBD_LL_Start>

  return USBD_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	460b      	mov	r3, r1
 8005820:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8005822:	2302      	movs	r3, #2
 8005824:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00c      	beq.n	800584a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	4611      	mov	r1, r2
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	4798      	blx	r3
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005846:	2300      	movs	r3, #0
 8005848:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800584a:	7bfb      	ldrb	r3, [r7, #15]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	78fa      	ldrb	r2, [r7, #3]
 800586a:	4611      	mov	r1, r2
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	4798      	blx	r3
  return USBD_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b082      	sub	sp, #8
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
 8005882:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800588a:	6839      	ldr	r1, [r7, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f000 fea2 	bl	80065d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8b3 3286 	ldrh.w	r3, [r3, #646]	@ 0x286
 80058a0:	461a      	mov	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3280 	ldrb.w	r3, [r3, #640]	@ 0x280
 80058ae:	f003 031f 	and.w	r3, r3, #31
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d016      	beq.n	80058e4 <USBD_LL_SetupStage+0x6a>
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d81c      	bhi.n	80058f4 <USBD_LL_SetupStage+0x7a>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <USBD_LL_SetupStage+0x4a>
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d008      	beq.n	80058d4 <USBD_LL_SetupStage+0x5a>
 80058c2:	e017      	b.n	80058f4 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 fa05 	bl	8005cdc <USBD_StdDevReq>
    break;
 80058d2:	e01a      	b.n	800590a <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80058da:	4619      	mov	r1, r3
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 fa67 	bl	8005db0 <USBD_StdItfReq>
    break;
 80058e2:	e012      	b.n	800590a <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80058ea:	4619      	mov	r1, r3
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 faa7 	bl	8005e40 <USBD_StdEPReq>
    break;
 80058f2:	e00a      	b.n	800590a <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 3280 	ldrb.w	r3, [r3, #640]	@ 0x280
 80058fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	4619      	mov	r1, r3
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f001 fb46 	bl	8006f94 <USBD_LL_StallEP>
    break;
 8005908:	bf00      	nop
  }

  return USBD_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	460b      	mov	r3, r1
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8005922:	7afb      	ldrb	r3, [r7, #11]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d14b      	bne.n	80059c0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800592e:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8005936:	2b03      	cmp	r3, #3
 8005938:	d134      	bne.n	80059a4 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	429a      	cmp	r2, r3
 8005944:	d919      	bls.n	800597a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	1ad2      	subs	r2, r2, r3
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	68da      	ldr	r2, [r3, #12]
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800595c:	429a      	cmp	r2, r3
 800595e:	d203      	bcs.n	8005968 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 8005964:	b29b      	uxth	r3, r3
 8005966:	e002      	b.n	800596e <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800596c:	b29b      	uxth	r3, r3
 800596e:	461a      	mov	r2, r3
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 ff20 	bl	80067b8 <USBD_CtlContinueRx>
 8005978:	e038      	b.n	80059ec <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00a      	beq.n	800599c <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800598c:	2b03      	cmp	r3, #3
 800598e:	d105      	bne.n	800599c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 ff1d 	bl	80067dc <USBD_CtlSendStatus>
 80059a2:	e023      	b.n	80059ec <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 80059aa:	2b05      	cmp	r3, #5
 80059ac:	d11e      	bne.n	80059ec <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
        USBD_LL_StallEP(pdev, 0U);
 80059b6:	2100      	movs	r1, #0
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f001 faeb 	bl	8006f94 <USBD_LL_StallEP>
 80059be:	e015      	b.n	80059ec <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 80059d2:	2b03      	cmp	r3, #3
 80059d4:	d108      	bne.n	80059e8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	7afa      	ldrb	r2, [r7, #11]
 80059e0:	4611      	mov	r1, r2
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	4798      	blx	r3
 80059e6:	e001      	b.n	80059ec <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80059e8:	2302      	movs	r3, #2
 80059ea:	e000      	b.n	80059ee <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b086      	sub	sp, #24
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	60f8      	str	r0, [r7, #12]
 80059fe:	460b      	mov	r3, r1
 8005a00:	607a      	str	r2, [r7, #4]
 8005a02:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8005a04:	7afb      	ldrb	r3, [r7, #11]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d17f      	bne.n	8005b0a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3314      	adds	r3, #20
 8005a0e:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d15c      	bne.n	8005ad4 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d915      	bls.n	8005a52 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	1ad2      	subs	r2, r2, r3
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fe8a 	bl	8006758 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8005a44:	2300      	movs	r3, #0
 8005a46:	2200      	movs	r2, #0
 8005a48:	2100      	movs	r1, #0
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f001 fb4e 	bl	80070ec <USBD_LL_PrepareReceive>
 8005a50:	e04e      	b.n	8005af0 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	6912      	ldr	r2, [r2, #16]
 8005a5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a5e:	fb01 f202 	mul.w	r2, r1, r2
 8005a62:	1a9b      	subs	r3, r3, r2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d11c      	bne.n	8005aa2 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d316      	bcc.n	8005aa2 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	689a      	ldr	r2, [r3, #8]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
           (pep->total_length >= pep->maxpacket) &&
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d20f      	bcs.n	8005aa2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005a82:	2200      	movs	r2, #0
 8005a84:	2100      	movs	r1, #0
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 fe66 	bl	8006758 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8005a94:	2300      	movs	r3, #0
 8005a96:	2200      	movs	r2, #0
 8005a98:	2100      	movs	r1, #0
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f001 fb26 	bl	80070ec <USBD_LL_PrepareReceive>
 8005aa0:	e026      	b.n	8005af0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d105      	bne.n	8005ac4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005ac4:	2180      	movs	r1, #128	@ 0x80
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f001 fa64 	bl	8006f94 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f000 fe98 	bl	8006802 <USBD_CtlReceiveStatus>
 8005ad2:	e00d      	b.n	8005af0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	d004      	beq.n	8005ae8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d103      	bne.n	8005af0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005ae8:	2180      	movs	r1, #128	@ 0x80
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f001 fa52 	bl	8006f94 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f893 3278 	ldrb.w	r3, [r3, #632]	@ 0x278
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d11d      	bne.n	8005b36 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f7ff fe80 	bl	8005800 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
 8005b08:	e015      	b.n	8005b36 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00d      	beq.n	8005b32 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d108      	bne.n	8005b32 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005b26:	695b      	ldr	r3, [r3, #20]
 8005b28:	7afa      	ldrb	r2, [r7, #11]
 8005b2a:	4611      	mov	r1, r2
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	4798      	blx	r3
 8005b30:	e001      	b.n	8005b36 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005b32:	2302      	movs	r3, #2
 8005b34:	e000      	b.n	8005b38 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3718      	adds	r7, #24
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005b48:	2340      	movs	r3, #64	@ 0x40
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f001 f9db 	bl	8006f0a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2240      	movs	r2, #64	@ 0x40
 8005b60:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005b64:	2340      	movs	r3, #64	@ 0x40
 8005b66:	2200      	movs	r2, #0
 8005b68:	2180      	movs	r1, #128	@ 0x80
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f001 f9cd 	bl	8006f0a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2240      	movs	r2, #64	@ 0x40
 8005b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  pdev->dev_config= 0U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c

  if (pdev->pClassData)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f8d3 3290 	ldr.w	r3, [r3, #656]	@ 0x290
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d009      	beq.n	8005bb8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	6852      	ldr	r2, [r2, #4]
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	4611      	mov	r1, r2
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	4798      	blx	r3
  }

  return USBD_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
 8005bca:	460b      	mov	r3, r1
 8005bcc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	78fa      	ldrb	r2, [r7, #3]
 8005bd2:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 2274 	ldrb.w	r2, [r3, #628]	@ 0x274
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f883 2275 	strb.w	r2, [r3, #629]	@ 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2204      	movs	r2, #4
 8005bfa:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
  return USBD_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 2275 	ldrb.w	r2, [r3, #629]	@ 0x275
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
  return USBD_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b082      	sub	sp, #8
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d10b      	bne.n	8005c58 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005c46:	69db      	ldr	r3, [r3, #28]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	460b      	mov	r3, r1
 8005c86:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6852      	ldr	r2, [r2, #4]
 8005cc8:	b2d2      	uxtb	r2, r2
 8005cca:	4611      	mov	r1, r2
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	4798      	blx	r3

  return USBD_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3708      	adds	r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
	...

08005cdc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d005      	beq.n	8005d02 <USBD_StdDevReq+0x26>
 8005cf6:	2b40      	cmp	r3, #64	@ 0x40
 8005cf8:	d84f      	bhi.n	8005d9a <USBD_StdDevReq+0xbe>
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <USBD_StdDevReq+0x36>
 8005cfe:	2b20      	cmp	r3, #32
 8005d00:	d14b      	bne.n	8005d9a <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	6839      	ldr	r1, [r7, #0]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	4798      	blx	r3
    break;
 8005d10:	e048      	b.n	8005da4 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	785b      	ldrb	r3, [r3, #1]
 8005d16:	2b09      	cmp	r3, #9
 8005d18:	d839      	bhi.n	8005d8e <USBD_StdDevReq+0xb2>
 8005d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d20 <USBD_StdDevReq+0x44>)
 8005d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d20:	08005d71 	.word	0x08005d71
 8005d24:	08005d85 	.word	0x08005d85
 8005d28:	08005d8f 	.word	0x08005d8f
 8005d2c:	08005d7b 	.word	0x08005d7b
 8005d30:	08005d8f 	.word	0x08005d8f
 8005d34:	08005d53 	.word	0x08005d53
 8005d38:	08005d49 	.word	0x08005d49
 8005d3c:	08005d8f 	.word	0x08005d8f
 8005d40:	08005d67 	.word	0x08005d67
 8005d44:	08005d5d 	.word	0x08005d5d
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 8005d48:	6839      	ldr	r1, [r7, #0]
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f9da 	bl	8006104 <USBD_GetDescriptor>
      break;
 8005d50:	e022      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 8005d52:	6839      	ldr	r1, [r7, #0]
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 facf 	bl	80062f8 <USBD_SetAddress>
      break;
 8005d5a:	e01d      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 8005d5c:	6839      	ldr	r1, [r7, #0]
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fb0e 	bl	8006380 <USBD_SetConfig>
      break;
 8005d64:	e018      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 8005d66:	6839      	ldr	r1, [r7, #0]
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 fb97 	bl	800649c <USBD_GetConfig>
      break;
 8005d6e:	e013      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 8005d70:	6839      	ldr	r1, [r7, #0]
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 fbc7 	bl	8006506 <USBD_GetStatus>
      break;
 8005d78:	e00e      	b.n	8005d98 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 8005d7a:	6839      	ldr	r1, [r7, #0]
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 fbf5 	bl	800656c <USBD_SetFeature>
      break;
 8005d82:	e009      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 8005d84:	6839      	ldr	r1, [r7, #0]
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fc04 	bl	8006594 <USBD_ClrFeature>
      break;
 8005d8c:	e004      	b.n	8005d98 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 8005d8e:	6839      	ldr	r1, [r7, #0]
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 fc5a 	bl	800664a <USBD_CtlError>
      break;
 8005d96:	bf00      	nop
    }
    break;
 8005d98:	e004      	b.n	8005da4 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 8005d9a:	6839      	ldr	r1, [r7, #0]
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fc54 	bl	800664a <USBD_CtlError>
    break;
 8005da2:	bf00      	nop
  }

  return ret;
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop

08005db0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005dc6:	2b40      	cmp	r3, #64	@ 0x40
 8005dc8:	d005      	beq.n	8005dd6 <USBD_StdItfReq+0x26>
 8005dca:	2b40      	cmp	r3, #64	@ 0x40
 8005dcc:	d82e      	bhi.n	8005e2c <USBD_StdItfReq+0x7c>
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <USBD_StdItfReq+0x26>
 8005dd2:	2b20      	cmp	r3, #32
 8005dd4:	d12a      	bne.n	8005e2c <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d81d      	bhi.n	8005e1e <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	889b      	ldrh	r3, [r3, #4]
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d813      	bhi.n	8005e14 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	6839      	ldr	r1, [r7, #0]
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	4798      	blx	r3
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	88db      	ldrh	r3, [r3, #6]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d110      	bne.n	8005e28 <USBD_StdItfReq+0x78>
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10d      	bne.n	8005e28 <USBD_StdItfReq+0x78>
        {
          USBD_CtlSendStatus(pdev);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 fce5 	bl	80067dc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8005e12:	e009      	b.n	8005e28 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 8005e14:	6839      	ldr	r1, [r7, #0]
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fc17 	bl	800664a <USBD_CtlError>
      break;
 8005e1c:	e004      	b.n	8005e28 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 8005e1e:	6839      	ldr	r1, [r7, #0]
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fc12 	bl	800664a <USBD_CtlError>
      break;
 8005e26:	e000      	b.n	8005e2a <USBD_StdItfReq+0x7a>
      break;
 8005e28:	bf00      	nop
    }
    break;
 8005e2a:	e004      	b.n	8005e36 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 8005e2c:	6839      	ldr	r1, [r7, #0]
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fc0b 	bl	800664a <USBD_CtlError>
    break;
 8005e34:	bf00      	nop
  }

  return USBD_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	889b      	ldrh	r3, [r3, #4]
 8005e52:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005e5c:	2b40      	cmp	r3, #64	@ 0x40
 8005e5e:	d007      	beq.n	8005e70 <USBD_StdEPReq+0x30>
 8005e60:	2b40      	cmp	r3, #64	@ 0x40
 8005e62:	f200 8144 	bhi.w	80060ee <USBD_StdEPReq+0x2ae>
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <USBD_StdEPReq+0x40>
 8005e6a:	2b20      	cmp	r3, #32
 8005e6c:	f040 813f 	bne.w	80060ee <USBD_StdEPReq+0x2ae>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	6839      	ldr	r1, [r7, #0]
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	4798      	blx	r3
    break;
 8005e7e:	e13b      	b.n	80060f8 <USBD_StdEPReq+0x2b8>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	d10a      	bne.n	8005ea2 <USBD_StdEPReq+0x62>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	6839      	ldr	r1, [r7, #0]
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	4798      	blx	r3
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	73fb      	strb	r3, [r7, #15]

      return ret;
 8005e9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ea0:	e12b      	b.n	80060fa <USBD_StdEPReq+0x2ba>
    }

    switch (req->bRequest)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	785b      	ldrb	r3, [r3, #1]
 8005ea6:	2b03      	cmp	r3, #3
 8005ea8:	d007      	beq.n	8005eba <USBD_StdEPReq+0x7a>
 8005eaa:	2b03      	cmp	r3, #3
 8005eac:	f300 8119 	bgt.w	80060e2 <USBD_StdEPReq+0x2a2>
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d072      	beq.n	8005f9a <USBD_StdEPReq+0x15a>
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d03a      	beq.n	8005f2e <USBD_StdEPReq+0xee>
 8005eb8:	e113      	b.n	80060e2 <USBD_StdEPReq+0x2a2>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d002      	beq.n	8005eca <USBD_StdEPReq+0x8a>
 8005ec4:	2b03      	cmp	r3, #3
 8005ec6:	d015      	beq.n	8005ef4 <USBD_StdEPReq+0xb4>
 8005ec8:	e02b      	b.n	8005f22 <USBD_StdEPReq+0xe2>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005eca:	7bbb      	ldrb	r3, [r7, #14]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00c      	beq.n	8005eea <USBD_StdEPReq+0xaa>
 8005ed0:	7bbb      	ldrb	r3, [r7, #14]
 8005ed2:	2b80      	cmp	r3, #128	@ 0x80
 8005ed4:	d009      	beq.n	8005eea <USBD_StdEPReq+0xaa>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8005ed6:	7bbb      	ldrb	r3, [r7, #14]
 8005ed8:	4619      	mov	r1, r3
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f001 f85a 	bl	8006f94 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8005ee0:	2180      	movs	r1, #128	@ 0x80
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f001 f856 	bl	8006f94 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8005ee8:	e020      	b.n	8005f2c <USBD_StdEPReq+0xec>
          USBD_CtlError(pdev, req);
 8005eea:	6839      	ldr	r1, [r7, #0]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fbac 	bl	800664a <USBD_CtlError>
        break;
 8005ef2:	e01b      	b.n	8005f2c <USBD_StdEPReq+0xec>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	885b      	ldrh	r3, [r3, #2]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10e      	bne.n	8005f1a <USBD_StdEPReq+0xda>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005efc:	7bbb      	ldrb	r3, [r7, #14]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00b      	beq.n	8005f1a <USBD_StdEPReq+0xda>
 8005f02:	7bbb      	ldrb	r3, [r7, #14]
 8005f04:	2b80      	cmp	r3, #128	@ 0x80
 8005f06:	d008      	beq.n	8005f1a <USBD_StdEPReq+0xda>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	88db      	ldrh	r3, [r3, #6]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d104      	bne.n	8005f1a <USBD_StdEPReq+0xda>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 8005f10:	7bbb      	ldrb	r3, [r7, #14]
 8005f12:	4619      	mov	r1, r3
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f001 f83d 	bl	8006f94 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 fc5e 	bl	80067dc <USBD_CtlSendStatus>

        break;
 8005f20:	e004      	b.n	8005f2c <USBD_StdEPReq+0xec>

      default:
        USBD_CtlError(pdev, req);
 8005f22:	6839      	ldr	r1, [r7, #0]
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 fb90 	bl	800664a <USBD_CtlError>
        break;
 8005f2a:	bf00      	nop
      }
      break;
 8005f2c:	e0de      	b.n	80060ec <USBD_StdEPReq+0x2ac>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d002      	beq.n	8005f3e <USBD_StdEPReq+0xfe>
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d015      	beq.n	8005f68 <USBD_StdEPReq+0x128>
 8005f3c:	e026      	b.n	8005f8c <USBD_StdEPReq+0x14c>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f3e:	7bbb      	ldrb	r3, [r7, #14]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00c      	beq.n	8005f5e <USBD_StdEPReq+0x11e>
 8005f44:	7bbb      	ldrb	r3, [r7, #14]
 8005f46:	2b80      	cmp	r3, #128	@ 0x80
 8005f48:	d009      	beq.n	8005f5e <USBD_StdEPReq+0x11e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8005f4a:	7bbb      	ldrb	r3, [r7, #14]
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f001 f820 	bl	8006f94 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 8005f54:	2180      	movs	r1, #128	@ 0x80
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f001 f81c 	bl	8006f94 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8005f5c:	e01c      	b.n	8005f98 <USBD_StdEPReq+0x158>
          USBD_CtlError(pdev, req);
 8005f5e:	6839      	ldr	r1, [r7, #0]
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 fb72 	bl	800664a <USBD_CtlError>
        break;
 8005f66:	e017      	b.n	8005f98 <USBD_StdEPReq+0x158>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	885b      	ldrh	r3, [r3, #2]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d112      	bne.n	8005f96 <USBD_StdEPReq+0x156>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8005f70:	7bbb      	ldrb	r3, [r7, #14]
 8005f72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d004      	beq.n	8005f84 <USBD_StdEPReq+0x144>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 8005f7a:	7bbb      	ldrb	r3, [r7, #14]
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f001 f827 	bl	8006fd2 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 fc29 	bl	80067dc <USBD_CtlSendStatus>
        }
        break;
 8005f8a:	e004      	b.n	8005f96 <USBD_StdEPReq+0x156>

      default:
        USBD_CtlError(pdev, req);
 8005f8c:	6839      	ldr	r1, [r7, #0]
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fb5b 	bl	800664a <USBD_CtlError>
        break;
 8005f94:	e000      	b.n	8005f98 <USBD_StdEPReq+0x158>
        break;
 8005f96:	bf00      	nop
      }
      break;
 8005f98:	e0a8      	b.n	80060ec <USBD_StdEPReq+0x2ac>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d002      	beq.n	8005faa <USBD_StdEPReq+0x16a>
 8005fa4:	2b03      	cmp	r3, #3
 8005fa6:	d031      	beq.n	800600c <USBD_StdEPReq+0x1cc>
 8005fa8:	e095      	b.n	80060d6 <USBD_StdEPReq+0x296>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005faa:	7bbb      	ldrb	r3, [r7, #14]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <USBD_StdEPReq+0x180>
 8005fb0:	7bbb      	ldrb	r3, [r7, #14]
 8005fb2:	2b80      	cmp	r3, #128	@ 0x80
 8005fb4:	d004      	beq.n	8005fc0 <USBD_StdEPReq+0x180>
        {
          USBD_CtlError(pdev, req);
 8005fb6:	6839      	ldr	r1, [r7, #0]
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 fb46 	bl	800664a <USBD_CtlError>
          break;
 8005fbe:	e08f      	b.n	80060e0 <USBD_StdEPReq+0x2a0>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005fc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	da0b      	bge.n	8005fe0 <USBD_StdEPReq+0x1a0>
 8005fc8:	7bbb      	ldrb	r3, [r7, #14]
 8005fca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fce:	4613      	mov	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	3310      	adds	r3, #16
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	4413      	add	r3, r2
 8005fdc:	3304      	adds	r3, #4
 8005fde:	e00a      	b.n	8005ff6 <USBD_StdEPReq+0x1b6>
          &pdev->ep_out[ep_addr & 0x7FU];
 8005fe0:	7bbb      	ldrb	r3, [r7, #14]
 8005fe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4413      	add	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	2202      	movs	r2, #2
 8006002:	4619      	mov	r1, r3
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f000 fb8b 	bl	8006720 <USBD_CtlSendData>
          break;
 800600a:	e069      	b.n	80060e0 <USBD_StdEPReq+0x2a0>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800600c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006010:	2b00      	cmp	r3, #0
 8006012:	da11      	bge.n	8006038 <USBD_StdEPReq+0x1f8>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006014:	7bbb      	ldrb	r3, [r7, #14]
 8006016:	f003 020f 	and.w	r2, r3, #15
 800601a:	6879      	ldr	r1, [r7, #4]
 800601c:	4613      	mov	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	4413      	add	r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	440b      	add	r3, r1
 8006026:	3318      	adds	r3, #24
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d117      	bne.n	800605e <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800602e:	6839      	ldr	r1, [r7, #0]
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fb0a 	bl	800664a <USBD_CtlError>
            break;
 8006036:	e053      	b.n	80060e0 <USBD_StdEPReq+0x2a0>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006038:	7bbb      	ldrb	r3, [r7, #14]
 800603a:	f003 020f 	and.w	r2, r3, #15
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d104      	bne.n	800605e <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 8006054:	6839      	ldr	r1, [r7, #0]
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 faf7 	bl	800664a <USBD_CtlError>
            break;
 800605c:	e040      	b.n	80060e0 <USBD_StdEPReq+0x2a0>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800605e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006062:	2b00      	cmp	r3, #0
 8006064:	da0b      	bge.n	800607e <USBD_StdEPReq+0x23e>
 8006066:	7bbb      	ldrb	r3, [r7, #14]
 8006068:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800606c:	4613      	mov	r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4413      	add	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	3310      	adds	r3, #16
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	4413      	add	r3, r2
 800607a:	3304      	adds	r3, #4
 800607c:	e00a      	b.n	8006094 <USBD_StdEPReq+0x254>
          &pdev->ep_out[ep_addr & 0x7FU];
 800607e:	7bbb      	ldrb	r3, [r7, #14]
 8006080:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8006084:	4613      	mov	r3, r2
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	4413      	add	r3, r2
 8006094:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006096:	7bbb      	ldrb	r3, [r7, #14]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d002      	beq.n	80060a2 <USBD_StdEPReq+0x262>
 800609c:	7bbb      	ldrb	r3, [r7, #14]
 800609e:	2b80      	cmp	r3, #128	@ 0x80
 80060a0:	d103      	bne.n	80060aa <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0000U;
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	e00e      	b.n	80060c8 <USBD_StdEPReq+0x288>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 80060aa:	7bbb      	ldrb	r3, [r7, #14]
 80060ac:	4619      	mov	r1, r3
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 ffae 	bl	8007010 <USBD_LL_IsStallEP>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <USBD_StdEPReq+0x282>
          {
            pep->status = 0x0001U;
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	2201      	movs	r2, #1
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	e002      	b.n	80060c8 <USBD_StdEPReq+0x288>
          }
          else
          {
            pep->status = 0x0000U;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2202      	movs	r2, #2
 80060cc:	4619      	mov	r1, r3
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fb26 	bl	8006720 <USBD_CtlSendData>
          break;
 80060d4:	e004      	b.n	80060e0 <USBD_StdEPReq+0x2a0>

      default:
        USBD_CtlError(pdev, req);
 80060d6:	6839      	ldr	r1, [r7, #0]
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 fab6 	bl	800664a <USBD_CtlError>
        break;
 80060de:	bf00      	nop
      }
      break;
 80060e0:	e004      	b.n	80060ec <USBD_StdEPReq+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 80060e2:	6839      	ldr	r1, [r7, #0]
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 fab0 	bl	800664a <USBD_CtlError>
      break;
 80060ea:	bf00      	nop
    }
    break;
 80060ec:	e004      	b.n	80060f8 <USBD_StdEPReq+0x2b8>

  default:
    USBD_CtlError(pdev, req);
 80060ee:	6839      	ldr	r1, [r7, #0]
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 faaa 	bl	800664a <USBD_CtlError>
    break;
 80060f6:	bf00      	nop
  }

  return ret;
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3710      	adds	r7, #16
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
	...

08006104 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	885b      	ldrh	r3, [r3, #2]
 8006112:	0a1b      	lsrs	r3, r3, #8
 8006114:	b29b      	uxth	r3, r3
 8006116:	3b01      	subs	r3, #1
 8006118:	2b06      	cmp	r3, #6
 800611a:	f200 80c9 	bhi.w	80062b0 <USBD_GetDescriptor+0x1ac>
 800611e:	a201      	add	r2, pc, #4	@ (adr r2, 8006124 <USBD_GetDescriptor+0x20>)
 8006120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006124:	08006141 	.word	0x08006141
 8006128:	08006159 	.word	0x08006159
 800612c:	08006199 	.word	0x08006199
 8006130:	080062b1 	.word	0x080062b1
 8006134:	080062b1 	.word	0x080062b1
 8006138:	0800625d 	.word	0x0800625d
 800613c:	08006283 	.word	0x08006283
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	7c12      	ldrb	r2, [r2, #16]
 800614c:	f107 010a 	add.w	r1, r7, #10
 8006150:	4610      	mov	r0, r2
 8006152:	4798      	blx	r3
 8006154:	60f8      	str	r0, [r7, #12]
    break;
 8006156:	e0b0      	b.n	80062ba <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	7c1b      	ldrb	r3, [r3, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d10d      	bne.n	800617c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8006166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006168:	f107 020a 	add.w	r2, r7, #10
 800616c:	4610      	mov	r0, r2
 800616e:	4798      	blx	r3
 8006170:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3301      	adds	r3, #1
 8006176:	2202      	movs	r2, #2
 8006178:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800617a:	e09e      	b.n	80062ba <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8006182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006184:	f107 020a 	add.w	r2, r7, #10
 8006188:	4610      	mov	r0, r2
 800618a:	4798      	blx	r3
 800618c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	3301      	adds	r3, #1
 8006192:	2202      	movs	r2, #2
 8006194:	701a      	strb	r2, [r3, #0]
    break;
 8006196:	e090      	b.n	80062ba <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	885b      	ldrh	r3, [r3, #2]
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b05      	cmp	r3, #5
 80061a0:	d856      	bhi.n	8006250 <USBD_GetDescriptor+0x14c>
 80061a2:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <USBD_GetDescriptor+0xa4>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061c1 	.word	0x080061c1
 80061ac:	080061d9 	.word	0x080061d9
 80061b0:	080061f1 	.word	0x080061f1
 80061b4:	08006209 	.word	0x08006209
 80061b8:	08006221 	.word	0x08006221
 80061bc:	08006239 	.word	0x08006239
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	7c12      	ldrb	r2, [r2, #16]
 80061cc:	f107 010a 	add.w	r1, r7, #10
 80061d0:	4610      	mov	r0, r2
 80061d2:	4798      	blx	r3
 80061d4:	60f8      	str	r0, [r7, #12]
      break;
 80061d6:	e040      	b.n	800625a <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	7c12      	ldrb	r2, [r2, #16]
 80061e4:	f107 010a 	add.w	r1, r7, #10
 80061e8:	4610      	mov	r0, r2
 80061ea:	4798      	blx	r3
 80061ec:	60f8      	str	r0, [r7, #12]
      break;
 80061ee:	e034      	b.n	800625a <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	7c12      	ldrb	r2, [r2, #16]
 80061fc:	f107 010a 	add.w	r1, r7, #10
 8006200:	4610      	mov	r0, r2
 8006202:	4798      	blx	r3
 8006204:	60f8      	str	r0, [r7, #12]
      break;
 8006206:	e028      	b.n	800625a <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	7c12      	ldrb	r2, [r2, #16]
 8006214:	f107 010a 	add.w	r1, r7, #10
 8006218:	4610      	mov	r0, r2
 800621a:	4798      	blx	r3
 800621c:	60f8      	str	r0, [r7, #12]
      break;
 800621e:	e01c      	b.n	800625a <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	7c12      	ldrb	r2, [r2, #16]
 800622c:	f107 010a 	add.w	r1, r7, #10
 8006230:	4610      	mov	r0, r2
 8006232:	4798      	blx	r3
 8006234:	60f8      	str	r0, [r7, #12]
      break;
 8006236:	e010      	b.n	800625a <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	7c12      	ldrb	r2, [r2, #16]
 8006244:	f107 010a 	add.w	r1, r7, #10
 8006248:	4610      	mov	r0, r2
 800624a:	4798      	blx	r3
 800624c:	60f8      	str	r0, [r7, #12]
      break;
 800624e:	e004      	b.n	800625a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 8006250:	6839      	ldr	r1, [r7, #0]
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f9f9 	bl	800664a <USBD_CtlError>
      return;
 8006258:	e04b      	b.n	80062f2 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800625a:	e02e      	b.n	80062ba <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	7c1b      	ldrb	r3, [r3, #16]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d109      	bne.n	8006278 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800626a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800626c:	f107 020a 	add.w	r2, r7, #10
 8006270:	4610      	mov	r0, r2
 8006272:	4798      	blx	r3
 8006274:	60f8      	str	r0, [r7, #12]
      break;
 8006276:	e020      	b.n	80062ba <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8006278:	6839      	ldr	r1, [r7, #0]
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 f9e5 	bl	800664a <USBD_CtlError>
      return;
 8006280:	e037      	b.n	80062f2 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	7c1b      	ldrb	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10d      	bne.n	80062a6 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8006290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006292:	f107 020a 	add.w	r2, r7, #10
 8006296:	4610      	mov	r0, r2
 8006298:	4798      	blx	r3
 800629a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	3301      	adds	r3, #1
 80062a0:	2207      	movs	r2, #7
 80062a2:	701a      	strb	r2, [r3, #0]
      break;
 80062a4:	e009      	b.n	80062ba <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80062a6:	6839      	ldr	r1, [r7, #0]
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f9ce 	bl	800664a <USBD_CtlError>
      return;
 80062ae:	e020      	b.n	80062f2 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 80062b0:	6839      	ldr	r1, [r7, #0]
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f9c9 	bl	800664a <USBD_CtlError>
    return;
 80062b8:	e01b      	b.n	80062f2 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 80062ba:	897b      	ldrh	r3, [r7, #10]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d011      	beq.n	80062e4 <USBD_GetDescriptor+0x1e0>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	88db      	ldrh	r3, [r3, #6]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00d      	beq.n	80062e4 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	88da      	ldrh	r2, [r3, #6]
 80062cc:	897b      	ldrh	r3, [r7, #10]
 80062ce:	4293      	cmp	r3, r2
 80062d0:	bf28      	it	cs
 80062d2:	4613      	movcs	r3, r2
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 80062d8:	897b      	ldrh	r3, [r7, #10]
 80062da:	461a      	mov	r2, r3
 80062dc:	68f9      	ldr	r1, [r7, #12]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fa1e 	bl	8006720 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	88db      	ldrh	r3, [r3, #6]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d102      	bne.n	80062f2 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fa75 	bl	80067dc <USBD_CtlSendStatus>
  }
}
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	889b      	ldrh	r3, [r3, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d130      	bne.n	800636c <USBD_SetAddress+0x74>
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	88db      	ldrh	r3, [r3, #6]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d12c      	bne.n	800636c <USBD_SetAddress+0x74>
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	885b      	ldrh	r3, [r3, #2]
 8006316:	2b7f      	cmp	r3, #127	@ 0x7f
 8006318:	d828      	bhi.n	800636c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	885b      	ldrh	r3, [r3, #2]
 800631e:	b2db      	uxtb	r3, r3
 8006320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006324:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 800632c:	2b03      	cmp	r3, #3
 800632e:	d104      	bne.n	800633a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 8006330:	6839      	ldr	r1, [r7, #0]
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f989 	bl	800664a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006338:	e01d      	b.n	8006376 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	7bfa      	ldrb	r2, [r7, #15]
 800633e:	f883 2276 	strb.w	r2, [r3, #630]	@ 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006342:	7bfb      	ldrb	r3, [r7, #15]
 8006344:	4619      	mov	r1, r3
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 fe8e 	bl	8007068 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fa45 	bl	80067dc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d004      	beq.n	8006362 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006360:	e009      	b.n	8006376 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800636a:	e004      	b.n	8006376 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800636c:	6839      	ldr	r1, [r7, #0]
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f96b 	bl	800664a <USBD_CtlError>
  }
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
	...

08006380 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	885b      	ldrh	r3, [r3, #2]
 800638e:	b2da      	uxtb	r2, r3
 8006390:	4b41      	ldr	r3, [pc, #260]	@ (8006498 <USBD_SetConfig+0x118>)
 8006392:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006394:	4b40      	ldr	r3, [pc, #256]	@ (8006498 <USBD_SetConfig+0x118>)
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d904      	bls.n	80063a6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800639c:	6839      	ldr	r1, [r7, #0]
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f953 	bl	800664a <USBD_CtlError>
 80063a4:	e075      	b.n	8006492 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d002      	beq.n	80063b6 <USBD_SetConfig+0x36>
 80063b0:	2b03      	cmp	r3, #3
 80063b2:	d023      	beq.n	80063fc <USBD_SetConfig+0x7c>
 80063b4:	e062      	b.n	800647c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 80063b6:	4b38      	ldr	r3, [pc, #224]	@ (8006498 <USBD_SetConfig+0x118>)
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d01a      	beq.n	80063f4 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 80063be:	4b36      	ldr	r3, [pc, #216]	@ (8006498 <USBD_SetConfig+0x118>)
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	461a      	mov	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2203      	movs	r2, #3
 80063cc:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80063d0:	4b31      	ldr	r3, [pc, #196]	@ (8006498 <USBD_SetConfig+0x118>)
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	4619      	mov	r1, r3
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7ff fa1d 	bl	8005816 <USBD_SetClassConfig>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d104      	bne.n	80063ec <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 80063e2:	6839      	ldr	r1, [r7, #0]
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f930 	bl	800664a <USBD_CtlError>
          return;
 80063ea:	e052      	b.n	8006492 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 f9f5 	bl	80067dc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 80063f2:	e04e      	b.n	8006492 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f9f1 	bl	80067dc <USBD_CtlSendStatus>
      break;
 80063fa:	e04a      	b.n	8006492 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80063fc:	4b26      	ldr	r3, [pc, #152]	@ (8006498 <USBD_SetConfig+0x118>)
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d112      	bne.n	800642a <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
        pdev->dev_config = cfgidx;
 800640c:	4b22      	ldr	r3, [pc, #136]	@ (8006498 <USBD_SetConfig+0x118>)
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	461a      	mov	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 8006416:	4b20      	ldr	r3, [pc, #128]	@ (8006498 <USBD_SetConfig+0x118>)
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	4619      	mov	r1, r3
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f7ff fa19 	bl	8005854 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f9da 	bl	80067dc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8006428:	e033      	b.n	8006492 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800642a:	4b1b      	ldr	r3, [pc, #108]	@ (8006498 <USBD_SetConfig+0x118>)
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	461a      	mov	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	429a      	cmp	r2, r3
 8006436:	d01d      	beq.n	8006474 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	b2db      	uxtb	r3, r3
 800643e:	4619      	mov	r1, r3
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f7ff fa07 	bl	8005854 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006446:	4b14      	ldr	r3, [pc, #80]	@ (8006498 <USBD_SetConfig+0x118>)
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	461a      	mov	r2, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006450:	4b11      	ldr	r3, [pc, #68]	@ (8006498 <USBD_SetConfig+0x118>)
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	4619      	mov	r1, r3
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7ff f9dd 	bl	8005816 <USBD_SetClassConfig>
 800645c:	4603      	mov	r3, r0
 800645e:	2b02      	cmp	r3, #2
 8006460:	d104      	bne.n	800646c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f8f0 	bl	800664a <USBD_CtlError>
          return;
 800646a:	e012      	b.n	8006492 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f9b5 	bl	80067dc <USBD_CtlSendStatus>
      break;
 8006472:	e00e      	b.n	8006492 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f9b1 	bl	80067dc <USBD_CtlSendStatus>
      break;
 800647a:	e00a      	b.n	8006492 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800647c:	6839      	ldr	r1, [r7, #0]
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f8e3 	bl	800664a <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 8006484:	4b04      	ldr	r3, [pc, #16]	@ (8006498 <USBD_SetConfig+0x118>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	4619      	mov	r1, r3
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7ff f9e2 	bl	8005854 <USBD_ClrClassConfig>
      break;
 8006490:	bf00      	nop
    }
  }
}
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	20000240 	.word	0x20000240

0800649c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	88db      	ldrh	r3, [r3, #6]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d004      	beq.n	80064b8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 80064ae:	6839      	ldr	r1, [r7, #0]
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 f8ca 	bl	800664a <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80064b6:	e022      	b.n	80064fe <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 80064be:	2b02      	cmp	r3, #2
 80064c0:	dc02      	bgt.n	80064c8 <USBD_GetConfig+0x2c>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	dc03      	bgt.n	80064ce <USBD_GetConfig+0x32>
 80064c6:	e015      	b.n	80064f4 <USBD_GetConfig+0x58>
 80064c8:	2b03      	cmp	r3, #3
 80064ca:	d00b      	beq.n	80064e4 <USBD_GetConfig+0x48>
 80064cc:	e012      	b.n	80064f4 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	3308      	adds	r3, #8
 80064d8:	2201      	movs	r2, #1
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f91f 	bl	8006720 <USBD_CtlSendData>
      break;
 80064e2:	e00c      	b.n	80064fe <USBD_GetConfig+0x62>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	3304      	adds	r3, #4
 80064e8:	2201      	movs	r2, #1
 80064ea:	4619      	mov	r1, r3
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f917 	bl	8006720 <USBD_CtlSendData>
      break;
 80064f2:	e004      	b.n	80064fe <USBD_GetConfig+0x62>
      USBD_CtlError(pdev , req);
 80064f4:	6839      	ldr	r1, [r7, #0]
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f8a7 	bl	800664a <USBD_CtlError>
      break;
 80064fc:	bf00      	nop
}
 80064fe:	bf00      	nop
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b082      	sub	sp, #8
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 8006516:	3b01      	subs	r3, #1
 8006518:	2b02      	cmp	r3, #2
 800651a:	d81e      	bhi.n	800655a <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	88db      	ldrh	r3, [r3, #6]
 8006520:	2b02      	cmp	r3, #2
 8006522:	d004      	beq.n	800652e <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8006524:	6839      	ldr	r1, [r7, #0]
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f88f 	bl	800664a <USBD_CtlError>
      break;
 800652c:	e01a      	b.n	8006564 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f8d3 327c 	ldr.w	r3, [r3, #636]	@ 0x27c
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f043 0202 	orr.w	r2, r3, #2
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	330c      	adds	r3, #12
 800654e:	2202      	movs	r2, #2
 8006550:	4619      	mov	r1, r3
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f8e4 	bl	8006720 <USBD_CtlSendData>
    break;
 8006558:	e004      	b.n	8006564 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800655a:	6839      	ldr	r1, [r7, #0]
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 f874 	bl	800664a <USBD_CtlError>
    break;
 8006562:	bf00      	nop
  }
}
 8006564:	bf00      	nop
 8006566:	3708      	adds	r7, #8
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	885b      	ldrh	r3, [r3, #2]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d106      	bne.n	800658c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
    USBD_CtlSendStatus(pdev);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f928 	bl	80067dc <USBD_CtlSendStatus>
  }

}
 800658c:	bf00      	nop
 800658e:	3708      	adds	r7, #8
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3274 	ldrb.w	r3, [r3, #628]	@ 0x274
 80065a4:	3b01      	subs	r3, #1
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d80b      	bhi.n	80065c2 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	885b      	ldrh	r3, [r3, #2]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d10c      	bne.n	80065cc <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
      USBD_CtlSendStatus(pdev);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f90e 	bl	80067dc <USBD_CtlSendStatus>
    }
    break;
 80065c0:	e004      	b.n	80065cc <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 80065c2:	6839      	ldr	r1, [r7, #0]
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 f840 	bl	800664a <USBD_CtlError>
    break;
 80065ca:	e000      	b.n	80065ce <USBD_ClrFeature+0x3a>
    break;
 80065cc:	bf00      	nop
  }
}
 80065ce:	bf00      	nop
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	781a      	ldrb	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	785a      	ldrb	r2, [r3, #1]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	3302      	adds	r3, #2
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	3303      	adds	r3, #3
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	b29b      	uxth	r3, r3
 8006602:	4413      	add	r3, r2
 8006604:	b29a      	uxth	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	3304      	adds	r3, #4
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	3305      	adds	r3, #5
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	021b      	lsls	r3, r3, #8
 800661a:	b29b      	uxth	r3, r3
 800661c:	4413      	add	r3, r2
 800661e:	b29a      	uxth	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	3306      	adds	r3, #6
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	3307      	adds	r3, #7
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	021b      	lsls	r3, r3, #8
 8006634:	b29b      	uxth	r3, r3
 8006636:	4413      	add	r3, r2
 8006638:	b29a      	uxth	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	80da      	strh	r2, [r3, #6]

}
 800663e:	bf00      	nop
 8006640:	370c      	adds	r7, #12
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr

0800664a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800664a:	b580      	push	{r7, lr}
 800664c:	b082      	sub	sp, #8
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 8006654:	2180      	movs	r1, #128	@ 0x80
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 fc9c 	bl	8006f94 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800665c:	2100      	movs	r1, #0
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fc98 	bl	8006f94 <USBD_LL_StallEP>
}
 8006664:	bf00      	nop
 8006666:	3708      	adds	r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006678:	2300      	movs	r3, #0
 800667a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d032      	beq.n	80066e8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 f834 	bl	80066f0 <USBD_GetLen>
 8006688:	4603      	mov	r3, r0
 800668a:	3301      	adds	r3, #1
 800668c:	b29b      	uxth	r3, r3
 800668e:	005b      	lsls	r3, r3, #1
 8006690:	b29a      	uxth	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006696:	7dfb      	ldrb	r3, [r7, #23]
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	75fa      	strb	r2, [r7, #23]
 800669c:	461a      	mov	r2, r3
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	4413      	add	r3, r2
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	7812      	ldrb	r2, [r2, #0]
 80066a6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80066a8:	7dfb      	ldrb	r3, [r7, #23]
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	75fa      	strb	r2, [r7, #23]
 80066ae:	461a      	mov	r2, r3
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	4413      	add	r3, r2
 80066b4:	2203      	movs	r2, #3
 80066b6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80066b8:	e012      	b.n	80066e0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	1c5a      	adds	r2, r3, #1
 80066be:	60fa      	str	r2, [r7, #12]
 80066c0:	7dfa      	ldrb	r2, [r7, #23]
 80066c2:	1c51      	adds	r1, r2, #1
 80066c4:	75f9      	strb	r1, [r7, #23]
 80066c6:	4611      	mov	r1, r2
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	440a      	add	r2, r1
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80066d0:	7dfb      	ldrb	r3, [r7, #23]
 80066d2:	1c5a      	adds	r2, r3, #1
 80066d4:	75fa      	strb	r2, [r7, #23]
 80066d6:	461a      	mov	r2, r3
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	4413      	add	r3, r2
 80066dc:	2200      	movs	r2, #0
 80066de:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e8      	bne.n	80066ba <USBD_GetString+0x4e>
    }
  }
}
 80066e8:	bf00      	nop
 80066ea:	3718      	adds	r7, #24
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 80066fc:	e005      	b.n	800670a <USBD_GetLen+0x1a>
    {
        len++;
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	3301      	adds	r3, #1
 8006702:	73fb      	strb	r3, [r7, #15]
        buf++;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	3301      	adds	r3, #1
 8006708:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1f5      	bne.n	80066fe <USBD_GetLen+0xe>
    }

    return len;
 8006712:	7bfb      	ldrb	r3, [r7, #15]
}
 8006714:	4618      	mov	r0, r3
 8006716:	3714      	adds	r7, #20
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	4613      	mov	r3, r2
 800672c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2202      	movs	r2, #2
 8006732:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  pdev->ep_in[0].total_length = len;
 8006736:	88fa      	ldrh	r2, [r7, #6]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800673c:	88fa      	ldrh	r2, [r7, #6]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006742:	88fb      	ldrh	r3, [r7, #6]
 8006744:	68ba      	ldr	r2, [r7, #8]
 8006746:	2100      	movs	r1, #0
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 fcac 	bl	80070a6 <USBD_LL_Transmit>

  return USBD_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	4613      	mov	r3, r2
 8006764:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8006766:	88fb      	ldrh	r3, [r7, #6]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	2100      	movs	r1, #0
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 fc9a 	bl	80070a6 <USBD_LL_Transmit>

  return USBD_OK;
 8006772:	2300      	movs	r3, #0
}
 8006774:	4618      	mov	r0, r3
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	4613      	mov	r3, r2
 8006788:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2203      	movs	r2, #3
 800678e:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  pdev->ep_out[0].total_length = len;
 8006792:	88fa      	ldrh	r2, [r7, #6]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
  pdev->ep_out[0].rem_length   = len;
 800679a:	88fa      	ldrh	r2, [r7, #6]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 80067a2:	88fb      	ldrh	r3, [r7, #6]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	2100      	movs	r1, #0
 80067a8:	68f8      	ldr	r0, [r7, #12]
 80067aa:	f000 fc9f 	bl	80070ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	4613      	mov	r3, r2
 80067c4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80067c6:	88fb      	ldrh	r3, [r7, #6]
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	2100      	movs	r1, #0
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fc8d 	bl	80070ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2204      	movs	r2, #4
 80067e8:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80067ec:	2300      	movs	r3, #0
 80067ee:	2200      	movs	r2, #0
 80067f0:	2100      	movs	r1, #0
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fc57 	bl	80070a6 <USBD_LL_Transmit>

  return USBD_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3708      	adds	r7, #8
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b082      	sub	sp, #8
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2205      	movs	r2, #5
 800680e:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8006812:	2300      	movs	r3, #0
 8006814:	2200      	movs	r2, #0
 8006816:	2100      	movs	r1, #0
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 fc67 	bl	80070ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800682c:	2200      	movs	r2, #0
 800682e:	4912      	ldr	r1, [pc, #72]	@ (8006878 <MX_USB_DEVICE_Init+0x50>)
 8006830:	4812      	ldr	r0, [pc, #72]	@ (800687c <MX_USB_DEVICE_Init+0x54>)
 8006832:	f7fe ff94 	bl	800575e <USBD_Init>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800683c:	f7fa f808 	bl	8000850 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006840:	490f      	ldr	r1, [pc, #60]	@ (8006880 <MX_USB_DEVICE_Init+0x58>)
 8006842:	480e      	ldr	r0, [pc, #56]	@ (800687c <MX_USB_DEVICE_Init+0x54>)
 8006844:	f7fe ffb6 	bl	80057b4 <USBD_RegisterClass>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d001      	beq.n	8006852 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800684e:	f7f9 ffff 	bl	8000850 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006852:	490c      	ldr	r1, [pc, #48]	@ (8006884 <MX_USB_DEVICE_Init+0x5c>)
 8006854:	4809      	ldr	r0, [pc, #36]	@ (800687c <MX_USB_DEVICE_Init+0x54>)
 8006856:	f7fe ff13 	bl	8005680 <USBD_CDC_RegisterInterface>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006860:	f7f9 fff6 	bl	8000850 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006864:	4805      	ldr	r0, [pc, #20]	@ (800687c <MX_USB_DEVICE_Init+0x54>)
 8006866:	f7fe ffbf 	bl	80057e8 <USBD_Start>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006870:	f7f9 ffee 	bl	8000850 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006874:	bf00      	nop
 8006876:	bd80      	pop	{r7, pc}
 8006878:	2000012c 	.word	0x2000012c
 800687c:	20000244 	.word	0x20000244
 8006880:	20000018 	.word	0x20000018
 8006884:	2000011c 	.word	0x2000011c

08006888 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800688c:	2200      	movs	r2, #0
 800688e:	4905      	ldr	r1, [pc, #20]	@ (80068a4 <CDC_Init_FS+0x1c>)
 8006890:	4805      	ldr	r0, [pc, #20]	@ (80068a8 <CDC_Init_FS+0x20>)
 8006892:	f7fe ff0c 	bl	80056ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006896:	4905      	ldr	r1, [pc, #20]	@ (80068ac <CDC_Init_FS+0x24>)
 8006898:	4803      	ldr	r0, [pc, #12]	@ (80068a8 <CDC_Init_FS+0x20>)
 800689a:	f7fe ff22 	bl	80056e2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800689e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	200008c8 	.word	0x200008c8
 80068a8:	20000244 	.word	0x20000244
 80068ac:	200004e0 	.word	0x200004e0

080068b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80068b0:	b480      	push	{r7}
 80068b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80068b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	6039      	str	r1, [r7, #0]
 80068ca:	71fb      	strb	r3, [r7, #7]
 80068cc:	4613      	mov	r3, r2
 80068ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	2b23      	cmp	r3, #35	@ 0x23
 80068d4:	d84a      	bhi.n	800696c <CDC_Control_FS+0xac>
 80068d6:	a201      	add	r2, pc, #4	@ (adr r2, 80068dc <CDC_Control_FS+0x1c>)
 80068d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068dc:	0800696d 	.word	0x0800696d
 80068e0:	0800696d 	.word	0x0800696d
 80068e4:	0800696d 	.word	0x0800696d
 80068e8:	0800696d 	.word	0x0800696d
 80068ec:	0800696d 	.word	0x0800696d
 80068f0:	0800696d 	.word	0x0800696d
 80068f4:	0800696d 	.word	0x0800696d
 80068f8:	0800696d 	.word	0x0800696d
 80068fc:	0800696d 	.word	0x0800696d
 8006900:	0800696d 	.word	0x0800696d
 8006904:	0800696d 	.word	0x0800696d
 8006908:	0800696d 	.word	0x0800696d
 800690c:	0800696d 	.word	0x0800696d
 8006910:	0800696d 	.word	0x0800696d
 8006914:	0800696d 	.word	0x0800696d
 8006918:	0800696d 	.word	0x0800696d
 800691c:	0800696d 	.word	0x0800696d
 8006920:	0800696d 	.word	0x0800696d
 8006924:	0800696d 	.word	0x0800696d
 8006928:	0800696d 	.word	0x0800696d
 800692c:	0800696d 	.word	0x0800696d
 8006930:	0800696d 	.word	0x0800696d
 8006934:	0800696d 	.word	0x0800696d
 8006938:	0800696d 	.word	0x0800696d
 800693c:	0800696d 	.word	0x0800696d
 8006940:	0800696d 	.word	0x0800696d
 8006944:	0800696d 	.word	0x0800696d
 8006948:	0800696d 	.word	0x0800696d
 800694c:	0800696d 	.word	0x0800696d
 8006950:	0800696d 	.word	0x0800696d
 8006954:	0800696d 	.word	0x0800696d
 8006958:	0800696d 	.word	0x0800696d
 800695c:	0800696d 	.word	0x0800696d
 8006960:	0800696d 	.word	0x0800696d
 8006964:	0800696d 	.word	0x0800696d
 8006968:	0800696d 	.word	0x0800696d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800696c:	bf00      	nop
  }

  return (USBD_OK);
 800696e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006970:	4618      	mov	r0, r3
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	4805      	ldr	r0, [pc, #20]	@ (80069a0 <CDC_Receive_FS+0x24>)
 800698a:	f7fe feaa 	bl	80056e2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800698e:	4804      	ldr	r0, [pc, #16]	@ (80069a0 <CDC_Receive_FS+0x24>)
 8006990:	f7fe febb 	bl	800570a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8006994:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006996:	4618      	mov	r0, r3
 8006998:	3708      	adds	r7, #8
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	20000244 	.word	0x20000244

080069a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	4603      	mov	r3, r0
 80069ac:	6039      	str	r1, [r7, #0]
 80069ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	2212      	movs	r2, #18
 80069b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80069b6:	4b03      	ldr	r3, [pc, #12]	@ (80069c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	20000148 	.word	0x20000148

080069c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	4603      	mov	r3, r0
 80069d0:	6039      	str	r1, [r7, #0]
 80069d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2204      	movs	r2, #4
 80069d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80069da:	4b03      	ldr	r3, [pc, #12]	@ (80069e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80069dc:	4618      	mov	r0, r3
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	2000015c 	.word	0x2000015c

080069ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	4603      	mov	r3, r0
 80069f4:	6039      	str	r1, [r7, #0]
 80069f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80069f8:	79fb      	ldrb	r3, [r7, #7]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d105      	bne.n	8006a0a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	4907      	ldr	r1, [pc, #28]	@ (8006a20 <USBD_FS_ProductStrDescriptor+0x34>)
 8006a02:	4808      	ldr	r0, [pc, #32]	@ (8006a24 <USBD_FS_ProductStrDescriptor+0x38>)
 8006a04:	f7ff fe32 	bl	800666c <USBD_GetString>
 8006a08:	e004      	b.n	8006a14 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	4904      	ldr	r1, [pc, #16]	@ (8006a20 <USBD_FS_ProductStrDescriptor+0x34>)
 8006a0e:	4805      	ldr	r0, [pc, #20]	@ (8006a24 <USBD_FS_ProductStrDescriptor+0x38>)
 8006a10:	f7ff fe2c 	bl	800666c <USBD_GetString>
  }
  return USBD_StrDesc;
 8006a14:	4b02      	ldr	r3, [pc, #8]	@ (8006a20 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3708      	adds	r7, #8
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	20000cb0 	.word	0x20000cb0
 8006a24:	08007470 	.word	0x08007470

08006a28 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	4603      	mov	r3, r0
 8006a30:	6039      	str	r1, [r7, #0]
 8006a32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006a34:	683a      	ldr	r2, [r7, #0]
 8006a36:	4904      	ldr	r1, [pc, #16]	@ (8006a48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006a38:	4804      	ldr	r0, [pc, #16]	@ (8006a4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006a3a:	f7ff fe17 	bl	800666c <USBD_GetString>
  return USBD_StrDesc;
 8006a3e:	4b02      	ldr	r3, [pc, #8]	@ (8006a48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	20000cb0 	.word	0x20000cb0
 8006a4c:	08007488 	.word	0x08007488

08006a50 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	4603      	mov	r3, r0
 8006a58:	6039      	str	r1, [r7, #0]
 8006a5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	221a      	movs	r2, #26
 8006a60:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006a62:	f000 f843 	bl	8006aec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006a66:	4b02      	ldr	r3, [pc, #8]	@ (8006a70 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3708      	adds	r7, #8
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	20000160 	.word	0x20000160

08006a74 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	6039      	str	r1, [r7, #0]
 8006a7e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006a80:	79fb      	ldrb	r3, [r7, #7]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d105      	bne.n	8006a92 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	4907      	ldr	r1, [pc, #28]	@ (8006aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006a8a:	4808      	ldr	r0, [pc, #32]	@ (8006aac <USBD_FS_ConfigStrDescriptor+0x38>)
 8006a8c:	f7ff fdee 	bl	800666c <USBD_GetString>
 8006a90:	e004      	b.n	8006a9c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	4904      	ldr	r1, [pc, #16]	@ (8006aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006a96:	4805      	ldr	r0, [pc, #20]	@ (8006aac <USBD_FS_ConfigStrDescriptor+0x38>)
 8006a98:	f7ff fde8 	bl	800666c <USBD_GetString>
  }
  return USBD_StrDesc;
 8006a9c:	4b02      	ldr	r3, [pc, #8]	@ (8006aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000cb0 	.word	0x20000cb0
 8006aac:	0800749c 	.word	0x0800749c

08006ab0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	6039      	str	r1, [r7, #0]
 8006aba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006abc:	79fb      	ldrb	r3, [r7, #7]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d105      	bne.n	8006ace <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	4907      	ldr	r1, [pc, #28]	@ (8006ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ac6:	4808      	ldr	r0, [pc, #32]	@ (8006ae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006ac8:	f7ff fdd0 	bl	800666c <USBD_GetString>
 8006acc:	e004      	b.n	8006ad8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	4904      	ldr	r1, [pc, #16]	@ (8006ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ad2:	4805      	ldr	r0, [pc, #20]	@ (8006ae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006ad4:	f7ff fdca 	bl	800666c <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ad8:	4b02      	ldr	r3, [pc, #8]	@ (8006ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3708      	adds	r7, #8
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	20000cb0 	.word	0x20000cb0
 8006ae8:	080074a8 	.word	0x080074a8

08006aec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006af2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b30 <Get_SerialNum+0x44>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006af8:	4b0e      	ldr	r3, [pc, #56]	@ (8006b34 <Get_SerialNum+0x48>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006afe:	4b0e      	ldr	r3, [pc, #56]	@ (8006b38 <Get_SerialNum+0x4c>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4413      	add	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d009      	beq.n	8006b26 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006b12:	2208      	movs	r2, #8
 8006b14:	4909      	ldr	r1, [pc, #36]	@ (8006b3c <Get_SerialNum+0x50>)
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f000 f814 	bl	8006b44 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006b1c:	2204      	movs	r2, #4
 8006b1e:	4908      	ldr	r1, [pc, #32]	@ (8006b40 <Get_SerialNum+0x54>)
 8006b20:	68b8      	ldr	r0, [r7, #8]
 8006b22:	f000 f80f 	bl	8006b44 <IntToUnicode>
  }
}
 8006b26:	bf00      	nop
 8006b28:	3710      	adds	r7, #16
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	1fff7a10 	.word	0x1fff7a10
 8006b34:	1fff7a14 	.word	0x1fff7a14
 8006b38:	1fff7a18 	.word	0x1fff7a18
 8006b3c:	20000162 	.word	0x20000162
 8006b40:	20000172 	.word	0x20000172

08006b44 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b087      	sub	sp, #28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	4613      	mov	r3, r2
 8006b50:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006b52:	2300      	movs	r3, #0
 8006b54:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006b56:	2300      	movs	r3, #0
 8006b58:	75fb      	strb	r3, [r7, #23]
 8006b5a:	e027      	b.n	8006bac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	0f1b      	lsrs	r3, r3, #28
 8006b60:	2b09      	cmp	r3, #9
 8006b62:	d80b      	bhi.n	8006b7c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	0f1b      	lsrs	r3, r3, #28
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	7dfb      	ldrb	r3, [r7, #23]
 8006b6c:	005b      	lsls	r3, r3, #1
 8006b6e:	4619      	mov	r1, r3
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	440b      	add	r3, r1
 8006b74:	3230      	adds	r2, #48	@ 0x30
 8006b76:	b2d2      	uxtb	r2, r2
 8006b78:	701a      	strb	r2, [r3, #0]
 8006b7a:	e00a      	b.n	8006b92 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	0f1b      	lsrs	r3, r3, #28
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	4619      	mov	r1, r3
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	440b      	add	r3, r1
 8006b8c:	3237      	adds	r2, #55	@ 0x37
 8006b8e:	b2d2      	uxtb	r2, r2
 8006b90:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006b98:	7dfb      	ldrb	r3, [r7, #23]
 8006b9a:	005b      	lsls	r3, r3, #1
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	68ba      	ldr	r2, [r7, #8]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006ba6:	7dfb      	ldrb	r3, [r7, #23]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	75fb      	strb	r3, [r7, #23]
 8006bac:	7dfa      	ldrb	r2, [r7, #23]
 8006bae:	79fb      	ldrb	r3, [r7, #7]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d3d3      	bcc.n	8006b5c <IntToUnicode+0x18>
  }
}
 8006bb4:	bf00      	nop
 8006bb6:	bf00      	nop
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
	...

08006bc4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	@ 0x28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bcc:	f107 0314 	add.w	r3, r7, #20
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	605a      	str	r2, [r3, #4]
 8006bd6:	609a      	str	r2, [r3, #8]
 8006bd8:	60da      	str	r2, [r3, #12]
 8006bda:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006be4:	d13a      	bne.n	8006c5c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006be6:	2300      	movs	r3, #0
 8006be8:	613b      	str	r3, [r7, #16]
 8006bea:	4b1e      	ldr	r3, [pc, #120]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bee:	4a1d      	ldr	r2, [pc, #116]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006bf0:	f043 0301 	orr.w	r3, r3, #1
 8006bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	613b      	str	r3, [r7, #16]
 8006c00:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006c02:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c08:	2302      	movs	r3, #2
 8006c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c10:	2303      	movs	r3, #3
 8006c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006c14:	230a      	movs	r3, #10
 8006c16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c18:	f107 0314 	add.w	r3, r7, #20
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	4812      	ldr	r0, [pc, #72]	@ (8006c68 <HAL_PCD_MspInit+0xa4>)
 8006c20:	f7fa f8c8 	bl	8000db4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006c24:	4b0f      	ldr	r3, [pc, #60]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c28:	4a0e      	ldr	r2, [pc, #56]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2e:	6353      	str	r3, [r2, #52]	@ 0x34
 8006c30:	2300      	movs	r3, #0
 8006c32:	60fb      	str	r3, [r7, #12]
 8006c34:	4b0b      	ldr	r3, [pc, #44]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c38:	4a0a      	ldr	r2, [pc, #40]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006c3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8006c40:	4b08      	ldr	r3, [pc, #32]	@ (8006c64 <HAL_PCD_MspInit+0xa0>)
 8006c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	2100      	movs	r1, #0
 8006c50:	2043      	movs	r0, #67	@ 0x43
 8006c52:	f7fa f878 	bl	8000d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006c56:	2043      	movs	r0, #67	@ 0x43
 8006c58:	f7fa f891 	bl	8000d7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006c5c:	bf00      	nop
 8006c5e:	3728      	adds	r7, #40	@ 0x28
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	40023800 	.word	0x40023800
 8006c68:	40020000 	.word	0x40020000

08006c6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8006c80:	4619      	mov	r1, r3
 8006c82:	4610      	mov	r0, r2
 8006c84:	f7fe fdf9 	bl	800587a <USBD_LL_SetupStage>
}
 8006c88:	bf00      	nop
 8006c8a:	3708      	adds	r7, #8
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	@ 0x404
 8006ca2:	78fa      	ldrb	r2, [r7, #3]
 8006ca4:	6879      	ldr	r1, [r7, #4]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	00db      	lsls	r3, r3, #3
 8006caa:	1a9b      	subs	r3, r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	440b      	add	r3, r1
 8006cb0:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	78fb      	ldrb	r3, [r7, #3]
 8006cb8:	4619      	mov	r1, r3
 8006cba:	f7fe fe2b 	bl	8005914 <USBD_LL_DataOutStage>
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b082      	sub	sp, #8
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
 8006cce:	460b      	mov	r3, r1
 8006cd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	@ 0x404
 8006cd8:	78fa      	ldrb	r2, [r7, #3]
 8006cda:	6879      	ldr	r1, [r7, #4]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	00db      	lsls	r3, r3, #3
 8006ce0:	1a9b      	subs	r3, r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	440b      	add	r3, r1
 8006ce6:	3348      	adds	r3, #72	@ 0x48
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	78fb      	ldrb	r3, [r7, #3]
 8006cec:	4619      	mov	r1, r3
 8006cee:	f7fe fe82 	bl	80059f6 <USBD_LL_DataInStage>
}
 8006cf2:	bf00      	nop
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	b082      	sub	sp, #8
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7fe ff90 	bl	8005c2e <USBD_LL_SOF>
}
 8006d0e:	bf00      	nop
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b084      	sub	sp, #16
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d001      	beq.n	8006d2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006d2a:	f7f9 fd91 	bl	8000850 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006d34:	7bfa      	ldrb	r2, [r7, #15]
 8006d36:	4611      	mov	r1, r2
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7fe ff42 	bl	8005bc2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fe fefb 	bl	8005b40 <USBD_LL_Reset>
}
 8006d4a:	bf00      	nop
 8006d4c:	3710      	adds	r7, #16
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
	...

08006d54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7fe ff3d 	bl	8005be2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6812      	ldr	r2, [r2, #0]
 8006d76:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d7a:	f043 0301 	orr.w	r3, r3, #1
 8006d7e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d005      	beq.n	8006d94 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006d88:	4b04      	ldr	r3, [pc, #16]	@ (8006d9c <HAL_PCD_SuspendCallback+0x48>)
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	4a03      	ldr	r2, [pc, #12]	@ (8006d9c <HAL_PCD_SuspendCallback+0x48>)
 8006d8e:	f043 0306 	orr.w	r3, r3, #6
 8006d92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006d94:	bf00      	nop
 8006d96:	3708      	adds	r7, #8
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	e000ed00 	.word	0xe000ed00

08006da0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fe ff2c 	bl	8005c0c <USBD_LL_Resume>
}
 8006db4:	bf00      	nop
 8006db6:	3708      	adds	r7, #8
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006dce:	78fa      	ldrb	r2, [r7, #3]
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe ff52 	bl	8005c7c <USBD_LL_IsoOUTIncomplete>
}
 8006dd8:	bf00      	nop
 8006dda:	3708      	adds	r7, #8
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006df2:	78fa      	ldrb	r2, [r7, #3]
 8006df4:	4611      	mov	r1, r2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fe ff33 	bl	8005c62 <USBD_LL_IsoINIncomplete>
}
 8006dfc:	bf00      	nop
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fe ff3f 	bl	8005c96 <USBD_LL_DevConnected>
}
 8006e18:	bf00      	nop
 8006e1a:	3708      	adds	r7, #8
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fe ff3c 	bl	8005cac <USBD_LL_DevDisconnected>
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d13c      	bne.n	8006ec6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8006e4c:	4a20      	ldr	r2, [pc, #128]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a1e      	ldr	r2, [pc, #120]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e58:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8006e62:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8006e64:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e66:	2204      	movs	r2, #4
 8006e68:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006e6a:	4b19      	ldr	r3, [pc, #100]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006e70:	4b17      	ldr	r3, [pc, #92]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006e76:	4b16      	ldr	r3, [pc, #88]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e78:	2202      	movs	r2, #2
 8006e7a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006e7c:	4b14      	ldr	r3, [pc, #80]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006e82:	4b13      	ldr	r3, [pc, #76]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006e88:	4b11      	ldr	r3, [pc, #68]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006e8e:	4b10      	ldr	r3, [pc, #64]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006e94:	4b0e      	ldr	r3, [pc, #56]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006e9a:	480d      	ldr	r0, [pc, #52]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006e9c:	f7fb f915 	bl	80020ca <HAL_PCD_Init>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8006ea6:	f7f9 fcd3 	bl	8000850 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006eaa:	2180      	movs	r1, #128	@ 0x80
 8006eac:	4808      	ldr	r0, [pc, #32]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006eae:	f7fc fa7a 	bl	80033a6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006eb2:	2240      	movs	r2, #64	@ 0x40
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	4806      	ldr	r0, [pc, #24]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006eb8:	f7fc fa2e 	bl	8003318 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006ebc:	2280      	movs	r2, #128	@ 0x80
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	4803      	ldr	r0, [pc, #12]	@ (8006ed0 <USBD_LL_Init+0x94>)
 8006ec2:	f7fc fa29 	bl	8003318 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3708      	adds	r7, #8
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	20000eb0 	.word	0x20000eb0

08006ed4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7fb fa0a 	bl	8002304 <HAL_PCD_Start>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ef4:	7bfb      	ldrb	r3, [r7, #15]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 f92e 	bl	8007158 <USBD_Get_USB_Status>
 8006efc:	4603      	mov	r3, r0
 8006efe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f00:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b084      	sub	sp, #16
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	4608      	mov	r0, r1
 8006f14:	4611      	mov	r1, r2
 8006f16:	461a      	mov	r2, r3
 8006f18:	4603      	mov	r3, r0
 8006f1a:	70fb      	strb	r3, [r7, #3]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	70bb      	strb	r3, [r7, #2]
 8006f20:	4613      	mov	r3, r2
 8006f22:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 0298 	ldr.w	r0, [r3, #664]	@ 0x298
 8006f32:	78bb      	ldrb	r3, [r7, #2]
 8006f34:	883a      	ldrh	r2, [r7, #0]
 8006f36:	78f9      	ldrb	r1, [r7, #3]
 8006f38:	f7fb fddf 	bl	8002afa <HAL_PCD_EP_Open>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 f908 	bl	8007158 <USBD_Get_USB_Status>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	460b      	mov	r3, r1
 8006f60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f66:	2300      	movs	r3, #0
 8006f68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8006f70:	78fa      	ldrb	r2, [r7, #3]
 8006f72:	4611      	mov	r1, r2
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fb fe28 	bl	8002bca <HAL_PCD_EP_Close>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f000 f8e9 	bl	8007158 <USBD_Get_USB_Status>
 8006f86:	4603      	mov	r3, r0
 8006f88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f8a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8006fae:	78fa      	ldrb	r2, [r7, #3]
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fb ff00 	bl	8002db8 <HAL_PCD_EP_SetStall>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006fbc:	7bfb      	ldrb	r3, [r7, #15]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f000 f8ca 	bl	8007158 <USBD_Get_USB_Status>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006fc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8006fec:	78fa      	ldrb	r2, [r7, #3]
 8006fee:	4611      	mov	r1, r2
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fb ff45 	bl	8002e80 <HAL_PCD_EP_ClrStall>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f000 f8ab 	bl	8007158 <USBD_Get_USB_Status>
 8007002:	4603      	mov	r3, r0
 8007004:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007006:	7bbb      	ldrb	r3, [r7, #14]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	460b      	mov	r3, r1
 800701a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8007022:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007024:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007028:	2b00      	cmp	r3, #0
 800702a:	da0b      	bge.n	8007044 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800702c:	78fb      	ldrb	r3, [r7, #3]
 800702e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007032:	68f9      	ldr	r1, [r7, #12]
 8007034:	4613      	mov	r3, r2
 8007036:	00db      	lsls	r3, r3, #3
 8007038:	1a9b      	subs	r3, r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	440b      	add	r3, r1
 800703e:	333e      	adds	r3, #62	@ 0x3e
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	e00b      	b.n	800705c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007044:	78fb      	ldrb	r3, [r7, #3]
 8007046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800704a:	68f9      	ldr	r1, [r7, #12]
 800704c:	4613      	mov	r3, r2
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	1a9b      	subs	r3, r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	440b      	add	r3, r1
 8007056:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800705a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800705c:	4618      	mov	r0, r3
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	460b      	mov	r3, r1
 8007072:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007074:	2300      	movs	r3, #0
 8007076:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007078:	2300      	movs	r3, #0
 800707a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8007082:	78fa      	ldrb	r2, [r7, #3]
 8007084:	4611      	mov	r1, r2
 8007086:	4618      	mov	r0, r3
 8007088:	f7fb fd12 	bl	8002ab0 <HAL_PCD_SetAddress>
 800708c:	4603      	mov	r3, r0
 800708e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007090:	7bfb      	ldrb	r3, [r7, #15]
 8007092:	4618      	mov	r0, r3
 8007094:	f000 f860 	bl	8007158 <USBD_Get_USB_Status>
 8007098:	4603      	mov	r3, r0
 800709a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800709c:	7bbb      	ldrb	r3, [r7, #14]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b086      	sub	sp, #24
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	60f8      	str	r0, [r7, #12]
 80070ae:	607a      	str	r2, [r7, #4]
 80070b0:	461a      	mov	r2, r3
 80070b2:	460b      	mov	r3, r1
 80070b4:	72fb      	strb	r3, [r7, #11]
 80070b6:	4613      	mov	r3, r2
 80070b8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f8d3 0298 	ldr.w	r0, [r3, #664]	@ 0x298
 80070c8:	893b      	ldrh	r3, [r7, #8]
 80070ca:	7af9      	ldrb	r1, [r7, #11]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	f7fb fe29 	bl	8002d24 <HAL_PCD_EP_Transmit>
 80070d2:	4603      	mov	r3, r0
 80070d4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80070d6:	7dfb      	ldrb	r3, [r7, #23]
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 f83d 	bl	8007158 <USBD_Get_USB_Status>
 80070de:	4603      	mov	r3, r0
 80070e0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80070e2:	7dbb      	ldrb	r3, [r7, #22]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3718      	adds	r7, #24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	607a      	str	r2, [r7, #4]
 80070f6:	461a      	mov	r2, r3
 80070f8:	460b      	mov	r3, r1
 80070fa:	72fb      	strb	r3, [r7, #11]
 80070fc:	4613      	mov	r3, r2
 80070fe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007100:	2300      	movs	r3, #0
 8007102:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007104:	2300      	movs	r3, #0
 8007106:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f8d3 0298 	ldr.w	r0, [r3, #664]	@ 0x298
 800710e:	893b      	ldrh	r3, [r7, #8]
 8007110:	7af9      	ldrb	r1, [r7, #11]
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	f7fb fda3 	bl	8002c5e <HAL_PCD_EP_Receive>
 8007118:	4603      	mov	r3, r0
 800711a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800711c:	7dfb      	ldrb	r3, [r7, #23]
 800711e:	4618      	mov	r0, r3
 8007120:	f000 f81a 	bl	8007158 <USBD_Get_USB_Status>
 8007124:	4603      	mov	r3, r0
 8007126:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007128:	7dbb      	ldrb	r3, [r7, #22]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3718      	adds	r7, #24
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b082      	sub	sp, #8
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	460b      	mov	r3, r1
 800713c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 8007144:	78fa      	ldrb	r2, [r7, #3]
 8007146:	4611      	mov	r1, r2
 8007148:	4618      	mov	r0, r3
 800714a:	f7fb fdd3 	bl	8002cf4 <HAL_PCD_EP_GetRxCount>
 800714e:	4603      	mov	r3, r0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	4603      	mov	r3, r0
 8007160:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007166:	79fb      	ldrb	r3, [r7, #7]
 8007168:	2b03      	cmp	r3, #3
 800716a:	d817      	bhi.n	800719c <USBD_Get_USB_Status+0x44>
 800716c:	a201      	add	r2, pc, #4	@ (adr r2, 8007174 <USBD_Get_USB_Status+0x1c>)
 800716e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007172:	bf00      	nop
 8007174:	08007185 	.word	0x08007185
 8007178:	0800718b 	.word	0x0800718b
 800717c:	08007191 	.word	0x08007191
 8007180:	08007197 	.word	0x08007197
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	73fb      	strb	r3, [r7, #15]
    break;
 8007188:	e00b      	b.n	80071a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800718a:	2302      	movs	r3, #2
 800718c:	73fb      	strb	r3, [r7, #15]
    break;
 800718e:	e008      	b.n	80071a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007190:	2301      	movs	r3, #1
 8007192:	73fb      	strb	r3, [r7, #15]
    break;
 8007194:	e005      	b.n	80071a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007196:	2302      	movs	r3, #2
 8007198:	73fb      	strb	r3, [r7, #15]
    break;
 800719a:	e002      	b.n	80071a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800719c:	2302      	movs	r3, #2
 800719e:	73fb      	strb	r3, [r7, #15]
    break;
 80071a0:	bf00      	nop
  }
  return usb_status;
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <malloc>:
 80071b0:	4b02      	ldr	r3, [pc, #8]	@ (80071bc <malloc+0xc>)
 80071b2:	4601      	mov	r1, r0
 80071b4:	6818      	ldr	r0, [r3, #0]
 80071b6:	f000 b82d 	b.w	8007214 <_malloc_r>
 80071ba:	bf00      	nop
 80071bc:	2000017c 	.word	0x2000017c

080071c0 <free>:
 80071c0:	4b02      	ldr	r3, [pc, #8]	@ (80071cc <free+0xc>)
 80071c2:	4601      	mov	r1, r0
 80071c4:	6818      	ldr	r0, [r3, #0]
 80071c6:	f000 b8ef 	b.w	80073a8 <_free_r>
 80071ca:	bf00      	nop
 80071cc:	2000017c 	.word	0x2000017c

080071d0 <sbrk_aligned>:
 80071d0:	b570      	push	{r4, r5, r6, lr}
 80071d2:	4e0f      	ldr	r6, [pc, #60]	@ (8007210 <sbrk_aligned+0x40>)
 80071d4:	460c      	mov	r4, r1
 80071d6:	6831      	ldr	r1, [r6, #0]
 80071d8:	4605      	mov	r5, r0
 80071da:	b911      	cbnz	r1, 80071e2 <sbrk_aligned+0x12>
 80071dc:	f000 f8ae 	bl	800733c <_sbrk_r>
 80071e0:	6030      	str	r0, [r6, #0]
 80071e2:	4621      	mov	r1, r4
 80071e4:	4628      	mov	r0, r5
 80071e6:	f000 f8a9 	bl	800733c <_sbrk_r>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	d103      	bne.n	80071f6 <sbrk_aligned+0x26>
 80071ee:	f04f 34ff 	mov.w	r4, #4294967295
 80071f2:	4620      	mov	r0, r4
 80071f4:	bd70      	pop	{r4, r5, r6, pc}
 80071f6:	1cc4      	adds	r4, r0, #3
 80071f8:	f024 0403 	bic.w	r4, r4, #3
 80071fc:	42a0      	cmp	r0, r4
 80071fe:	d0f8      	beq.n	80071f2 <sbrk_aligned+0x22>
 8007200:	1a21      	subs	r1, r4, r0
 8007202:	4628      	mov	r0, r5
 8007204:	f000 f89a 	bl	800733c <_sbrk_r>
 8007208:	3001      	adds	r0, #1
 800720a:	d1f2      	bne.n	80071f2 <sbrk_aligned+0x22>
 800720c:	e7ef      	b.n	80071ee <sbrk_aligned+0x1e>
 800720e:	bf00      	nop
 8007210:	200012b8 	.word	0x200012b8

08007214 <_malloc_r>:
 8007214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007218:	1ccd      	adds	r5, r1, #3
 800721a:	f025 0503 	bic.w	r5, r5, #3
 800721e:	3508      	adds	r5, #8
 8007220:	2d0c      	cmp	r5, #12
 8007222:	bf38      	it	cc
 8007224:	250c      	movcc	r5, #12
 8007226:	2d00      	cmp	r5, #0
 8007228:	4606      	mov	r6, r0
 800722a:	db01      	blt.n	8007230 <_malloc_r+0x1c>
 800722c:	42a9      	cmp	r1, r5
 800722e:	d904      	bls.n	800723a <_malloc_r+0x26>
 8007230:	230c      	movs	r3, #12
 8007232:	6033      	str	r3, [r6, #0]
 8007234:	2000      	movs	r0, #0
 8007236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800723a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007310 <_malloc_r+0xfc>
 800723e:	f000 f869 	bl	8007314 <__malloc_lock>
 8007242:	f8d8 3000 	ldr.w	r3, [r8]
 8007246:	461c      	mov	r4, r3
 8007248:	bb44      	cbnz	r4, 800729c <_malloc_r+0x88>
 800724a:	4629      	mov	r1, r5
 800724c:	4630      	mov	r0, r6
 800724e:	f7ff ffbf 	bl	80071d0 <sbrk_aligned>
 8007252:	1c43      	adds	r3, r0, #1
 8007254:	4604      	mov	r4, r0
 8007256:	d158      	bne.n	800730a <_malloc_r+0xf6>
 8007258:	f8d8 4000 	ldr.w	r4, [r8]
 800725c:	4627      	mov	r7, r4
 800725e:	2f00      	cmp	r7, #0
 8007260:	d143      	bne.n	80072ea <_malloc_r+0xd6>
 8007262:	2c00      	cmp	r4, #0
 8007264:	d04b      	beq.n	80072fe <_malloc_r+0xea>
 8007266:	6823      	ldr	r3, [r4, #0]
 8007268:	4639      	mov	r1, r7
 800726a:	4630      	mov	r0, r6
 800726c:	eb04 0903 	add.w	r9, r4, r3
 8007270:	f000 f864 	bl	800733c <_sbrk_r>
 8007274:	4581      	cmp	r9, r0
 8007276:	d142      	bne.n	80072fe <_malloc_r+0xea>
 8007278:	6821      	ldr	r1, [r4, #0]
 800727a:	1a6d      	subs	r5, r5, r1
 800727c:	4629      	mov	r1, r5
 800727e:	4630      	mov	r0, r6
 8007280:	f7ff ffa6 	bl	80071d0 <sbrk_aligned>
 8007284:	3001      	adds	r0, #1
 8007286:	d03a      	beq.n	80072fe <_malloc_r+0xea>
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	442b      	add	r3, r5
 800728c:	6023      	str	r3, [r4, #0]
 800728e:	f8d8 3000 	ldr.w	r3, [r8]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	bb62      	cbnz	r2, 80072f0 <_malloc_r+0xdc>
 8007296:	f8c8 7000 	str.w	r7, [r8]
 800729a:	e00f      	b.n	80072bc <_malloc_r+0xa8>
 800729c:	6822      	ldr	r2, [r4, #0]
 800729e:	1b52      	subs	r2, r2, r5
 80072a0:	d420      	bmi.n	80072e4 <_malloc_r+0xd0>
 80072a2:	2a0b      	cmp	r2, #11
 80072a4:	d917      	bls.n	80072d6 <_malloc_r+0xc2>
 80072a6:	1961      	adds	r1, r4, r5
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	6025      	str	r5, [r4, #0]
 80072ac:	bf18      	it	ne
 80072ae:	6059      	strne	r1, [r3, #4]
 80072b0:	6863      	ldr	r3, [r4, #4]
 80072b2:	bf08      	it	eq
 80072b4:	f8c8 1000 	streq.w	r1, [r8]
 80072b8:	5162      	str	r2, [r4, r5]
 80072ba:	604b      	str	r3, [r1, #4]
 80072bc:	4630      	mov	r0, r6
 80072be:	f000 f82f 	bl	8007320 <__malloc_unlock>
 80072c2:	f104 000b 	add.w	r0, r4, #11
 80072c6:	1d23      	adds	r3, r4, #4
 80072c8:	f020 0007 	bic.w	r0, r0, #7
 80072cc:	1ac2      	subs	r2, r0, r3
 80072ce:	bf1c      	itt	ne
 80072d0:	1a1b      	subne	r3, r3, r0
 80072d2:	50a3      	strne	r3, [r4, r2]
 80072d4:	e7af      	b.n	8007236 <_malloc_r+0x22>
 80072d6:	6862      	ldr	r2, [r4, #4]
 80072d8:	42a3      	cmp	r3, r4
 80072da:	bf0c      	ite	eq
 80072dc:	f8c8 2000 	streq.w	r2, [r8]
 80072e0:	605a      	strne	r2, [r3, #4]
 80072e2:	e7eb      	b.n	80072bc <_malloc_r+0xa8>
 80072e4:	4623      	mov	r3, r4
 80072e6:	6864      	ldr	r4, [r4, #4]
 80072e8:	e7ae      	b.n	8007248 <_malloc_r+0x34>
 80072ea:	463c      	mov	r4, r7
 80072ec:	687f      	ldr	r7, [r7, #4]
 80072ee:	e7b6      	b.n	800725e <_malloc_r+0x4a>
 80072f0:	461a      	mov	r2, r3
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	42a3      	cmp	r3, r4
 80072f6:	d1fb      	bne.n	80072f0 <_malloc_r+0xdc>
 80072f8:	2300      	movs	r3, #0
 80072fa:	6053      	str	r3, [r2, #4]
 80072fc:	e7de      	b.n	80072bc <_malloc_r+0xa8>
 80072fe:	230c      	movs	r3, #12
 8007300:	6033      	str	r3, [r6, #0]
 8007302:	4630      	mov	r0, r6
 8007304:	f000 f80c 	bl	8007320 <__malloc_unlock>
 8007308:	e794      	b.n	8007234 <_malloc_r+0x20>
 800730a:	6005      	str	r5, [r0, #0]
 800730c:	e7d6      	b.n	80072bc <_malloc_r+0xa8>
 800730e:	bf00      	nop
 8007310:	200012bc 	.word	0x200012bc

08007314 <__malloc_lock>:
 8007314:	4801      	ldr	r0, [pc, #4]	@ (800731c <__malloc_lock+0x8>)
 8007316:	f000 b845 	b.w	80073a4 <__retarget_lock_acquire_recursive>
 800731a:	bf00      	nop
 800731c:	200013fc 	.word	0x200013fc

08007320 <__malloc_unlock>:
 8007320:	4801      	ldr	r0, [pc, #4]	@ (8007328 <__malloc_unlock+0x8>)
 8007322:	f000 b840 	b.w	80073a6 <__retarget_lock_release_recursive>
 8007326:	bf00      	nop
 8007328:	200013fc 	.word	0x200013fc

0800732c <memset>:
 800732c:	4402      	add	r2, r0
 800732e:	4603      	mov	r3, r0
 8007330:	4293      	cmp	r3, r2
 8007332:	d100      	bne.n	8007336 <memset+0xa>
 8007334:	4770      	bx	lr
 8007336:	f803 1b01 	strb.w	r1, [r3], #1
 800733a:	e7f9      	b.n	8007330 <memset+0x4>

0800733c <_sbrk_r>:
 800733c:	b538      	push	{r3, r4, r5, lr}
 800733e:	4d06      	ldr	r5, [pc, #24]	@ (8007358 <_sbrk_r+0x1c>)
 8007340:	2300      	movs	r3, #0
 8007342:	4604      	mov	r4, r0
 8007344:	4608      	mov	r0, r1
 8007346:	602b      	str	r3, [r5, #0]
 8007348:	f000 f878 	bl	800743c <_sbrk>
 800734c:	1c43      	adds	r3, r0, #1
 800734e:	d102      	bne.n	8007356 <_sbrk_r+0x1a>
 8007350:	682b      	ldr	r3, [r5, #0]
 8007352:	b103      	cbz	r3, 8007356 <_sbrk_r+0x1a>
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	bd38      	pop	{r3, r4, r5, pc}
 8007358:	200013f8 	.word	0x200013f8

0800735c <__libc_init_array>:
 800735c:	b570      	push	{r4, r5, r6, lr}
 800735e:	4d0d      	ldr	r5, [pc, #52]	@ (8007394 <__libc_init_array+0x38>)
 8007360:	4c0d      	ldr	r4, [pc, #52]	@ (8007398 <__libc_init_array+0x3c>)
 8007362:	1b64      	subs	r4, r4, r5
 8007364:	10a4      	asrs	r4, r4, #2
 8007366:	2600      	movs	r6, #0
 8007368:	42a6      	cmp	r6, r4
 800736a:	d109      	bne.n	8007380 <__libc_init_array+0x24>
 800736c:	4d0b      	ldr	r5, [pc, #44]	@ (800739c <__libc_init_array+0x40>)
 800736e:	4c0c      	ldr	r4, [pc, #48]	@ (80073a0 <__libc_init_array+0x44>)
 8007370:	f000 f872 	bl	8007458 <_init>
 8007374:	1b64      	subs	r4, r4, r5
 8007376:	10a4      	asrs	r4, r4, #2
 8007378:	2600      	movs	r6, #0
 800737a:	42a6      	cmp	r6, r4
 800737c:	d105      	bne.n	800738a <__libc_init_array+0x2e>
 800737e:	bd70      	pop	{r4, r5, r6, pc}
 8007380:	f855 3b04 	ldr.w	r3, [r5], #4
 8007384:	4798      	blx	r3
 8007386:	3601      	adds	r6, #1
 8007388:	e7ee      	b.n	8007368 <__libc_init_array+0xc>
 800738a:	f855 3b04 	ldr.w	r3, [r5], #4
 800738e:	4798      	blx	r3
 8007390:	3601      	adds	r6, #1
 8007392:	e7f2      	b.n	800737a <__libc_init_array+0x1e>
 8007394:	080074d8 	.word	0x080074d8
 8007398:	080074d8 	.word	0x080074d8
 800739c:	080074d8 	.word	0x080074d8
 80073a0:	080074dc 	.word	0x080074dc

080073a4 <__retarget_lock_acquire_recursive>:
 80073a4:	4770      	bx	lr

080073a6 <__retarget_lock_release_recursive>:
 80073a6:	4770      	bx	lr

080073a8 <_free_r>:
 80073a8:	b538      	push	{r3, r4, r5, lr}
 80073aa:	4605      	mov	r5, r0
 80073ac:	2900      	cmp	r1, #0
 80073ae:	d041      	beq.n	8007434 <_free_r+0x8c>
 80073b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073b4:	1f0c      	subs	r4, r1, #4
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bfb8      	it	lt
 80073ba:	18e4      	addlt	r4, r4, r3
 80073bc:	f7ff ffaa 	bl	8007314 <__malloc_lock>
 80073c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007438 <_free_r+0x90>)
 80073c2:	6813      	ldr	r3, [r2, #0]
 80073c4:	b933      	cbnz	r3, 80073d4 <_free_r+0x2c>
 80073c6:	6063      	str	r3, [r4, #4]
 80073c8:	6014      	str	r4, [r2, #0]
 80073ca:	4628      	mov	r0, r5
 80073cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073d0:	f7ff bfa6 	b.w	8007320 <__malloc_unlock>
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	d908      	bls.n	80073ea <_free_r+0x42>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	1821      	adds	r1, r4, r0
 80073dc:	428b      	cmp	r3, r1
 80073de:	bf01      	itttt	eq
 80073e0:	6819      	ldreq	r1, [r3, #0]
 80073e2:	685b      	ldreq	r3, [r3, #4]
 80073e4:	1809      	addeq	r1, r1, r0
 80073e6:	6021      	streq	r1, [r4, #0]
 80073e8:	e7ed      	b.n	80073c6 <_free_r+0x1e>
 80073ea:	461a      	mov	r2, r3
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	b10b      	cbz	r3, 80073f4 <_free_r+0x4c>
 80073f0:	42a3      	cmp	r3, r4
 80073f2:	d9fa      	bls.n	80073ea <_free_r+0x42>
 80073f4:	6811      	ldr	r1, [r2, #0]
 80073f6:	1850      	adds	r0, r2, r1
 80073f8:	42a0      	cmp	r0, r4
 80073fa:	d10b      	bne.n	8007414 <_free_r+0x6c>
 80073fc:	6820      	ldr	r0, [r4, #0]
 80073fe:	4401      	add	r1, r0
 8007400:	1850      	adds	r0, r2, r1
 8007402:	4283      	cmp	r3, r0
 8007404:	6011      	str	r1, [r2, #0]
 8007406:	d1e0      	bne.n	80073ca <_free_r+0x22>
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	6053      	str	r3, [r2, #4]
 800740e:	4408      	add	r0, r1
 8007410:	6010      	str	r0, [r2, #0]
 8007412:	e7da      	b.n	80073ca <_free_r+0x22>
 8007414:	d902      	bls.n	800741c <_free_r+0x74>
 8007416:	230c      	movs	r3, #12
 8007418:	602b      	str	r3, [r5, #0]
 800741a:	e7d6      	b.n	80073ca <_free_r+0x22>
 800741c:	6820      	ldr	r0, [r4, #0]
 800741e:	1821      	adds	r1, r4, r0
 8007420:	428b      	cmp	r3, r1
 8007422:	bf04      	itt	eq
 8007424:	6819      	ldreq	r1, [r3, #0]
 8007426:	685b      	ldreq	r3, [r3, #4]
 8007428:	6063      	str	r3, [r4, #4]
 800742a:	bf04      	itt	eq
 800742c:	1809      	addeq	r1, r1, r0
 800742e:	6021      	streq	r1, [r4, #0]
 8007430:	6054      	str	r4, [r2, #4]
 8007432:	e7ca      	b.n	80073ca <_free_r+0x22>
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	bf00      	nop
 8007438:	200012bc 	.word	0x200012bc

0800743c <_sbrk>:
 800743c:	4a04      	ldr	r2, [pc, #16]	@ (8007450 <_sbrk+0x14>)
 800743e:	6811      	ldr	r1, [r2, #0]
 8007440:	4603      	mov	r3, r0
 8007442:	b909      	cbnz	r1, 8007448 <_sbrk+0xc>
 8007444:	4903      	ldr	r1, [pc, #12]	@ (8007454 <_sbrk+0x18>)
 8007446:	6011      	str	r1, [r2, #0]
 8007448:	6810      	ldr	r0, [r2, #0]
 800744a:	4403      	add	r3, r0
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	4770      	bx	lr
 8007450:	20001400 	.word	0x20001400
 8007454:	20001408 	.word	0x20001408

08007458 <_init>:
 8007458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800745a:	bf00      	nop
 800745c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800745e:	bc08      	pop	{r3}
 8007460:	469e      	mov	lr, r3
 8007462:	4770      	bx	lr

08007464 <_fini>:
 8007464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007466:	bf00      	nop
 8007468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800746a:	bc08      	pop	{r3}
 800746c:	469e      	mov	lr, r3
 800746e:	4770      	bx	lr
