============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Dec 12 2025  03:59:46 pm
  Module:                 source
  Technology library:     tsl18fs120_scl_ss 1
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin             Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clk)         launch                                  0 R 
(in_del_19_1)       ext delay                   +1000    1000 F 
op[0]               in port         6 19.2    0    +0    1000 F 
g4690/I                                            +0    1000   
g4690/ZN            inv0d0          8 30.9 1700  +793    1793 R 
g4653__4733/A2                                     +0    1793   
g4653__4733/ZN      nd02d1          4 12.8  408  +238    2031 F 
g4639/I                                            +0    2031   
g4639/ZN            inv0d0          4 14.8  853  +503    2534 R 
g4621__7410/A1                                     +0    2534   
g4621__7410/ZN      nd02d1          5 14.7  350  +244    2778 F 
g4583__1617/B                                      +0    2778   
g4583__1617/ZN      oan211d1        1  3.7  500  +245    3023 R 
g4575__5477/A                                      +0    3023   
g4575__5477/ZN      aoi311d1        1  3.1  231   +81    3104 F 
g4573__4733/A                                      +0    3104   
g4573__4733/ZN      aon211d1        1  1.4  252   +86    3190 R 
g4570/I                                            +0    3190   
g4570/ZN            inv0d0          2  5.6  157  +115    3305 F 
g4550__9945/A3                                     +0    3305   
g4550__9945/ZN      nd04d1          1  3.7  283  +141    3446 R 
g4531__1705/A1                                     +0    3446   
g4531__1705/ZN      nr03d1          1  3.9  114   +98    3544 F 
g4518__2398/B3                                     +0    3544   
g4518__2398/Z       aor31d1         1  1.9  104  +397    3940 F 
zero_reg/D     <<<  dfnrq1                         +0    3940   
zero_reg/CP         setup                   100  +199    4139 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                              5000 R 
----------------------------------------------------------------
Timing slack :     861ps 
Start-point  : op[0]
End-point    : zero_reg/D

