
             Lattice Mapping Report File for Design Module 'UZD1'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial
     L3_impl1.ngd -o L3_impl1_map.ncd -pr L3_impl1.prf -mp L3_impl1.mrp -lpf
     C:/Users/Gustas/Documents/KTU/Logika/L3/L3/impl1/L3_impl1_synplify.lpf -lpf
     C:/Users/Gustas/Documents/KTU/Logika/L3/L3/L3.lpf -gui -msgset
     C:/Users/Gustas/Documents/KTU/Logika/L3/L3/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  04/18/19  13:25:34

Design Summary
--------------

   Number of registers:      8 out of  3864 (0%)
      PFU registers:            8 out of  3564 (0%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:        12 out of  2376 (1%)
      SLICEs as Logic/ROM:     12 out of  2376 (1%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:          0 out of  2376 (0%)
   Number of LUT4s:         16 out of  4752 (0%)
      Number used as logic LUTs:         16
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 100 (12%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)

                                    Page 1




Design:  UZD1                                          Date:  04/18/19  13:25:34

Design Summary (cont)
---------------------
   Number of clocks:  1
     Net CLK_c: 4 loads, 4 rising, 0 falling (Driver: PIO CLK )
   Number of Clock Enables:  0
   Number of local set/reset loads for net RST_c merged into GSR:  8
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A0_c: 8 loads
     Net A1_c: 8 loads
     Net N_43: 4 loads
     Net N_40: 3 loads
     Net N_41: 3 loads
     Net N_42: 3 loads
     Net N_44: 3 loads
     Net N_45: 3 loads
     Net N_46: 3 loads
     Net N_47: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'RST_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| Q7                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| CLK                 | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q3                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q2                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q1                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q0                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q4                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q5                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q6                  | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| A1                  | INPUT     | LVCMOS25  |            |            |

                                    Page 2




Design:  UZD1                                          Date:  04/18/19  13:25:34

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+------------+
| A0                  | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| RST                 | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Signal I4/Z0 was merged into signal A0_c
Signal I3/Z0 undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Block I4/LUT0 was optimized away.
Block I3/LUT0 was optimized away.
Block GND was optimized away.
Block VCC was optimized away.

GSR Usage
---------

GSR Component:
   The local reset signal 'RST_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'RST_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        


















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
