// Seed: 2988307170
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    output tri id_5,
    input wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    output tri id_16,
    input supply0 id_17,
    input wor id_18,
    input tri id_19,
    input tri1 id_20,
    input tri1 id_21
);
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23
  );
endmodule
