{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573882673899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573882673904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 13:37:52 2019 " "Processing started: Sat Nov 16 13:37:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573882673904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882673904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardFuzzyCtl -c HardFuzzyCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882673905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573882675054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573882675055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PoolUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file PoolUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PoolUnit " "Found entity 1: PoolUnit" {  } { { "PoolUnit.sv" "" { Text "/home/lian/HardFuzzyCtl/PoolUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReLuUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ReLuUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ReLuUnit " "Found entity 1: ReLuUnit" {  } { { "ReLuUnit.sv" "" { Text "/home/lian/HardFuzzyCtl/ReLuUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvolutionUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ConvolutionUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionUnit " "Found entity 1: ConvolutionUnit" {  } { { "ConvolutionUnit.sv" "" { Text "/home/lian/HardFuzzyCtl/ConvolutionUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FristPool.sv 1 1 " "Found 1 design units, including 1 entities, in source file FristPool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FristPool " "Found entity 1: FristPool" {  } { { "FristPool.sv" "" { Text "/home/lian/HardFuzzyCtl/FristPool.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731607 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Divide Divide.sv " "Entity \"Divide\" obtained from \"Divide.sv\" instead of from Quartus Prime megafunction library" {  } { { "Divide.sv" "" { Text "/home/lian/HardFuzzyCtl/Divide.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1573882731611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divide.sv 1 1 " "Found 1 design units, including 1 entities, in source file Divide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divide " "Found entity 1: Divide" {  } { { "Divide.sv" "" { Text "/home/lian/HardFuzzyCtl/Divide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DownDim.sv 1 1 " "Found 1 design units, including 1 entities, in source file DownDim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DownDim " "Found entity 1: DownDim" {  } { { "DownDim.sv" "" { Text "/home/lian/HardFuzzyCtl/DownDim.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BothLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BothLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BothLookCutLine " "Found entity 1: BothLookCutLine" {  } { { "BothLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BothLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardFuzzyCtl.sv 1 1 " "Found 1 design units, including 1 entities, in source file HardFuzzyCtl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HardFuzzyCtl " "Found entity 1: HardFuzzyCtl" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SensorGet.sv 1 1 " "Found 1 design units, including 1 entities, in source file SensorGet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SensorGet " "Found entity 1: SensorGet" {  } { { "SensorGet.sv" "" { Text "/home/lian/HardFuzzyCtl/SensorGet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BaseCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file BaseCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaseCutLine " "Found entity 1: BaseCutLine" {  } { { "BaseCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/BaseCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullLookCutLine.sv 1 1 " "Found 1 design units, including 1 entities, in source file FullLookCutLine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullLookCutLine " "Found entity 1: FullLookCutLine" {  } { { "FullLookCutLine.sv" "" { Text "/home/lian/HardFuzzyCtl/FullLookCutLine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FuzzyMapping.sv 1 1 " "Found 1 design units, including 1 entities, in source file FuzzyMapping.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuzzyMapping " "Found entity 1: FuzzyMapping" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573882731634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882731634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardFuzzyCtl " "Elaborating entity \"HardFuzzyCtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573882731834 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MF3FN2Mapping\[15\] 0 HardFuzzyCtl.sv(80) " "Net \"MF3FN2Mapping\[15\]\" at HardFuzzyCtl.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573882731872 "|HardFuzzyCtl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SensorGet SensorGet:SensorGetLayerForMF1 " "Elaborating entity \"SensorGet\" for hierarchy \"SensorGet:SensorGetLayerForMF1\"" {  } { { "HardFuzzyCtl.sv" "SensorGetLayerForMF1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SensorGet.sv(34) " "Verilog HDL assignment warning at SensorGet.sv(34): truncated value with size 32 to match size of target (11)" {  } { { "SensorGet.sv" "" { Text "/home/lian/HardFuzzyCtl/SensorGet.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573882732017 "|HardFuzzyCtl|SensorGet:SensorGetLayerForMF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF1FN1 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF1FN1\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF1FN1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732035 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732035 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732071 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732082 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF1FN2 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF1FN2\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF1FN2" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732127 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732128 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732163 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732175 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF1FN3 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF1FN3\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF1FN3" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732220 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732221 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732261 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732272 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF1FN4 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF1FN4\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF1FN4" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732316 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732317 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732353 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732364 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF1FN4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF2FN1 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF2FN1\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF2FN1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732406 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732406 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732447 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732459 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF2FN2 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF2FN2\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF2FN2" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732505 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732505 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732542 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732554 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF2FN3 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF2FN3\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF2FN3" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732599 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732599 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732639 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732651 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF2FN3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF3FN1 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF3FN1\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF3FN1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732730 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732730 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732768 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732779 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF3FN2 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF3FN2\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF3FN2" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732824 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732824 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732860 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732874 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF3FN2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF4FN1 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF4FN1\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF4FN1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882732918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732921 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882732922 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882732961 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882732976 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF4FN2 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF4FN2\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF4FN2" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882733025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733027 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733028 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882733065 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882733077 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF4FN3 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF4FN3\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF4FN3" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882733120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733123 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733124 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882733164 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882733175 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF4FN3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuzzyMapping FuzzyMapping:FuzzyMappingLayerForMF5FN1 " "Elaborating entity \"FuzzyMapping\" for hierarchy \"FuzzyMapping:FuzzyMappingLayerForMF5FN1\"" {  } { { "HardFuzzyCtl.sv" "FuzzyMappingLayerForMF5FN1" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882733218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FuzzyMapping.sv(24) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(24): object \"i\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733220 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j FuzzyMapping.sv(25) " "Verilog HDL or VHDL warning at FuzzyMapping.sv(25): object \"j\" assigned a value but never read" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573882733221 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IsHit FuzzyMapping.sv(76) " "Verilog HDL Always Construct warning at FuzzyMapping.sv(76): inferring latch(es) for variable \"IsHit\", which holds its previous value in one or more paths through the always construct" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573882733260 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsHit FuzzyMapping.sv(92) " "Inferred latch for \"IsHit\" at FuzzyMapping.sv(92)" {  } { { "FuzzyMapping.sv" "" { Text "/home/lian/HardFuzzyCtl/FuzzyMapping.sv" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882733274 "|HardFuzzyCtl|FuzzyMapping:FuzzyMappingLayerForMF5FN1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF5FixValue\[10\] " "Net \"MF5FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF5FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733655 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573882733655 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF4FixValue\[10\] " "Net \"MF4FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF4FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF5FixValue\[10\] " "Net \"MF5FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF5FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573882733658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF3FixValue\[10\] " "Net \"MF3FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF3FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733660 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF4FixValue\[10\] " "Net \"MF4FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF4FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733660 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF5FixValue\[10\] " "Net \"MF5FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF5FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733660 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573882733660 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF2FixValue\[10\] " "Net \"MF2FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF2FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF3FixValue\[10\] " "Net \"MF3FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF3FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF4FixValue\[10\] " "Net \"MF4FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF4FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF5FixValue\[10\] " "Net \"MF5FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF5FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733663 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573882733663 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF1FixValue\[10\] " "Net \"MF1FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF1FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF2FixValue\[10\] " "Net \"MF2FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF2FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF3FixValue\[10\] " "Net \"MF3FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF3FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF4FixValue\[10\] " "Net \"MF4FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF4FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733666 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MF5FixValue\[10\] " "Net \"MF5FixValue\[10\]\" is missing source, defaulting to GND" {  } { { "HardFuzzyCtl.sv" "MF5FixValue\[10\]" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573882733666 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573882733666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573882738044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[0\] GND " "Pin \"OutErrorBus\[0\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[1\] GND " "Pin \"OutErrorBus\[1\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[2\] GND " "Pin \"OutErrorBus\[2\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[3\] GND " "Pin \"OutErrorBus\[3\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[4\] GND " "Pin \"OutErrorBus\[4\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[5\] GND " "Pin \"OutErrorBus\[5\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutErrorBus\[6\] GND " "Pin \"OutErrorBus\[6\]\" is stuck at GND" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573882738758 "|HardFuzzyCtl|OutErrorBus[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573882738758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573882739207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573882743354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573882743354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctlSave\[0\] " "No output dependent on input pin \"ctlSave\[0\]\"" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573882744801 "|HardFuzzyCtl|ctlSave[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctlSave\[1\] " "No output dependent on input pin \"ctlSave\[1\]\"" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573882744801 "|HardFuzzyCtl|ctlSave[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clearError " "No output dependent on input pin \"clearError\"" {  } { { "HardFuzzyCtl.sv" "" { Text "/home/lian/HardFuzzyCtl/HardFuzzyCtl.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573882744801 "|HardFuzzyCtl|clearError"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573882744801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1327 " "Implemented 1327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573882744826 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573882744826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1250 " "Implemented 1250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573882744826 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1573882744826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573882744826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573882744874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 13:39:04 2019 " "Processing ended: Sat Nov 16 13:39:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573882744874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573882744874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573882744874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573882744874 ""}
