
voiceRecorder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  080080f4  080080f4  000090f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008704  08008704  0000a080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008704  08008704  00009704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800870c  0800870c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800870c  0800870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008710  08008710  00009710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008714  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008dc  20000080  08008794  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000095c  08008794  0000a95c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c9f  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e40  00000000  00000000  0001ad4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  0001db90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bbe  00000000  00000000  0001eae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018da1  00000000  00000000  0001f6a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157d4  00000000  00000000  00038447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c960  00000000  00000000  0004dc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da57b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f8  00000000  00000000  000da5c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000debb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080080dc 	.word	0x080080dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080080dc 	.word	0x080080dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	b29a      	uxth	r2, r3
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	68b9      	ldr	r1, [r7, #8]
 80005c2:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <_write+0x28>)
 80005c4:	f003 fcb0 	bl	8003f28 <HAL_UART_Transmit>
    return len;
 80005c8:	687b      	ldr	r3, [r7, #4]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000244 	.word	0x20000244

080005d8 <sd_card_init>:

static FRESULT sd_result;
static FATFS sdCard;
static FIL testFile;
void sd_card_init(void){
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b089      	sub	sp, #36	@ 0x24
 80005dc:	af00      	add	r7, sp, #0
	sd_result = f_mount(&sdCard, "", 1);
 80005de:	2201      	movs	r2, #1
 80005e0:	492a      	ldr	r1, [pc, #168]	@ (800068c <sd_card_init+0xb4>)
 80005e2:	482b      	ldr	r0, [pc, #172]	@ (8000690 <sd_card_init+0xb8>)
 80005e4:	f006 fa1c 	bl	8006a20 <f_mount>
 80005e8:	4603      	mov	r3, r0
 80005ea:	461a      	mov	r2, r3
 80005ec:	4b29      	ldr	r3, [pc, #164]	@ (8000694 <sd_card_init+0xbc>)
 80005ee:	701a      	strb	r2, [r3, #0]

	if (sd_result != 0){
 80005f0:	4b28      	ldr	r3, [pc, #160]	@ (8000694 <sd_card_init+0xbc>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d006      	beq.n	8000606 <sd_card_init+0x2e>
		printf("error in mounting sd card %d \r\n", sd_result);
 80005f8:	4b26      	ldr	r3, [pc, #152]	@ (8000694 <sd_card_init+0xbc>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	4619      	mov	r1, r3
 80005fe:	4826      	ldr	r0, [pc, #152]	@ (8000698 <sd_card_init+0xc0>)
 8000600:	f006 fea2 	bl	8007348 <iprintf>
 8000604:	e002      	b.n	800060c <sd_card_init+0x34>
	}
	else printf("success in mounting sd card\r\n");
 8000606:	4825      	ldr	r0, [pc, #148]	@ (800069c <sd_card_init+0xc4>)
 8000608:	f006 ff06 	bl	8007418 <puts>

	uint8_t file_name[] = "test.txt";
 800060c:	4a24      	ldr	r2, [pc, #144]	@ (80006a0 <sd_card_init+0xc8>)
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	ca07      	ldmia	r2, {r0, r1, r2}
 8000614:	c303      	stmia	r3!, {r0, r1}
 8000616:	701a      	strb	r2, [r3, #0]
	uint8_t temp_number;
	uint8_t test_text[] = "hello friends\r\n";
 8000618:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <sd_card_init+0xcc>)
 800061a:	463c      	mov	r4, r7
 800061c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800061e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	sd_result = f_open(&testFile, (void*)file_name, FA_WRITE | FA_CREATE_ALWAYS);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	220a      	movs	r2, #10
 8000628:	4619      	mov	r1, r3
 800062a:	481f      	ldr	r0, [pc, #124]	@ (80006a8 <sd_card_init+0xd0>)
 800062c:	f006 fa3e 	bl	8006aac <f_open>
 8000630:	4603      	mov	r3, r0
 8000632:	461a      	mov	r2, r3
 8000634:	4b17      	ldr	r3, [pc, #92]	@ (8000694 <sd_card_init+0xbc>)
 8000636:	701a      	strb	r2, [r3, #0]
	if (sd_result != 0){
 8000638:	4b16      	ldr	r3, [pc, #88]	@ (8000694 <sd_card_init+0xbc>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d007      	beq.n	8000650 <sd_card_init+0x78>
		printf("error in creating file: %d \r\n", sd_result);
 8000640:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <sd_card_init+0xbc>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	4619      	mov	r1, r3
 8000646:	4819      	ldr	r0, [pc, #100]	@ (80006ac <sd_card_init+0xd4>)
 8000648:	f006 fe7e 	bl	8007348 <iprintf>
		while(1);
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <sd_card_init+0x74>
	}
	else printf("succeeded in opening file \r\n");
 8000650:	4817      	ldr	r0, [pc, #92]	@ (80006b0 <sd_card_init+0xd8>)
 8000652:	f006 fee1 	bl	8007418 <puts>

	sd_result = f_write(&testFile, (void*)test_text, (UINT)sizeof(test_text), (UINT)&temp_number);
 8000656:	f107 0313 	add.w	r3, r7, #19
 800065a:	4639      	mov	r1, r7
 800065c:	2210      	movs	r2, #16
 800065e:	4812      	ldr	r0, [pc, #72]	@ (80006a8 <sd_card_init+0xd0>)
 8000660:	f006 fbde 	bl	8006e20 <f_write>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <sd_card_init+0xbc>)
 800066a:	701a      	strb	r2, [r3, #0]

	if (sd_result != 0){
 800066c:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <sd_card_init+0xbc>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d004      	beq.n	800067e <sd_card_init+0xa6>
		printf("error writing to the file \r\n");
 8000674:	480f      	ldr	r0, [pc, #60]	@ (80006b4 <sd_card_init+0xdc>)
 8000676:	f006 fecf 	bl	8007418 <puts>
		while (1);
 800067a:	bf00      	nop
 800067c:	e7fd      	b.n	800067a <sd_card_init+0xa2>
	}
	else printf("successfully wrote to file \r\n");
 800067e:	480e      	ldr	r0, [pc, #56]	@ (80006b8 <sd_card_init+0xe0>)
 8000680:	f006 feca 	bl	8007418 <puts>


}
 8000684:	bf00      	nop
 8000686:	3724      	adds	r7, #36	@ 0x24
 8000688:	46bd      	mov	sp, r7
 800068a:	bd90      	pop	{r4, r7, pc}
 800068c:	080080f4 	.word	0x080080f4
 8000690:	20000360 	.word	0x20000360
 8000694:	2000035e 	.word	0x2000035e
 8000698:	080080f8 	.word	0x080080f8
 800069c:	08008118 	.word	0x08008118
 80006a0:	080081b0 	.word	0x080081b0
 80006a4:	080081bc 	.word	0x080081bc
 80006a8:	20000590 	.word	0x20000590
 80006ac:	08008138 	.word	0x08008138
 80006b0:	08008158 	.word	0x08008158
 80006b4:	08008174 	.word	0x08008174
 80006b8:	08008190 	.word	0x08008190

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c0:	f000 fd52 	bl	8001168 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f834 	bl	8000730 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006c8:	f000 f89c 	bl	8000804 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006cc:	f000 f99c 	bl	8000a08 <MX_GPIO_Init>
  MX_DMA_Init();
 80006d0:	f000 f972 	bl	80009b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f946 	bl	8000964 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006d8:	f000 f90e 	bl	80008f8 <MX_SPI1_Init>
  MX_FATFS_Init();
 80006dc:	f003 ffe0 	bl	80046a0 <MX_FATFS_Init>
  MX_I2S2_Init();
 80006e0:	f000 f8ae 	bl	8000840 <MX_I2S2_Init>
  MX_I2S3_Init();
 80006e4:	f000 f8da 	bl	800089c <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  HAL_I2S_Receive_DMA(&hi2s3, (uint16_t*) data_i2s, sizeof(data_i2s)/2); // divide by 2 to get number of samples
 80006e8:	2264      	movs	r2, #100	@ 0x64
 80006ea:	490c      	ldr	r1, [pc, #48]	@ (800071c <main+0x60>)
 80006ec:	480c      	ldr	r0, [pc, #48]	@ (8000720 <main+0x64>)
 80006ee:	f001 fd31 	bl	8002154 <HAL_I2S_Receive_DMA>
  HAL_Delay(500);
 80006f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006f6:	f000 fda9 	bl	800124c <HAL_Delay>
  sd_card_init();
 80006fa:	f7ff ff6d 	bl	80005d8 <sd_card_init>

  printf("start...\r\n");
 80006fe:	4809      	ldr	r0, [pc, #36]	@ (8000724 <main+0x68>)
 8000700:	f006 fe8a 	bl	8007418 <puts>
  {


//	  handleSDCardPlayback();

	  printf("Sample: %d\r\n", sample_i2s);
 8000704:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <main+0x6c>)
 8000706:	881b      	ldrh	r3, [r3, #0]
 8000708:	b21b      	sxth	r3, r3
 800070a:	4619      	mov	r1, r3
 800070c:	4807      	ldr	r0, [pc, #28]	@ (800072c <main+0x70>)
 800070e:	f006 fe1b 	bl	8007348 <iprintf>
	  HAL_Delay(10);
 8000712:	200a      	movs	r0, #10
 8000714:	f000 fd9a 	bl	800124c <HAL_Delay>
	  printf("Sample: %d\r\n", sample_i2s);
 8000718:	bf00      	nop
 800071a:	e7f3      	b.n	8000704 <main+0x48>
 800071c:	20000294 	.word	0x20000294
 8000720:	200000e4 	.word	0x200000e4
 8000724:	080085b0 	.word	0x080085b0
 8000728:	2000035c 	.word	0x2000035c
 800072c:	080085bc 	.word	0x080085bc

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b094      	sub	sp, #80	@ 0x50
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	2230      	movs	r2, #48	@ 0x30
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f006 ff4a 	bl	80075d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000754:	2300      	movs	r3, #0
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	4b28      	ldr	r3, [pc, #160]	@ (80007fc <SystemClock_Config+0xcc>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800075c:	4a27      	ldr	r2, [pc, #156]	@ (80007fc <SystemClock_Config+0xcc>)
 800075e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000762:	6413      	str	r3, [r2, #64]	@ 0x40
 8000764:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <SystemClock_Config+0xcc>)
 8000766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	4b22      	ldr	r3, [pc, #136]	@ (8000800 <SystemClock_Config+0xd0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800077c:	4a20      	ldr	r2, [pc, #128]	@ (8000800 <SystemClock_Config+0xd0>)
 800077e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000782:	6013      	str	r3, [r2, #0]
 8000784:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <SystemClock_Config+0xd0>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000790:	2302      	movs	r3, #2
 8000792:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000794:	2301      	movs	r3, #1
 8000796:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000798:	2310      	movs	r3, #16
 800079a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079c:	2302      	movs	r3, #2
 800079e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007a0:	2300      	movs	r3, #0
 80007a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007a4:	2308      	movs	r3, #8
 80007a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80007a8:	2354      	movs	r3, #84	@ 0x54
 80007aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007b0:	2307      	movs	r3, #7
 80007b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b4:	f107 0320 	add.w	r3, r7, #32
 80007b8:	4618      	mov	r0, r3
 80007ba:	f002 f92d 	bl	8002a18 <HAL_RCC_OscConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c4:	f000 f9b2 	bl	8000b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c8:	230f      	movs	r3, #15
 80007ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007cc:	2302      	movs	r3, #2
 80007ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	2102      	movs	r1, #2
 80007e4:	4618      	mov	r0, r3
 80007e6:	f002 fb8f 	bl	8002f08 <HAL_RCC_ClockConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007f0:	f000 f99c 	bl	8000b2c <Error_Handler>
  }
}
 80007f4:	bf00      	nop
 80007f6:	3750      	adds	r7, #80	@ 0x50
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40023800 	.word	0x40023800
 8000800:	40007000 	.word	0x40007000

08000804 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000818:	2301      	movs	r3, #1
 800081a:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 96;
 800081c:	2360      	movs	r3, #96	@ 0x60
 800081e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000820:	2302      	movs	r3, #2
 8000822:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	4618      	mov	r0, r3
 8000828:	f002 fd8e 	bl	8003348 <HAL_RCCEx_PeriphCLKConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000832:	f000 f97b 	bl	8000b2c <Error_Handler>
  }
}
 8000836:	bf00      	nop
 8000838:	3718      	adds	r7, #24
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000846:	4a14      	ldr	r2, [pc, #80]	@ (8000898 <MX_I2S2_Init+0x58>)
 8000848:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_I2S2_Init+0x54>)
 800084c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000850:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000858:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_I2S2_Init+0x54>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800085e:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000860:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000864:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000868:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800086c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800086e:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000874:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_I2S2_Init+0x54>)
 800087c:	2201      	movs	r2, #1
 800087e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000880:	4804      	ldr	r0, [pc, #16]	@ (8000894 <MX_I2S2_Init+0x54>)
 8000882:	f001 fb27 	bl	8001ed4 <HAL_I2S_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 800088c:	f000 f94e 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	2000009c 	.word	0x2000009c
 8000898:	40003800 	.word	0x40003800

0800089c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008a0:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008a2:	4a14      	ldr	r2, [pc, #80]	@ (80008f4 <MX_I2S3_Init+0x58>)
 80008a4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 80008a6:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008a8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80008ac:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008ae:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80008b4:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80008ba:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 80008c0:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008c2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80008c6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008c8:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008ce:	4b08      	ldr	r3, [pc, #32]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008d4:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008da:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <MX_I2S3_Init+0x54>)
 80008dc:	f001 fafa 	bl	8001ed4 <HAL_I2S_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008e6:	f000 f921 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	200000e4 	.word	0x200000e4
 80008f4:	40003c00 	.word	0x40003c00

080008f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <MX_SPI1_Init+0x64>)
 80008fe:	4a18      	ldr	r2, [pc, #96]	@ (8000960 <MX_SPI1_Init+0x68>)
 8000900:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_SPI1_Init+0x64>)
 8000904:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000908:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_SPI1_Init+0x64>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000910:	4b12      	ldr	r3, [pc, #72]	@ (800095c <MX_SPI1_Init+0x64>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000916:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_SPI1_Init+0x64>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800091c:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_SPI1_Init+0x64>)
 800091e:	2200      	movs	r2, #0
 8000920:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_SPI1_Init+0x64>)
 8000924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000928:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_SPI1_Init+0x64>)
 800092c:	2218      	movs	r2, #24
 800092e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000930:	4b0a      	ldr	r3, [pc, #40]	@ (800095c <MX_SPI1_Init+0x64>)
 8000932:	2200      	movs	r2, #0
 8000934:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_SPI1_Init+0x64>)
 8000938:	2200      	movs	r2, #0
 800093a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <MX_SPI1_Init+0x64>)
 800093e:	2200      	movs	r2, #0
 8000940:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_SPI1_Init+0x64>)
 8000944:	220a      	movs	r2, #10
 8000946:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <MX_SPI1_Init+0x64>)
 800094a:	f002 fe4b 	bl	80035e4 <HAL_SPI_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000954:	f000 f8ea 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	200001ec 	.word	0x200001ec
 8000960:	40013000 	.word	0x40013000

08000964 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000968:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 800096a:	4a12      	ldr	r2, [pc, #72]	@ (80009b4 <MX_USART2_UART_Init+0x50>)
 800096c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800096e:	4b10      	ldr	r3, [pc, #64]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000974:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000982:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800099a:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <MX_USART2_UART_Init+0x4c>)
 800099c:	f003 fa74 	bl	8003e88 <HAL_UART_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009a6:	f000 f8c1 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000244 	.word	0x20000244
 80009b4:	40004400 	.word	0x40004400

080009b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <MX_DMA_Init+0x4c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000a04 <MX_DMA_Init+0x4c>)
 80009c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000a04 <MX_DMA_Init+0x4c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	200b      	movs	r0, #11
 80009e0:	f000 fd33 	bl	800144a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009e4:	200b      	movs	r0, #11
 80009e6:	f000 fd4c 	bl	8001482 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2100      	movs	r1, #0
 80009ee:	200f      	movs	r0, #15
 80009f0:	f000 fd2b 	bl	800144a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80009f4:	200f      	movs	r0, #15
 80009f6:	f000 fd44 	bl	8001482 <HAL_NVIC_EnableIRQ>

}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	@ 0x28
 8000a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	4b29      	ldr	r3, [pc, #164]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a28      	ldr	r2, [pc, #160]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b26      	ldr	r3, [pc, #152]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a21      	ldr	r2, [pc, #132]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a60:	f043 0301 	orr.w	r3, r3, #1
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0301 	and.w	r3, r3, #1
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a13      	ldr	r2, [pc, #76]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a7c:	f043 0302 	orr.w	r3, r3, #2
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a82:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_GPIO_Init+0xc0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2110      	movs	r1, #16
 8000a92:	480e      	ldr	r0, [pc, #56]	@ (8000acc <MX_GPIO_Init+0xc4>)
 8000a94:	f001 fa04 	bl	8001ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2120      	movs	r1, #32
 8000a9c:	480b      	ldr	r0, [pc, #44]	@ (8000acc <MX_GPIO_Init+0xc4>)
 8000a9e:	f001 f9ff 	bl	8001ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin LD3_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LD3_Pin;
 8000aa2:	2330      	movs	r3, #48	@ 0x30
 8000aa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4804      	ldr	r0, [pc, #16]	@ (8000acc <MX_GPIO_Init+0xc4>)
 8000aba:	f001 f86d 	bl	8001b98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000abe:	bf00      	nop
 8000ac0:	3728      	adds	r7, #40	@ 0x28
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40020000 	.word	0x40020000

08000ad0 <HAL_I2S_TxCpltCallback>:

}



void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef * hi2s){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]

	// whenever called, 32000 samples already got played
	callback_result = FULL_COMPLETED;
 8000ad8:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <HAL_I2S_TxCpltCallback+0x28>)
 8000ada:	2202      	movs	r2, #2
 8000adc:	701a      	strb	r2, [r3, #0]
	played_size += 32000;
 8000ade:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <HAL_I2S_TxCpltCallback+0x2c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f503 43fa 	add.w	r3, r3, #32000	@ 0x7d00
 8000ae6:	4a05      	ldr	r2, [pc, #20]	@ (8000afc <HAL_I2S_TxCpltCallback+0x2c>)
 8000ae8:	6013      	str	r3, [r2, #0]
	printf("FULL callback\r\n");
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <HAL_I2S_TxCpltCallback+0x30>)
 8000aec:	f006 fc94 	bl	8007418 <puts>

}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000290 	.word	0x20000290
 8000afc:	2000028c 	.word	0x2000028c
 8000b00:	080085dc 	.word	0x080085dc

08000b04 <HAL_I2S_RxCpltCallback>:


void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef * hi2s){
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	sample_i2s = data_i2s[0];
 8000b0c:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <HAL_I2S_RxCpltCallback+0x20>)
 8000b0e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <HAL_I2S_RxCpltCallback+0x24>)
 8000b14:	801a      	strh	r2, [r3, #0]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000294 	.word	0x20000294
 8000b28:	2000035c 	.word	0x2000035c

08000b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b30:	b672      	cpsid	i
}
 8000b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <Error_Handler+0x8>

08000b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b46:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b62:	4a08      	ldr	r2, [pc, #32]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b6a:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <HAL_MspInit+0x4c>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800

08000b88 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08e      	sub	sp, #56	@ 0x38
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a8a      	ldr	r2, [pc, #552]	@ (8000dd0 <HAL_I2S_MspInit+0x248>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	f040 808c 	bne.w	8000cc4 <HAL_I2S_MspInit+0x13c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	623b      	str	r3, [r7, #32]
 8000bb0:	4b88      	ldr	r3, [pc, #544]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	4a87      	ldr	r2, [pc, #540]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bbc:	4b85      	ldr	r3, [pc, #532]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bc4:	623b      	str	r3, [r7, #32]
 8000bc6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
 8000bcc:	4b81      	ldr	r3, [pc, #516]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd0:	4a80      	ldr	r2, [pc, #512]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bd2:	f043 0304 	orr.w	r3, r3, #4
 8000bd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd8:	4b7e      	ldr	r3, [pc, #504]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bdc:	f003 0304 	and.w	r3, r3, #4
 8000be0:	61fb      	str	r3, [r7, #28]
 8000be2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be4:	2300      	movs	r3, #0
 8000be6:	61bb      	str	r3, [r7, #24]
 8000be8:	4b7a      	ldr	r3, [pc, #488]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bec:	4a79      	ldr	r2, [pc, #484]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bee:	f043 0302 	orr.w	r3, r3, #2
 8000bf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf4:	4b77      	ldr	r3, [pc, #476]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf8:	f003 0302 	and.w	r3, r3, #2
 8000bfc:	61bb      	str	r3, [r7, #24]
 8000bfe:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c00:	2304      	movs	r3, #4
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000c10:	2306      	movs	r3, #6
 8000c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c18:	4619      	mov	r1, r3
 8000c1a:	486f      	ldr	r0, [pc, #444]	@ (8000dd8 <HAL_I2S_MspInit+0x250>)
 8000c1c:	f000 ffbc 	bl	8001b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8000c20:	2348      	movs	r3, #72	@ 0x48
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c24:	2302      	movs	r3, #2
 8000c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c30:	2305      	movs	r3, #5
 8000c32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4867      	ldr	r0, [pc, #412]	@ (8000dd8 <HAL_I2S_MspInit+0x250>)
 8000c3c:	f000 ffac 	bl	8001b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c40:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c52:	2305      	movs	r3, #5
 8000c54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	485f      	ldr	r0, [pc, #380]	@ (8000ddc <HAL_I2S_MspInit+0x254>)
 8000c5e:	f000 ff9b 	bl	8001b98 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000c62:	4b5f      	ldr	r3, [pc, #380]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c64:	4a5f      	ldr	r2, [pc, #380]	@ (8000de4 <HAL_I2S_MspInit+0x25c>)
 8000c66:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000c68:	4b5d      	ldr	r3, [pc, #372]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c6e:	4b5c      	ldr	r3, [pc, #368]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c70:	2240      	movs	r2, #64	@ 0x40
 8000c72:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c74:	4b5a      	ldr	r3, [pc, #360]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c7a:	4b59      	ldr	r3, [pc, #356]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c80:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c82:	4b57      	ldr	r3, [pc, #348]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c88:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c8a:	4b55      	ldr	r3, [pc, #340]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c90:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000c92:	4b53      	ldr	r3, [pc, #332]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c98:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c9a:	4b51      	ldr	r3, [pc, #324]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ca6:	484e      	ldr	r0, [pc, #312]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000ca8:	f000 fc06 	bl	80014b8 <HAL_DMA_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 8000cb2:	f7ff ff3b 	bl	8000b2c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a49      	ldr	r2, [pc, #292]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000cba:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cbc:	4a48      	ldr	r2, [pc, #288]	@ (8000de0 <HAL_I2S_MspInit+0x258>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000cc2:	e080      	b.n	8000dc6 <HAL_I2S_MspInit+0x23e>
  else if(hi2s->Instance==SPI3)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a47      	ldr	r2, [pc, #284]	@ (8000de8 <HAL_I2S_MspInit+0x260>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d17b      	bne.n	8000dc6 <HAL_I2S_MspInit+0x23e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	4b40      	ldr	r3, [pc, #256]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd6:	4a3f      	ldr	r2, [pc, #252]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cde:	4b3d      	ldr	r3, [pc, #244]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	4b39      	ldr	r3, [pc, #228]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	4a38      	ldr	r2, [pc, #224]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000cf4:	f043 0301 	orr.w	r3, r3, #1
 8000cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfa:	4b36      	ldr	r3, [pc, #216]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	4b32      	ldr	r3, [pc, #200]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0e:	4a31      	ldr	r2, [pc, #196]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000d10:	f043 0304 	orr.w	r3, r3, #4
 8000d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d16:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd4 <HAL_I2S_MspInit+0x24c>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	f003 0304 	and.w	r3, r3, #4
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d30:	2300      	movs	r3, #0
 8000d32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d34:	2306      	movs	r3, #6
 8000d36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	482b      	ldr	r0, [pc, #172]	@ (8000dec <HAL_I2S_MspInit+0x264>)
 8000d40:	f000 ff2a 	bl	8001b98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000d44:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d56:	2306      	movs	r3, #6
 8000d58:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5e:	4619      	mov	r1, r3
 8000d60:	481d      	ldr	r0, [pc, #116]	@ (8000dd8 <HAL_I2S_MspInit+0x250>)
 8000d62:	f000 ff19 	bl	8001b98 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8000d66:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d68:	4a22      	ldr	r2, [pc, #136]	@ (8000df4 <HAL_I2S_MspInit+0x26c>)
 8000d6a:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8000d6c:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d84:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d8c:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d94:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 8000d96:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000d98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d9c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000da4:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8000daa:	4811      	ldr	r0, [pc, #68]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000dac:	f000 fb84 	bl	80014b8 <HAL_DMA_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_I2S_MspInit+0x232>
      Error_Handler();
 8000db6:	f7ff feb9 	bl	8000b2c <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000dbe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dc0:	4a0b      	ldr	r2, [pc, #44]	@ (8000df0 <HAL_I2S_MspInit+0x268>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000dc6:	bf00      	nop
 8000dc8:	3738      	adds	r7, #56	@ 0x38
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40003800 	.word	0x40003800
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020800 	.word	0x40020800
 8000ddc:	40020400 	.word	0x40020400
 8000de0:	2000012c 	.word	0x2000012c
 8000de4:	40026070 	.word	0x40026070
 8000de8:	40003c00 	.word	0x40003c00
 8000dec:	40020000 	.word	0x40020000
 8000df0:	2000018c 	.word	0x2000018c
 8000df4:	40026010 	.word	0x40026010

08000df8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	@ 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a28      	ldr	r2, [pc, #160]	@ (8000eb8 <HAL_SPI_MspInit+0xc0>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d149      	bne.n	8000eae <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
 8000e1e:	4b27      	ldr	r3, [pc, #156]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e22:	4a26      	ldr	r2, [pc, #152]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e2a:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	4b20      	ldr	r3, [pc, #128]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a18      	ldr	r2, [pc, #96]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <HAL_SPI_MspInit+0xc4>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e6e:	23c0      	movs	r3, #192	@ 0xc0
 8000e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e7e:	2305      	movs	r3, #5
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	4619      	mov	r1, r3
 8000e88:	480d      	ldr	r0, [pc, #52]	@ (8000ec0 <HAL_SPI_MspInit+0xc8>)
 8000e8a:	f000 fe85 	bl	8001b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e8e:	2308      	movs	r3, #8
 8000e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e9e:	2305      	movs	r3, #5
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	@ (8000ec4 <HAL_SPI_MspInit+0xcc>)
 8000eaa:	f000 fe75 	bl	8001b98 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	@ 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40013000 	.word	0x40013000
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	40020400 	.word	0x40020400

08000ec8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a19      	ldr	r2, [pc, #100]	@ (8000f4c <HAL_UART_MspInit+0x84>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d12b      	bne.n	8000f42 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	4a17      	ldr	r2, [pc, #92]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efa:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a10      	ldr	r2, [pc, #64]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <HAL_UART_MspInit+0x88>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f22:	230c      	movs	r3, #12
 8000f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f26:	2302      	movs	r3, #2
 8000f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f32:	2307      	movs	r3, #7
 8000f34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4805      	ldr	r0, [pc, #20]	@ (8000f54 <HAL_UART_MspInit+0x8c>)
 8000f3e:	f000 fe2b 	bl	8001b98 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f42:	bf00      	nop
 8000f44:	3728      	adds	r7, #40	@ 0x28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40004400 	.word	0x40004400
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020000 	.word	0x40020000

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <NMI_Handler+0x4>

08000f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <HardFault_Handler+0x4>

08000f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <MemManage_Handler+0x4>

08000f70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <BusFault_Handler+0x4>

08000f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <UsageFault_Handler+0x4>

08000f80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fae:	f000 f92d 	bl	800120c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8000fbc:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <DMA1_Stream0_IRQHandler+0x10>)
 8000fbe:	f000 fb81 	bl	80016c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	2000018c 	.word	0x2000018c

08000fcc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000fd0:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <DMA1_Stream4_IRQHandler+0x10>)
 8000fd2:	f000 fb77 	bl	80016c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	2000012c 	.word	0x2000012c

08000fe0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	e00a      	b.n	8001008 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ff2:	f3af 8000 	nop.w
 8000ff6:	4601      	mov	r1, r0
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	1c5a      	adds	r2, r3, #1
 8000ffc:	60ba      	str	r2, [r7, #8]
 8000ffe:	b2ca      	uxtb	r2, r1
 8001000:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3301      	adds	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	429a      	cmp	r2, r3
 800100e:	dbf0      	blt.n	8000ff2 <_read+0x12>
  }

  return len;
 8001010:	687b      	ldr	r3, [r7, #4]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <_close>:
  }
  return len;
}

int _close(int file)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001032:	b480      	push	{r7}
 8001034:	b083      	sub	sp, #12
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
 800103a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001042:	605a      	str	r2, [r3, #4]
  return 0;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <_isatty>:

int _isatty(int file)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800108c:	4a14      	ldr	r2, [pc, #80]	@ (80010e0 <_sbrk+0x5c>)
 800108e:	4b15      	ldr	r3, [pc, #84]	@ (80010e4 <_sbrk+0x60>)
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <_sbrk+0x64>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <_sbrk+0x64>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <_sbrk+0x68>)
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d207      	bcs.n	80010c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b4:	f006 fade 	bl	8007674 <__errno>
 80010b8:	4603      	mov	r3, r0
 80010ba:	220c      	movs	r2, #12
 80010bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	e009      	b.n	80010d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <_sbrk+0x64>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <_sbrk+0x64>)
 80010d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20018000 	.word	0x20018000
 80010e4:	00000400 	.word	0x00000400
 80010e8:	200007c0 	.word	0x200007c0
 80010ec:	20000960 	.word	0x20000960

080010f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <SystemInit+0x20>)
 80010f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010fa:	4a05      	ldr	r2, [pc, #20]	@ (8001110 <SystemInit+0x20>)
 80010fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001100:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001114:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800114c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001118:	f7ff ffea 	bl	80010f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800111c:	480c      	ldr	r0, [pc, #48]	@ (8001150 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800111e:	490d      	ldr	r1, [pc, #52]	@ (8001154 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001120:	4a0d      	ldr	r2, [pc, #52]	@ (8001158 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001122:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001124:	e002      	b.n	800112c <LoopCopyDataInit>

08001126 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001126:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001128:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800112a:	3304      	adds	r3, #4

0800112c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800112c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800112e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001130:	d3f9      	bcc.n	8001126 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001132:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001134:	4c0a      	ldr	r4, [pc, #40]	@ (8001160 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001138:	e001      	b.n	800113e <LoopFillZerobss>

0800113a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800113a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800113c:	3204      	adds	r2, #4

0800113e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800113e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001140:	d3fb      	bcc.n	800113a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001142:	f006 fa9d 	bl	8007680 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001146:	f7ff fab9 	bl	80006bc <main>
  bx  lr    
 800114a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800114c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001150:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001154:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001158:	08008714 	.word	0x08008714
  ldr r2, =_sbss
 800115c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001160:	2000095c 	.word	0x2000095c

08001164 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001164:	e7fe      	b.n	8001164 <ADC_IRQHandler>
	...

08001168 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800116c:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <HAL_Init+0x40>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a0d      	ldr	r2, [pc, #52]	@ (80011a8 <HAL_Init+0x40>)
 8001172:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001176:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001178:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <HAL_Init+0x40>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <HAL_Init+0x40>)
 800117e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001182:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001184:	4b08      	ldr	r3, [pc, #32]	@ (80011a8 <HAL_Init+0x40>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a07      	ldr	r2, [pc, #28]	@ (80011a8 <HAL_Init+0x40>)
 800118a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800118e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001190:	2003      	movs	r0, #3
 8001192:	f000 f94f 	bl	8001434 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001196:	2000      	movs	r0, #0
 8001198:	f000 f808 	bl	80011ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800119c:	f7ff fccc 	bl	8000b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023c00 	.word	0x40023c00

080011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <HAL_InitTick+0x54>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_InitTick+0x58>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 f967 	bl	800149e <HAL_SYSTICK_Config>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e00e      	b.n	80011f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b0f      	cmp	r3, #15
 80011de:	d80a      	bhi.n	80011f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e0:	2200      	movs	r2, #0
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	f04f 30ff 	mov.w	r0, #4294967295
 80011e8:	f000 f92f 	bl	800144a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ec:	4a06      	ldr	r2, [pc, #24]	@ (8001208 <HAL_InitTick+0x5c>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e000      	b.n	80011f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000000 	.word	0x20000000
 8001204:	20000008 	.word	0x20000008
 8001208:	20000004 	.word	0x20000004

0800120c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <HAL_IncTick+0x20>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_IncTick+0x24>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4413      	add	r3, r2
 800121c:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <HAL_IncTick+0x24>)
 800121e:	6013      	str	r3, [r2, #0]
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000008 	.word	0x20000008
 8001230:	200007c4 	.word	0x200007c4

08001234 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return uwTick;
 8001238:	4b03      	ldr	r3, [pc, #12]	@ (8001248 <HAL_GetTick+0x14>)
 800123a:	681b      	ldr	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	200007c4 	.word	0x200007c4

0800124c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001254:	f7ff ffee 	bl	8001234 <HAL_GetTick>
 8001258:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001264:	d005      	beq.n	8001272 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <HAL_Delay+0x44>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	461a      	mov	r2, r3
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4413      	add	r3, r2
 8001270:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001272:	bf00      	nop
 8001274:	f7ff ffde 	bl	8001234 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	68fa      	ldr	r2, [r7, #12]
 8001280:	429a      	cmp	r2, r3
 8001282:	d8f7      	bhi.n	8001274 <HAL_Delay+0x28>
  {
  }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000008 	.word	0x20000008

08001294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012a4:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <__NVIC_SetPriorityGrouping+0x44>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012b0:	4013      	ands	r3, r2
 80012b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012c6:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <__NVIC_SetPriorityGrouping+0x44>)
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	60d3      	str	r3, [r2, #12]
}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e0:	4b04      	ldr	r3, [pc, #16]	@ (80012f4 <__NVIC_GetPriorityGrouping+0x18>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	f003 0307 	and.w	r3, r3, #7
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	2b00      	cmp	r3, #0
 8001308:	db0b      	blt.n	8001322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	f003 021f 	and.w	r2, r3, #31
 8001310:	4907      	ldr	r1, [pc, #28]	@ (8001330 <__NVIC_EnableIRQ+0x38>)
 8001312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001316:	095b      	lsrs	r3, r3, #5
 8001318:	2001      	movs	r0, #1
 800131a:	fa00 f202 	lsl.w	r2, r0, r2
 800131e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000e100 	.word	0xe000e100

08001334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	2b00      	cmp	r3, #0
 8001346:	db0a      	blt.n	800135e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	b2da      	uxtb	r2, r3
 800134c:	490c      	ldr	r1, [pc, #48]	@ (8001380 <__NVIC_SetPriority+0x4c>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	440b      	add	r3, r1
 8001358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800135c:	e00a      	b.n	8001374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4908      	ldr	r1, [pc, #32]	@ (8001384 <__NVIC_SetPriority+0x50>)
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	3b04      	subs	r3, #4
 800136c:	0112      	lsls	r2, r2, #4
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	440b      	add	r3, r1
 8001372:	761a      	strb	r2, [r3, #24]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000e100 	.word	0xe000e100
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	@ 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f1c3 0307 	rsb	r3, r3, #7
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	bf28      	it	cs
 80013a6:	2304      	movcs	r3, #4
 80013a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3304      	adds	r3, #4
 80013ae:	2b06      	cmp	r3, #6
 80013b0:	d902      	bls.n	80013b8 <NVIC_EncodePriority+0x30>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3b03      	subs	r3, #3
 80013b6:	e000      	b.n	80013ba <NVIC_EncodePriority+0x32>
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013bc:	f04f 32ff 	mov.w	r2, #4294967295
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43da      	mvns	r2, r3
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	401a      	ands	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	43d9      	mvns	r1, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e0:	4313      	orrs	r3, r2
         );
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3724      	adds	r7, #36	@ 0x24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001400:	d301      	bcc.n	8001406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001402:	2301      	movs	r3, #1
 8001404:	e00f      	b.n	8001426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001406:	4a0a      	ldr	r2, [pc, #40]	@ (8001430 <SysTick_Config+0x40>)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3b01      	subs	r3, #1
 800140c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140e:	210f      	movs	r1, #15
 8001410:	f04f 30ff 	mov.w	r0, #4294967295
 8001414:	f7ff ff8e 	bl	8001334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001418:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <SysTick_Config+0x40>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141e:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <SysTick_Config+0x40>)
 8001420:	2207      	movs	r2, #7
 8001422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	e000e010 	.word	0xe000e010

08001434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ff29 	bl	8001294 <__NVIC_SetPriorityGrouping>
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	4603      	mov	r3, r0
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
 8001456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800145c:	f7ff ff3e 	bl	80012dc <__NVIC_GetPriorityGrouping>
 8001460:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	68b9      	ldr	r1, [r7, #8]
 8001466:	6978      	ldr	r0, [r7, #20]
 8001468:	f7ff ff8e 	bl	8001388 <NVIC_EncodePriority>
 800146c:	4602      	mov	r2, r0
 800146e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001472:	4611      	mov	r1, r2
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff5d 	bl	8001334 <__NVIC_SetPriority>
}
 800147a:	bf00      	nop
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	4603      	mov	r3, r0
 800148a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff31 	bl	80012f8 <__NVIC_EnableIRQ>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ffa2 	bl	80013f0 <SysTick_Config>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80014c4:	f7ff feb6 	bl	8001234 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e099      	b.n	8001608 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2202      	movs	r2, #2
 80014d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f022 0201 	bic.w	r2, r2, #1
 80014f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014f4:	e00f      	b.n	8001516 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014f6:	f7ff fe9d 	bl	8001234 <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b05      	cmp	r3, #5
 8001502:	d908      	bls.n	8001516 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2220      	movs	r2, #32
 8001508:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2203      	movs	r2, #3
 800150e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e078      	b.n	8001608 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1e8      	bne.n	80014f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	4b38      	ldr	r3, [pc, #224]	@ (8001610 <HAL_DMA_Init+0x158>)
 8001530:	4013      	ands	r3, r2
 8001532:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001542:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800154e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800155a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	4313      	orrs	r3, r2
 8001566:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800156c:	2b04      	cmp	r3, #4
 800156e:	d107      	bne.n	8001580 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001578:	4313      	orrs	r3, r2
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	4313      	orrs	r3, r2
 800157e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	f023 0307 	bic.w	r3, r3, #7
 8001596:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	4313      	orrs	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	d117      	bne.n	80015da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d00e      	beq.n	80015da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 fa6f 	bl	8001aa0 <DMA_CheckFifoParam>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d008      	beq.n	80015da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2240      	movs	r2, #64	@ 0x40
 80015cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80015d6:	2301      	movs	r3, #1
 80015d8:	e016      	b.n	8001608 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f000 fa26 	bl	8001a34 <DMA_CalcBaseAndBitshift>
 80015e8:	4603      	mov	r3, r0
 80015ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f0:	223f      	movs	r2, #63	@ 0x3f
 80015f2:	409a      	lsls	r2, r3
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2201      	movs	r2, #1
 8001602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	f010803f 	.word	0xf010803f

08001614 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
 8001620:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001632:	2b01      	cmp	r3, #1
 8001634:	d101      	bne.n	800163a <HAL_DMA_Start_IT+0x26>
 8001636:	2302      	movs	r3, #2
 8001638:	e040      	b.n	80016bc <HAL_DMA_Start_IT+0xa8>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2201      	movs	r2, #1
 800163e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b01      	cmp	r3, #1
 800164c:	d12f      	bne.n	80016ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2202      	movs	r2, #2
 8001652:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2200      	movs	r2, #0
 800165a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	68b9      	ldr	r1, [r7, #8]
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f000 f9b8 	bl	80019d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800166c:	223f      	movs	r2, #63	@ 0x3f
 800166e:	409a      	lsls	r2, r3
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0216 	orr.w	r2, r2, #22
 8001682:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001688:	2b00      	cmp	r3, #0
 800168a:	d007      	beq.n	800169c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0208 	orr.w	r2, r2, #8
 800169a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f042 0201 	orr.w	r2, r2, #1
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	e005      	b.n	80016ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80016b6:	2302      	movs	r3, #2
 80016b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80016d0:	4b8e      	ldr	r3, [pc, #568]	@ (800190c <HAL_DMA_IRQHandler+0x248>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a8e      	ldr	r2, [pc, #568]	@ (8001910 <HAL_DMA_IRQHandler+0x24c>)
 80016d6:	fba2 2303 	umull	r2, r3, r2, r3
 80016da:	0a9b      	lsrs	r3, r3, #10
 80016dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ee:	2208      	movs	r2, #8
 80016f0:	409a      	lsls	r2, r3
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	4013      	ands	r3, r2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d01a      	beq.n	8001730 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	d013      	beq.n	8001730 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f022 0204 	bic.w	r2, r2, #4
 8001716:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800171c:	2208      	movs	r2, #8
 800171e:	409a      	lsls	r2, r3
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001728:	f043 0201 	orr.w	r2, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001734:	2201      	movs	r2, #1
 8001736:	409a      	lsls	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4013      	ands	r3, r2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d012      	beq.n	8001766 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00b      	beq.n	8001766 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001752:	2201      	movs	r2, #1
 8001754:	409a      	lsls	r2, r3
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800175e:	f043 0202 	orr.w	r2, r3, #2
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176a:	2204      	movs	r2, #4
 800176c:	409a      	lsls	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4013      	ands	r3, r2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d012      	beq.n	800179c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d00b      	beq.n	800179c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001788:	2204      	movs	r2, #4
 800178a:	409a      	lsls	r2, r3
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001794:	f043 0204 	orr.w	r2, r3, #4
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a0:	2210      	movs	r2, #16
 80017a2:	409a      	lsls	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4013      	ands	r3, r2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d043      	beq.n	8001834 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d03c      	beq.n	8001834 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017be:	2210      	movs	r2, #16
 80017c0:	409a      	lsls	r2, r3
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d018      	beq.n	8001806 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d108      	bne.n	80017f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d024      	beq.n	8001834 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	4798      	blx	r3
 80017f2:	e01f      	b.n	8001834 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01b      	beq.n	8001834 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	4798      	blx	r3
 8001804:	e016      	b.n	8001834 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001810:	2b00      	cmp	r3, #0
 8001812:	d107      	bne.n	8001824 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f022 0208 	bic.w	r2, r2, #8
 8001822:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001838:	2220      	movs	r2, #32
 800183a:	409a      	lsls	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4013      	ands	r3, r2
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 808f 	beq.w	8001964 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0310 	and.w	r3, r3, #16
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 8087 	beq.w	8001964 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800185a:	2220      	movs	r2, #32
 800185c:	409a      	lsls	r2, r3
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b05      	cmp	r3, #5
 800186c:	d136      	bne.n	80018dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0216 	bic.w	r2, r2, #22
 800187c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	695a      	ldr	r2, [r3, #20]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800188c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	2b00      	cmp	r3, #0
 8001894:	d103      	bne.n	800189e <HAL_DMA_IRQHandler+0x1da>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800189a:	2b00      	cmp	r3, #0
 800189c:	d007      	beq.n	80018ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 0208 	bic.w	r2, r2, #8
 80018ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b2:	223f      	movs	r2, #63	@ 0x3f
 80018b4:	409a      	lsls	r2, r3
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d07e      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	4798      	blx	r3
        }
        return;
 80018da:	e079      	b.n	80019d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d01d      	beq.n	8001926 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10d      	bne.n	8001914 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d031      	beq.n	8001964 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	4798      	blx	r3
 8001908:	e02c      	b.n	8001964 <HAL_DMA_IRQHandler+0x2a0>
 800190a:	bf00      	nop
 800190c:	20000000 	.word	0x20000000
 8001910:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001918:	2b00      	cmp	r3, #0
 800191a:	d023      	beq.n	8001964 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	4798      	blx	r3
 8001924:	e01e      	b.n	8001964 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10f      	bne.n	8001954 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f022 0210 	bic.w	r2, r2, #16
 8001942:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001968:	2b00      	cmp	r3, #0
 800196a:	d032      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b00      	cmp	r3, #0
 8001976:	d022      	beq.n	80019be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2205      	movs	r2, #5
 800197c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 0201 	bic.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	3301      	adds	r3, #1
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	429a      	cmp	r2, r3
 800199a:	d307      	bcc.n	80019ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f2      	bne.n	8001990 <HAL_DMA_IRQHandler+0x2cc>
 80019aa:	e000      	b.n	80019ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80019ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2201      	movs	r2, #1
 80019b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	4798      	blx	r3
 80019ce:	e000      	b.n	80019d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80019d0:	bf00      	nop
    }
  }
}
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
 80019e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80019f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	2b40      	cmp	r3, #64	@ 0x40
 8001a04:	d108      	bne.n	8001a18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a16:	e007      	b.n	8001a28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	60da      	str	r2, [r3, #12]
}
 8001a28:	bf00      	nop
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	3b10      	subs	r3, #16
 8001a44:	4a14      	ldr	r2, [pc, #80]	@ (8001a98 <DMA_CalcBaseAndBitshift+0x64>)
 8001a46:	fba2 2303 	umull	r2, r3, r2, r3
 8001a4a:	091b      	lsrs	r3, r3, #4
 8001a4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001a4e:	4a13      	ldr	r2, [pc, #76]	@ (8001a9c <DMA_CalcBaseAndBitshift+0x68>)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d909      	bls.n	8001a76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a6a:	f023 0303 	bic.w	r3, r3, #3
 8001a6e:	1d1a      	adds	r2, r3, #4
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a74:	e007      	b.n	8001a86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001a7e:	f023 0303 	bic.w	r3, r3, #3
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	aaaaaaab 	.word	0xaaaaaaab
 8001a9c:	08008648 	.word	0x08008648

08001aa0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d11f      	bne.n	8001afa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d856      	bhi.n	8001b6e <DMA_CheckFifoParam+0xce>
 8001ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac8 <DMA_CheckFifoParam+0x28>)
 8001ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac6:	bf00      	nop
 8001ac8:	08001ad9 	.word	0x08001ad9
 8001acc:	08001aeb 	.word	0x08001aeb
 8001ad0:	08001ad9 	.word	0x08001ad9
 8001ad4:	08001b6f 	.word	0x08001b6f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001adc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d046      	beq.n	8001b72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ae8:	e043      	b.n	8001b72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001af2:	d140      	bne.n	8001b76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001af8:	e03d      	b.n	8001b76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b02:	d121      	bne.n	8001b48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2b03      	cmp	r3, #3
 8001b08:	d837      	bhi.n	8001b7a <DMA_CheckFifoParam+0xda>
 8001b0a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b10 <DMA_CheckFifoParam+0x70>)
 8001b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b10:	08001b21 	.word	0x08001b21
 8001b14:	08001b27 	.word	0x08001b27
 8001b18:	08001b21 	.word	0x08001b21
 8001b1c:	08001b39 	.word	0x08001b39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	73fb      	strb	r3, [r7, #15]
      break;
 8001b24:	e030      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d025      	beq.n	8001b7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b36:	e022      	b.n	8001b7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b3c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001b40:	d11f      	bne.n	8001b82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001b46:	e01c      	b.n	8001b82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d903      	bls.n	8001b56 <DMA_CheckFifoParam+0xb6>
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	2b03      	cmp	r3, #3
 8001b52:	d003      	beq.n	8001b5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001b54:	e018      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	73fb      	strb	r3, [r7, #15]
      break;
 8001b5a:	e015      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00e      	beq.n	8001b86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b6c:	e00b      	b.n	8001b86 <DMA_CheckFifoParam+0xe6>
      break;
 8001b6e:	bf00      	nop
 8001b70:	e00a      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;
 8001b72:	bf00      	nop
 8001b74:	e008      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;
 8001b76:	bf00      	nop
 8001b78:	e006      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;
 8001b7a:	bf00      	nop
 8001b7c:	e004      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;
 8001b7e:	bf00      	nop
 8001b80:	e002      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;   
 8001b82:	bf00      	nop
 8001b84:	e000      	b.n	8001b88 <DMA_CheckFifoParam+0xe8>
      break;
 8001b86:	bf00      	nop
    }
  } 
  
  return status; 
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop

08001b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	@ 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	e159      	b.n	8001e68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	f040 8148 	bne.w	8001e62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0303 	and.w	r3, r3, #3
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d005      	beq.n	8001bea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d130      	bne.n	8001c4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	68da      	ldr	r2, [r3, #12]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c20:	2201      	movs	r2, #1
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	091b      	lsrs	r3, r3, #4
 8001c36:	f003 0201 	and.w	r2, r3, #1
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	d017      	beq.n	8001c88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d123      	bne.n	8001cdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	08da      	lsrs	r2, r3, #3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3208      	adds	r2, #8
 8001c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	220f      	movs	r2, #15
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	08da      	lsrs	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3208      	adds	r2, #8
 8001cd6:	69b9      	ldr	r1, [r7, #24]
 8001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0203 	and.w	r2, r3, #3
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80a2 	beq.w	8001e62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	4b57      	ldr	r3, [pc, #348]	@ (8001e80 <HAL_GPIO_Init+0x2e8>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d26:	4a56      	ldr	r2, [pc, #344]	@ (8001e80 <HAL_GPIO_Init+0x2e8>)
 8001d28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d2e:	4b54      	ldr	r3, [pc, #336]	@ (8001e80 <HAL_GPIO_Init+0x2e8>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d3a:	4a52      	ldr	r2, [pc, #328]	@ (8001e84 <HAL_GPIO_Init+0x2ec>)
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	089b      	lsrs	r3, r3, #2
 8001d40:	3302      	adds	r3, #2
 8001d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	220f      	movs	r2, #15
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a49      	ldr	r2, [pc, #292]	@ (8001e88 <HAL_GPIO_Init+0x2f0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d019      	beq.n	8001d9a <HAL_GPIO_Init+0x202>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a48      	ldr	r2, [pc, #288]	@ (8001e8c <HAL_GPIO_Init+0x2f4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d013      	beq.n	8001d96 <HAL_GPIO_Init+0x1fe>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a47      	ldr	r2, [pc, #284]	@ (8001e90 <HAL_GPIO_Init+0x2f8>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d00d      	beq.n	8001d92 <HAL_GPIO_Init+0x1fa>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a46      	ldr	r2, [pc, #280]	@ (8001e94 <HAL_GPIO_Init+0x2fc>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d007      	beq.n	8001d8e <HAL_GPIO_Init+0x1f6>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a45      	ldr	r2, [pc, #276]	@ (8001e98 <HAL_GPIO_Init+0x300>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d101      	bne.n	8001d8a <HAL_GPIO_Init+0x1f2>
 8001d86:	2304      	movs	r3, #4
 8001d88:	e008      	b.n	8001d9c <HAL_GPIO_Init+0x204>
 8001d8a:	2307      	movs	r3, #7
 8001d8c:	e006      	b.n	8001d9c <HAL_GPIO_Init+0x204>
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e004      	b.n	8001d9c <HAL_GPIO_Init+0x204>
 8001d92:	2302      	movs	r3, #2
 8001d94:	e002      	b.n	8001d9c <HAL_GPIO_Init+0x204>
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <HAL_GPIO_Init+0x204>
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	69fa      	ldr	r2, [r7, #28]
 8001d9e:	f002 0203 	and.w	r2, r2, #3
 8001da2:	0092      	lsls	r2, r2, #2
 8001da4:	4093      	lsls	r3, r2
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dac:	4935      	ldr	r1, [pc, #212]	@ (8001e84 <HAL_GPIO_Init+0x2ec>)
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	089b      	lsrs	r3, r3, #2
 8001db2:	3302      	adds	r3, #2
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dba:	4b38      	ldr	r3, [pc, #224]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dde:	4a2f      	ldr	r2, [pc, #188]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001de4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e08:	4a24      	ldr	r2, [pc, #144]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e0e:	4b23      	ldr	r3, [pc, #140]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e32:	4a1a      	ldr	r2, [pc, #104]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e38:	4b18      	ldr	r3, [pc, #96]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e9c <HAL_GPIO_Init+0x304>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3301      	adds	r3, #1
 8001e66:	61fb      	str	r3, [r7, #28]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	2b0f      	cmp	r3, #15
 8001e6c:	f67f aea2 	bls.w	8001bb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3724      	adds	r7, #36	@ 0x24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40013800 	.word	0x40013800
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	40020400 	.word	0x40020400
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020c00 	.word	0x40020c00
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40013c00 	.word	0x40013c00

08001ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
 8001eac:	4613      	mov	r3, r2
 8001eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eb0:	787b      	ldrb	r3, [r7, #1]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ebc:	e003      	b.n	8001ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ebe:	887b      	ldrh	r3, [r7, #2]
 8001ec0:	041a      	lsls	r2, r3, #16
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	619a      	str	r2, [r3, #24]
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e128      	b.n	8002138 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a90      	ldr	r2, [pc, #576]	@ (8002140 <HAL_I2S_Init+0x26c>)
 8001efe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7fe fe41 	bl	8000b88 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	69db      	ldr	r3, [r3, #28]
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	6812      	ldr	r2, [r2, #0]
 8001f18:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001f1c:	f023 030f 	bic.w	r3, r3, #15
 8001f20:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2202      	movs	r2, #2
 8001f28:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d060      	beq.n	8001ff4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d102      	bne.n	8001f40 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001f3a:	2310      	movs	r3, #16
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	e001      	b.n	8001f44 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001f40:	2320      	movs	r3, #32
 8001f42:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	2b20      	cmp	r3, #32
 8001f4a:	d802      	bhi.n	8001f52 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001f52:	2001      	movs	r0, #1
 8001f54:	f001 fae6 	bl	8003524 <HAL_RCCEx_GetPeriphCLKFreq>
 8001f58:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f62:	d125      	bne.n	8001fb0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d010      	beq.n	8001f8e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	461a      	mov	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f88:	3305      	adds	r3, #5
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	e01f      	b.n	8001fce <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	3305      	adds	r3, #5
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	e00e      	b.n	8001fce <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fca:	3305      	adds	r3, #5
 8001fcc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	4a5c      	ldr	r2, [pc, #368]	@ (8002144 <HAL_I2S_Init+0x270>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	08db      	lsrs	r3, r3, #3
 8001fd8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	085b      	lsrs	r3, r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	021b      	lsls	r3, r3, #8
 8001ff0:	61bb      	str	r3, [r7, #24]
 8001ff2:	e003      	b.n	8001ffc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d902      	bls.n	8002008 <HAL_I2S_Init+0x134>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	2bff      	cmp	r3, #255	@ 0xff
 8002006:	d907      	bls.n	8002018 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200c:	f043 0210 	orr.w	r2, r3, #16
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e08f      	b.n	8002138 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	ea42 0103 	orr.w	r1, r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	430a      	orrs	r2, r1
 800202a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002036:	f023 030f 	bic.w	r3, r3, #15
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6851      	ldr	r1, [r2, #4]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6892      	ldr	r2, [r2, #8]
 8002042:	4311      	orrs	r1, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	68d2      	ldr	r2, [r2, #12]
 8002048:	4311      	orrs	r1, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6992      	ldr	r2, [r2, #24]
 800204e:	430a      	orrs	r2, r1
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800205a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d161      	bne.n	8002128 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a38      	ldr	r2, [pc, #224]	@ (8002148 <HAL_I2S_Init+0x274>)
 8002068:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a37      	ldr	r2, [pc, #220]	@ (800214c <HAL_I2S_Init+0x278>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d101      	bne.n	8002078 <HAL_I2S_Init+0x1a4>
 8002074:	4b36      	ldr	r3, [pc, #216]	@ (8002150 <HAL_I2S_Init+0x27c>)
 8002076:	e001      	b.n	800207c <HAL_I2S_Init+0x1a8>
 8002078:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	4932      	ldr	r1, [pc, #200]	@ (800214c <HAL_I2S_Init+0x278>)
 8002084:	428a      	cmp	r2, r1
 8002086:	d101      	bne.n	800208c <HAL_I2S_Init+0x1b8>
 8002088:	4a31      	ldr	r2, [pc, #196]	@ (8002150 <HAL_I2S_Init+0x27c>)
 800208a:	e001      	b.n	8002090 <HAL_I2S_Init+0x1bc>
 800208c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002090:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002094:	f023 030f 	bic.w	r3, r3, #15
 8002098:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a2b      	ldr	r2, [pc, #172]	@ (800214c <HAL_I2S_Init+0x278>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d101      	bne.n	80020a8 <HAL_I2S_Init+0x1d4>
 80020a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002150 <HAL_I2S_Init+0x27c>)
 80020a6:	e001      	b.n	80020ac <HAL_I2S_Init+0x1d8>
 80020a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020ac:	2202      	movs	r2, #2
 80020ae:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a25      	ldr	r2, [pc, #148]	@ (800214c <HAL_I2S_Init+0x278>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d101      	bne.n	80020be <HAL_I2S_Init+0x1ea>
 80020ba:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <HAL_I2S_Init+0x27c>)
 80020bc:	e001      	b.n	80020c2 <HAL_I2S_Init+0x1ee>
 80020be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020c2:	69db      	ldr	r3, [r3, #28]
 80020c4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020ce:	d003      	beq.n	80020d8 <HAL_I2S_Init+0x204>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d103      	bne.n	80020e0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80020d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020dc:	613b      	str	r3, [r7, #16]
 80020de:	e001      	b.n	80020e4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80020e0:	2300      	movs	r3, #0
 80020e2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020ee:	4313      	orrs	r3, r2
 80020f0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80020f8:	4313      	orrs	r3, r2
 80020fa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002102:	4313      	orrs	r3, r2
 8002104:	b29a      	uxth	r2, r3
 8002106:	897b      	ldrh	r3, [r7, #10]
 8002108:	4313      	orrs	r3, r2
 800210a:	b29b      	uxth	r3, r3
 800210c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002110:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a0d      	ldr	r2, [pc, #52]	@ (800214c <HAL_I2S_Init+0x278>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d101      	bne.n	8002120 <HAL_I2S_Init+0x24c>
 800211c:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <HAL_I2S_Init+0x27c>)
 800211e:	e001      	b.n	8002124 <HAL_I2S_Init+0x250>
 8002120:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002124:	897a      	ldrh	r2, [r7, #10]
 8002126:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3720      	adds	r7, #32
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	08002451 	.word	0x08002451
 8002144:	cccccccd 	.word	0xcccccccd
 8002148:	08002565 	.word	0x08002565
 800214c:	40003800 	.word	0x40003800
 8002150:	40003400 	.word	0x40003400

08002154 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	4613      	mov	r3, r2
 8002160:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <HAL_I2S_Receive_DMA+0x1a>
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e09d      	b.n	80022ae <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d001      	beq.n	8002182 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 800217e:	2302      	movs	r3, #2
 8002180:	e095      	b.n	80022ae <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_I2S_Receive_DMA+0x3e>
 800218e:	2302      	movs	r3, #2
 8002190:	e08d      	b.n	80022ae <HAL_I2S_Receive_DMA+0x15a>
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2204      	movs	r2, #4
 800219e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	68ba      	ldr	r2, [r7, #8]
 80021ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2b03      	cmp	r3, #3
 80021be:	d002      	beq.n	80021c6 <HAL_I2S_Receive_DMA+0x72>
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	d10a      	bne.n	80021dc <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80021da:	e005      	b.n	80021e8 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	88fa      	ldrh	r2, [r7, #6]
 80021e0:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	88fa      	ldrh	r2, [r7, #6]
 80021e6:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ec:	4a32      	ldr	r2, [pc, #200]	@ (80022b8 <HAL_I2S_Receive_DMA+0x164>)
 80021ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f4:	4a31      	ldr	r2, [pc, #196]	@ (80022bc <HAL_I2S_Receive_DMA+0x168>)
 80021f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	4a30      	ldr	r2, [pc, #192]	@ (80022c0 <HAL_I2S_Receive_DMA+0x16c>)
 80021fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800220a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800220e:	d10a      	bne.n	8002226 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002210:	2300      	movs	r3, #0
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	613b      	str	r3, [r7, #16]
 8002224:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	330c      	adds	r3, #12
 8002230:	4619      	mov	r1, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002236:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800223c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800223e:	f7ff f9e9 	bl	8001614 <HAL_DMA_Start_IT>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00f      	beq.n	8002268 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224c:	f043 0208 	orr.w	r2, r3, #8
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e022      	b.n	80022ae <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d107      	bne.n	800228e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0201 	orr.w	r2, r2, #1
 800228c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	69db      	ldr	r3, [r3, #28]
 8002294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002298:	2b00      	cmp	r3, #0
 800229a:	d107      	bne.n	80022ac <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	69da      	ldr	r2, [r3, #28]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022aa:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	0800232f 	.word	0x0800232f
 80022bc:	080022ed 	.word	0x080022ed
 80022c0:	0800234b 	.word	0x0800234b

080022c4 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10e      	bne.n	8002320 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f7fe fbef 	bl	8000b04 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b084      	sub	sp, #16
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f7ff ffc1 	bl	80022c4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b084      	sub	sp, #16
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002356:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 0203 	bic.w	r2, r2, #3
 8002366:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002380:	f043 0208 	orr.w	r2, r3, #8
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f7ff ffa5 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a2:	881a      	ldrh	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	1c9a      	adds	r2, r3, #2
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b29a      	uxth	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d10e      	bne.n	80023ea <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80023da:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7fe fb73 	bl	8000ad0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b082      	sub	sp, #8
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68da      	ldr	r2, [r3, #12]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002404:	b292      	uxth	r2, r2
 8002406:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240c:	1c9a      	adds	r2, r3, #2
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10e      	bne.n	8002448 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002438:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7fe fb5e 	bl	8000b04 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002448:	bf00      	nop
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b04      	cmp	r3, #4
 800246a:	d13a      	bne.n	80024e2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b01      	cmp	r3, #1
 8002474:	d109      	bne.n	800248a <I2S_IRQHandler+0x3a>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002480:	2b40      	cmp	r3, #64	@ 0x40
 8002482:	d102      	bne.n	800248a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7ff ffb4 	bl	80023f2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002490:	2b40      	cmp	r3, #64	@ 0x40
 8002492:	d126      	bne.n	80024e2 <I2S_IRQHandler+0x92>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f003 0320 	and.w	r3, r3, #32
 800249e:	2b20      	cmp	r3, #32
 80024a0:	d11f      	bne.n	80024e2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80024b0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	613b      	str	r3, [r7, #16]
 80024c6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d4:	f043 0202 	orr.w	r2, r3, #2
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff fefb 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b03      	cmp	r3, #3
 80024ec:	d136      	bne.n	800255c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d109      	bne.n	800250c <I2S_IRQHandler+0xbc>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002502:	2b80      	cmp	r3, #128	@ 0x80
 8002504:	d102      	bne.n	800250c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ff45 	bl	8002396 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d122      	bne.n	800255c <I2S_IRQHandler+0x10c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0320 	and.w	r3, r3, #32
 8002520:	2b20      	cmp	r3, #32
 8002522:	d11b      	bne.n	800255c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002532:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	f043 0204 	orr.w	r2, r3, #4
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff febe 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800255c:	bf00      	nop
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a92      	ldr	r2, [pc, #584]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d101      	bne.n	8002582 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800257e:	4b92      	ldr	r3, [pc, #584]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002580:	e001      	b.n	8002586 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002582:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a8b      	ldr	r2, [pc, #556]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d101      	bne.n	80025a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800259c:	4b8a      	ldr	r3, [pc, #552]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800259e:	e001      	b.n	80025a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80025a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025b0:	d004      	beq.n	80025bc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f040 8099 	bne.w	80026ee <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d107      	bne.n	80025d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f925 	bl	8002820 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d107      	bne.n	80025f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f9c8 	bl	8002980 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f6:	2b40      	cmp	r3, #64	@ 0x40
 80025f8:	d13a      	bne.n	8002670 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f003 0320 	and.w	r3, r3, #32
 8002600:	2b00      	cmp	r3, #0
 8002602:	d035      	beq.n	8002670 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a6e      	ldr	r2, [pc, #440]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d101      	bne.n	8002612 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800260e:	4b6e      	ldr	r3, [pc, #440]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002610:	e001      	b.n	8002616 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002612:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4969      	ldr	r1, [pc, #420]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800261e:	428b      	cmp	r3, r1
 8002620:	d101      	bne.n	8002626 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002622:	4b69      	ldr	r3, [pc, #420]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002624:	e001      	b.n	800262a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002626:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800262a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800262e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800263e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002662:	f043 0202 	orr.w	r2, r3, #2
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff fe34 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b08      	cmp	r3, #8
 8002678:	f040 80c3 	bne.w	8002802 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	f003 0320 	and.w	r3, r3, #32
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 80bd 	beq.w	8002802 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002696:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a49      	ldr	r2, [pc, #292]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d101      	bne.n	80026a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80026a2:	4b49      	ldr	r3, [pc, #292]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80026a4:	e001      	b.n	80026aa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80026a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4944      	ldr	r1, [pc, #272]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80026b2:	428b      	cmp	r3, r1
 80026b4:	d101      	bne.n	80026ba <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80026b6:	4b44      	ldr	r3, [pc, #272]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80026b8:	e001      	b.n	80026be <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80026ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80026c2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80026c4:	2300      	movs	r3, #0
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f043 0204 	orr.w	r2, r3, #4
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff fdf6 	bl	80022d8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80026ec:	e089      	b.n	8002802 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d107      	bne.n	8002708 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d002      	beq.n	8002708 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f8be 	bl	8002884 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d107      	bne.n	8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002718:	2b00      	cmp	r3, #0
 800271a:	d002      	beq.n	8002722 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f000 f8fd 	bl	800291c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002728:	2b40      	cmp	r3, #64	@ 0x40
 800272a:	d12f      	bne.n	800278c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f003 0320 	and.w	r3, r3, #32
 8002732:	2b00      	cmp	r3, #0
 8002734:	d02a      	beq.n	800278c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002744:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1e      	ldr	r2, [pc, #120]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d101      	bne.n	8002754 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002750:	4b1d      	ldr	r3, [pc, #116]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002752:	e001      	b.n	8002758 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002754:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4919      	ldr	r1, [pc, #100]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002760:	428b      	cmp	r3, r1
 8002762:	d101      	bne.n	8002768 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002764:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002766:	e001      	b.n	800276c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002768:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800276c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002770:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f043 0202 	orr.w	r2, r3, #2
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff fda6 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b08      	cmp	r3, #8
 8002794:	d136      	bne.n	8002804 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	f003 0320 	and.w	r3, r3, #32
 800279c:	2b00      	cmp	r3, #0
 800279e:	d031      	beq.n	8002804 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a07      	ldr	r2, [pc, #28]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027ac:	e001      	b.n	80027b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80027ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4902      	ldr	r1, [pc, #8]	@ (80027c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027ba:	428b      	cmp	r3, r1
 80027bc:	d106      	bne.n	80027cc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80027be:	4b02      	ldr	r3, [pc, #8]	@ (80027c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027c0:	e006      	b.n	80027d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80027c2:	bf00      	nop
 80027c4:	40003800 	.word	0x40003800
 80027c8:	40003400 	.word	0x40003400
 80027cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027d0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80027d4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027e4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f2:	f043 0204 	orr.w	r2, r3, #4
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff fd6c 	bl	80022d8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002800:	e000      	b.n	8002804 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002802:	bf00      	nop
}
 8002804:	bf00      	nop
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282c:	1c99      	adds	r1, r3, #2
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6251      	str	r1, [r2, #36]	@ 0x24
 8002832:	881a      	ldrh	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283e:	b29b      	uxth	r3, r3
 8002840:	3b01      	subs	r3, #1
 8002842:	b29a      	uxth	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800284c:	b29b      	uxth	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d113      	bne.n	800287a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002860:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002866:	b29b      	uxth	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d106      	bne.n	800287a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ffc9 	bl	800280c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	1c99      	adds	r1, r3, #2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6251      	str	r1, [r2, #36]	@ 0x24
 8002896:	8819      	ldrh	r1, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1d      	ldr	r2, [pc, #116]	@ (8002914 <I2SEx_TxISR_I2SExt+0x90>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d101      	bne.n	80028a6 <I2SEx_TxISR_I2SExt+0x22>
 80028a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <I2SEx_TxISR_I2SExt+0x94>)
 80028a4:	e001      	b.n	80028aa <I2SEx_TxISR_I2SExt+0x26>
 80028a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028aa:	460a      	mov	r2, r1
 80028ac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d121      	bne.n	800290a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <I2SEx_TxISR_I2SExt+0x90>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d101      	bne.n	80028d4 <I2SEx_TxISR_I2SExt+0x50>
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <I2SEx_TxISR_I2SExt+0x94>)
 80028d2:	e001      	b.n	80028d8 <I2SEx_TxISR_I2SExt+0x54>
 80028d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	490d      	ldr	r1, [pc, #52]	@ (8002914 <I2SEx_TxISR_I2SExt+0x90>)
 80028e0:	428b      	cmp	r3, r1
 80028e2:	d101      	bne.n	80028e8 <I2SEx_TxISR_I2SExt+0x64>
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <I2SEx_TxISR_I2SExt+0x94>)
 80028e6:	e001      	b.n	80028ec <I2SEx_TxISR_I2SExt+0x68>
 80028e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80028f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d106      	bne.n	800290a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ff81 	bl	800280c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40003800 	.word	0x40003800
 8002918:	40003400 	.word	0x40003400

0800291c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68d8      	ldr	r0, [r3, #12]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	1c99      	adds	r1, r3, #2
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002934:	b282      	uxth	r2, r0
 8002936:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	d113      	bne.n	8002978 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800295e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002964:	b29b      	uxth	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d106      	bne.n	8002978 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff ff4a 	bl	800280c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a20      	ldr	r2, [pc, #128]	@ (8002a10 <I2SEx_RxISR_I2SExt+0x90>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d101      	bne.n	8002996 <I2SEx_RxISR_I2SExt+0x16>
 8002992:	4b20      	ldr	r3, [pc, #128]	@ (8002a14 <I2SEx_RxISR_I2SExt+0x94>)
 8002994:	e001      	b.n	800299a <I2SEx_RxISR_I2SExt+0x1a>
 8002996:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800299a:	68d8      	ldr	r0, [r3, #12]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	1c99      	adds	r1, r3, #2
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80029a6:	b282      	uxth	r2, r0
 80029a8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	3b01      	subs	r3, #1
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d121      	bne.n	8002a06 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a12      	ldr	r2, [pc, #72]	@ (8002a10 <I2SEx_RxISR_I2SExt+0x90>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d101      	bne.n	80029d0 <I2SEx_RxISR_I2SExt+0x50>
 80029cc:	4b11      	ldr	r3, [pc, #68]	@ (8002a14 <I2SEx_RxISR_I2SExt+0x94>)
 80029ce:	e001      	b.n	80029d4 <I2SEx_RxISR_I2SExt+0x54>
 80029d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	490d      	ldr	r1, [pc, #52]	@ (8002a10 <I2SEx_RxISR_I2SExt+0x90>)
 80029dc:	428b      	cmp	r3, r1
 80029de:	d101      	bne.n	80029e4 <I2SEx_RxISR_I2SExt+0x64>
 80029e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a14 <I2SEx_RxISR_I2SExt+0x94>)
 80029e2:	e001      	b.n	80029e8 <I2SEx_RxISR_I2SExt+0x68>
 80029e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029ec:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d106      	bne.n	8002a06 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff ff03 	bl	800280c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40003800 	.word	0x40003800
 8002a14:	40003400 	.word	0x40003400

08002a18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e267      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d075      	beq.n	8002b22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a36:	4b88      	ldr	r3, [pc, #544]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 030c 	and.w	r3, r3, #12
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	d00c      	beq.n	8002a5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a42:	4b85      	ldr	r3, [pc, #532]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d112      	bne.n	8002a74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a4e:	4b82      	ldr	r3, [pc, #520]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a5a:	d10b      	bne.n	8002a74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d05b      	beq.n	8002b20 <HAL_RCC_OscConfig+0x108>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d157      	bne.n	8002b20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e242      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a7c:	d106      	bne.n	8002a8c <HAL_RCC_OscConfig+0x74>
 8002a7e:	4b76      	ldr	r3, [pc, #472]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a75      	ldr	r2, [pc, #468]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e01d      	b.n	8002ac8 <HAL_RCC_OscConfig+0xb0>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x98>
 8002a96:	4b70      	ldr	r3, [pc, #448]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a6f      	ldr	r2, [pc, #444]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b6d      	ldr	r3, [pc, #436]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a6c      	ldr	r2, [pc, #432]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e00b      	b.n	8002ac8 <HAL_RCC_OscConfig+0xb0>
 8002ab0:	4b69      	ldr	r3, [pc, #420]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a68      	ldr	r2, [pc, #416]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b66      	ldr	r3, [pc, #408]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a65      	ldr	r2, [pc, #404]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d013      	beq.n	8002af8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7fe fbb0 	bl	8001234 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad8:	f7fe fbac 	bl	8001234 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b64      	cmp	r3, #100	@ 0x64
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e207      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	4b5b      	ldr	r3, [pc, #364]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0xc0>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fb9c 	bl	8001234 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b00:	f7fe fb98 	bl	8001234 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	@ 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e1f3      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b12:	4b51      	ldr	r3, [pc, #324]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0xe8>
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d063      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b3a:	4b47      	ldr	r3, [pc, #284]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d11c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b46:	4b44      	ldr	r3, [pc, #272]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d116      	bne.n	8002b80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b52:	4b41      	ldr	r3, [pc, #260]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <HAL_RCC_OscConfig+0x152>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d001      	beq.n	8002b6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e1c7      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	4937      	ldr	r1, [pc, #220]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7e:	e03a      	b.n	8002bf6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d020      	beq.n	8002bca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b88:	4b34      	ldr	r3, [pc, #208]	@ (8002c5c <HAL_RCC_OscConfig+0x244>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8e:	f7fe fb51 	bl	8001234 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b96:	f7fe fb4d 	bl	8001234 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e1a8      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb4:	4b28      	ldr	r3, [pc, #160]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4925      	ldr	r1, [pc, #148]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	600b      	str	r3, [r1, #0]
 8002bc8:	e015      	b.n	8002bf6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bca:	4b24      	ldr	r3, [pc, #144]	@ (8002c5c <HAL_RCC_OscConfig+0x244>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fb30 	bl	8001234 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd8:	f7fe fb2c 	bl	8001234 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e187      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bea:	4b1b      	ldr	r3, [pc, #108]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d036      	beq.n	8002c70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d016      	beq.n	8002c38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c0a:	4b15      	ldr	r3, [pc, #84]	@ (8002c60 <HAL_RCC_OscConfig+0x248>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c10:	f7fe fb10 	bl	8001234 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c18:	f7fe fb0c 	bl	8001234 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e167      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <HAL_RCC_OscConfig+0x240>)
 8002c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x200>
 8002c36:	e01b      	b.n	8002c70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c38:	4b09      	ldr	r3, [pc, #36]	@ (8002c60 <HAL_RCC_OscConfig+0x248>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3e:	f7fe faf9 	bl	8001234 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c44:	e00e      	b.n	8002c64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c46:	f7fe faf5 	bl	8001234 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d907      	bls.n	8002c64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e150      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	42470000 	.word	0x42470000
 8002c60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c64:	4b88      	ldr	r3, [pc, #544]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1ea      	bne.n	8002c46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8097 	beq.w	8002dac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c82:	4b81      	ldr	r3, [pc, #516]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10f      	bne.n	8002cae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	4b7d      	ldr	r3, [pc, #500]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	4a7c      	ldr	r2, [pc, #496]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9e:	4b7a      	ldr	r3, [pc, #488]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002caa:	2301      	movs	r3, #1
 8002cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cae:	4b77      	ldr	r3, [pc, #476]	@ (8002e8c <HAL_RCC_OscConfig+0x474>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d118      	bne.n	8002cec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cba:	4b74      	ldr	r3, [pc, #464]	@ (8002e8c <HAL_RCC_OscConfig+0x474>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a73      	ldr	r2, [pc, #460]	@ (8002e8c <HAL_RCC_OscConfig+0x474>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc6:	f7fe fab5 	bl	8001234 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cce:	f7fe fab1 	bl	8001234 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e10c      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e8c <HAL_RCC_OscConfig+0x474>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_OscConfig+0x2ea>
 8002cf4:	4b64      	ldr	r3, [pc, #400]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf8:	4a63      	ldr	r2, [pc, #396]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d00:	e01c      	b.n	8002d3c <HAL_RCC_OscConfig+0x324>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b05      	cmp	r3, #5
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x30c>
 8002d0a:	4b5f      	ldr	r3, [pc, #380]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0e:	4a5e      	ldr	r2, [pc, #376]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d10:	f043 0304 	orr.w	r3, r3, #4
 8002d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d16:	4b5c      	ldr	r3, [pc, #368]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1a:	4a5b      	ldr	r2, [pc, #364]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d22:	e00b      	b.n	8002d3c <HAL_RCC_OscConfig+0x324>
 8002d24:	4b58      	ldr	r3, [pc, #352]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d28:	4a57      	ldr	r2, [pc, #348]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d30:	4b55      	ldr	r3, [pc, #340]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d34:	4a54      	ldr	r2, [pc, #336]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d36:	f023 0304 	bic.w	r3, r3, #4
 8002d3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d015      	beq.n	8002d70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d44:	f7fe fa76 	bl	8001234 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4a:	e00a      	b.n	8002d62 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4c:	f7fe fa72 	bl	8001234 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e0cb      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d62:	4b49      	ldr	r3, [pc, #292]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d0ee      	beq.n	8002d4c <HAL_RCC_OscConfig+0x334>
 8002d6e:	e014      	b.n	8002d9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d70:	f7fe fa60 	bl	8001234 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d76:	e00a      	b.n	8002d8e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d78:	f7fe fa5c 	bl	8001234 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e0b5      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1ee      	bne.n	8002d78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d9a:	7dfb      	ldrb	r3, [r7, #23]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d105      	bne.n	8002dac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002da0:	4b39      	ldr	r3, [pc, #228]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da4:	4a38      	ldr	r2, [pc, #224]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002da6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 80a1 	beq.w	8002ef8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002db6:	4b34      	ldr	r3, [pc, #208]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 030c 	and.w	r3, r3, #12
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d05c      	beq.n	8002e7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d141      	bne.n	8002e4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dca:	4b31      	ldr	r3, [pc, #196]	@ (8002e90 <HAL_RCC_OscConfig+0x478>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fa30 	bl	8001234 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7fe fa2c 	bl	8001234 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e087      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	4b27      	ldr	r3, [pc, #156]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69da      	ldr	r2, [r3, #28]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e04:	019b      	lsls	r3, r3, #6
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0c:	085b      	lsrs	r3, r3, #1
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	041b      	lsls	r3, r3, #16
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e18:	061b      	lsls	r3, r3, #24
 8002e1a:	491b      	ldr	r1, [pc, #108]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e20:	4b1b      	ldr	r3, [pc, #108]	@ (8002e90 <HAL_RCC_OscConfig+0x478>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e26:	f7fe fa05 	bl	8001234 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7fe fa01 	bl	8001234 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e05c      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e40:	4b11      	ldr	r3, [pc, #68]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x416>
 8002e4c:	e054      	b.n	8002ef8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4e:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <HAL_RCC_OscConfig+0x478>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7fe f9ee 	bl	8001234 <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe f9ea 	bl	8001234 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e045      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <HAL_RCC_OscConfig+0x470>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x444>
 8002e7a:	e03d      	b.n	8002ef8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d107      	bne.n	8002e94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e038      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	40007000 	.word	0x40007000
 8002e90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e94:	4b1b      	ldr	r3, [pc, #108]	@ (8002f04 <HAL_RCC_OscConfig+0x4ec>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d028      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d121      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d11a      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d111      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eda:	085b      	lsrs	r3, r3, #1
 8002edc:	3b01      	subs	r3, #1
 8002ede:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800

08002f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e0cc      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f1c:	4b68      	ldr	r3, [pc, #416]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d90c      	bls.n	8002f44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2a:	4b65      	ldr	r3, [pc, #404]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f32:	4b63      	ldr	r3, [pc, #396]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0307 	and.w	r3, r3, #7
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0b8      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d020      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f5c:	4b59      	ldr	r3, [pc, #356]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	4a58      	ldr	r2, [pc, #352]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f74:	4b53      	ldr	r3, [pc, #332]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4a52      	ldr	r2, [pc, #328]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f80:	4b50      	ldr	r3, [pc, #320]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	494d      	ldr	r1, [pc, #308]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d044      	beq.n	8003028 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d107      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	4b47      	ldr	r3, [pc, #284]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d119      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e07f      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d003      	beq.n	8002fc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d107      	bne.n	8002fd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc6:	4b3f      	ldr	r3, [pc, #252]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d109      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e06f      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e067      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fe6:	4b37      	ldr	r3, [pc, #220]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f023 0203 	bic.w	r2, r3, #3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	4934      	ldr	r1, [pc, #208]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ff8:	f7fe f91c 	bl	8001234 <HAL_GetTick>
 8002ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffe:	e00a      	b.n	8003016 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003000:	f7fe f918 	bl	8001234 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800300e:	4293      	cmp	r3, r2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e04f      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003016:	4b2b      	ldr	r3, [pc, #172]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 020c 	and.w	r2, r3, #12
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	429a      	cmp	r2, r3
 8003026:	d1eb      	bne.n	8003000 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003028:	4b25      	ldr	r3, [pc, #148]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d20c      	bcs.n	8003050 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003036:	4b22      	ldr	r3, [pc, #136]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303e:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e032      	b.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	d008      	beq.n	800306e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800305c:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	4916      	ldr	r1, [pc, #88]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	4313      	orrs	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	2b00      	cmp	r3, #0
 8003078:	d009      	beq.n	800308e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800307a:	4b12      	ldr	r3, [pc, #72]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	490e      	ldr	r1, [pc, #56]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	4313      	orrs	r3, r2
 800308c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800308e:	f000 f821 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 8003092:	4602      	mov	r2, r0
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	091b      	lsrs	r3, r3, #4
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	490a      	ldr	r1, [pc, #40]	@ (80030c8 <HAL_RCC_ClockConfig+0x1c0>)
 80030a0:	5ccb      	ldrb	r3, [r1, r3]
 80030a2:	fa22 f303 	lsr.w	r3, r2, r3
 80030a6:	4a09      	ldr	r2, [pc, #36]	@ (80030cc <HAL_RCC_ClockConfig+0x1c4>)
 80030a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030aa:	4b09      	ldr	r3, [pc, #36]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fe f87c 	bl	80011ac <HAL_InitTick>

  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40023c00 	.word	0x40023c00
 80030c4:	40023800 	.word	0x40023800
 80030c8:	08008630 	.word	0x08008630
 80030cc:	20000000 	.word	0x20000000
 80030d0:	20000004 	.word	0x20000004

080030d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030d8:	b094      	sub	sp, #80	@ 0x50
 80030da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030ec:	4b79      	ldr	r3, [pc, #484]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d00d      	beq.n	8003114 <HAL_RCC_GetSysClockFreq+0x40>
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	f200 80e1 	bhi.w	80032c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x34>
 8003102:	2b04      	cmp	r3, #4
 8003104:	d003      	beq.n	800310e <HAL_RCC_GetSysClockFreq+0x3a>
 8003106:	e0db      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003108:	4b73      	ldr	r3, [pc, #460]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800310a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800310c:	e0db      	b.n	80032c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800310e:	4b73      	ldr	r3, [pc, #460]	@ (80032dc <HAL_RCC_GetSysClockFreq+0x208>)
 8003110:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003112:	e0d8      	b.n	80032c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003114:	4b6f      	ldr	r3, [pc, #444]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800311c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800311e:	4b6d      	ldr	r3, [pc, #436]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d063      	beq.n	80031f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800312a:	4b6a      	ldr	r3, [pc, #424]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	099b      	lsrs	r3, r3, #6
 8003130:	2200      	movs	r2, #0
 8003132:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003134:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313c:	633b      	str	r3, [r7, #48]	@ 0x30
 800313e:	2300      	movs	r3, #0
 8003140:	637b      	str	r3, [r7, #52]	@ 0x34
 8003142:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003146:	4622      	mov	r2, r4
 8003148:	462b      	mov	r3, r5
 800314a:	f04f 0000 	mov.w	r0, #0
 800314e:	f04f 0100 	mov.w	r1, #0
 8003152:	0159      	lsls	r1, r3, #5
 8003154:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003158:	0150      	lsls	r0, r2, #5
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	4621      	mov	r1, r4
 8003160:	1a51      	subs	r1, r2, r1
 8003162:	6139      	str	r1, [r7, #16]
 8003164:	4629      	mov	r1, r5
 8003166:	eb63 0301 	sbc.w	r3, r3, r1
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	f04f 0300 	mov.w	r3, #0
 8003174:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003178:	4659      	mov	r1, fp
 800317a:	018b      	lsls	r3, r1, #6
 800317c:	4651      	mov	r1, sl
 800317e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003182:	4651      	mov	r1, sl
 8003184:	018a      	lsls	r2, r1, #6
 8003186:	4651      	mov	r1, sl
 8003188:	ebb2 0801 	subs.w	r8, r2, r1
 800318c:	4659      	mov	r1, fp
 800318e:	eb63 0901 	sbc.w	r9, r3, r1
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800319e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031a6:	4690      	mov	r8, r2
 80031a8:	4699      	mov	r9, r3
 80031aa:	4623      	mov	r3, r4
 80031ac:	eb18 0303 	adds.w	r3, r8, r3
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	462b      	mov	r3, r5
 80031b4:	eb49 0303 	adc.w	r3, r9, r3
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031c6:	4629      	mov	r1, r5
 80031c8:	024b      	lsls	r3, r1, #9
 80031ca:	4621      	mov	r1, r4
 80031cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031d0:	4621      	mov	r1, r4
 80031d2:	024a      	lsls	r2, r1, #9
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031da:	2200      	movs	r2, #0
 80031dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031e4:	f7fd f84c 	bl	8000280 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031f0:	e058      	b.n	80032a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f2:	4b38      	ldr	r3, [pc, #224]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	099b      	lsrs	r3, r3, #6
 80031f8:	2200      	movs	r2, #0
 80031fa:	4618      	mov	r0, r3
 80031fc:	4611      	mov	r1, r2
 80031fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003202:	623b      	str	r3, [r7, #32]
 8003204:	2300      	movs	r3, #0
 8003206:	627b      	str	r3, [r7, #36]	@ 0x24
 8003208:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800320c:	4642      	mov	r2, r8
 800320e:	464b      	mov	r3, r9
 8003210:	f04f 0000 	mov.w	r0, #0
 8003214:	f04f 0100 	mov.w	r1, #0
 8003218:	0159      	lsls	r1, r3, #5
 800321a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800321e:	0150      	lsls	r0, r2, #5
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4641      	mov	r1, r8
 8003226:	ebb2 0a01 	subs.w	sl, r2, r1
 800322a:	4649      	mov	r1, r9
 800322c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	f04f 0300 	mov.w	r3, #0
 8003238:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800323c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003240:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003244:	ebb2 040a 	subs.w	r4, r2, sl
 8003248:	eb63 050b 	sbc.w	r5, r3, fp
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	00eb      	lsls	r3, r5, #3
 8003256:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800325a:	00e2      	lsls	r2, r4, #3
 800325c:	4614      	mov	r4, r2
 800325e:	461d      	mov	r5, r3
 8003260:	4643      	mov	r3, r8
 8003262:	18e3      	adds	r3, r4, r3
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	464b      	mov	r3, r9
 8003268:	eb45 0303 	adc.w	r3, r5, r3
 800326c:	607b      	str	r3, [r7, #4]
 800326e:	f04f 0200 	mov.w	r2, #0
 8003272:	f04f 0300 	mov.w	r3, #0
 8003276:	e9d7 4500 	ldrd	r4, r5, [r7]
 800327a:	4629      	mov	r1, r5
 800327c:	028b      	lsls	r3, r1, #10
 800327e:	4621      	mov	r1, r4
 8003280:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003284:	4621      	mov	r1, r4
 8003286:	028a      	lsls	r2, r1, #10
 8003288:	4610      	mov	r0, r2
 800328a:	4619      	mov	r1, r3
 800328c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800328e:	2200      	movs	r2, #0
 8003290:	61bb      	str	r3, [r7, #24]
 8003292:	61fa      	str	r2, [r7, #28]
 8003294:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003298:	f7fc fff2 	bl	8000280 <__aeabi_uldivmod>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	4613      	mov	r3, r2
 80032a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032a4:	4b0b      	ldr	r3, [pc, #44]	@ (80032d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	0c1b      	lsrs	r3, r3, #16
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	3301      	adds	r3, #1
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80032b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032be:	e002      	b.n	80032c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032c0:	4b05      	ldr	r3, [pc, #20]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80032c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3750      	adds	r7, #80	@ 0x50
 80032cc:	46bd      	mov	sp, r7
 80032ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032d2:	bf00      	nop
 80032d4:	40023800 	.word	0x40023800
 80032d8:	00f42400 	.word	0x00f42400
 80032dc:	007a1200 	.word	0x007a1200

080032e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032e4:	4b03      	ldr	r3, [pc, #12]	@ (80032f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20000000 	.word	0x20000000

080032f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032fc:	f7ff fff0 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003300:	4602      	mov	r2, r0
 8003302:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	0a9b      	lsrs	r3, r3, #10
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	4903      	ldr	r1, [pc, #12]	@ (800331c <HAL_RCC_GetPCLK1Freq+0x24>)
 800330e:	5ccb      	ldrb	r3, [r1, r3]
 8003310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003314:	4618      	mov	r0, r3
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40023800 	.word	0x40023800
 800331c:	08008640 	.word	0x08008640

08003320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003324:	f7ff ffdc 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003328:	4602      	mov	r2, r0
 800332a:	4b05      	ldr	r3, [pc, #20]	@ (8003340 <HAL_RCC_GetPCLK2Freq+0x20>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	0b5b      	lsrs	r3, r3, #13
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	4903      	ldr	r1, [pc, #12]	@ (8003344 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003336:	5ccb      	ldrb	r3, [r1, r3]
 8003338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800333c:	4618      	mov	r0, r3
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40023800 	.word	0x40023800
 8003344:	08008640 	.word	0x08008640

08003348 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b00      	cmp	r3, #0
 8003362:	d105      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800336c:	2b00      	cmp	r3, #0
 800336e:	d035      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003370:	4b67      	ldr	r3, [pc, #412]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003376:	f7fd ff5d 	bl	8001234 <HAL_GetTick>
 800337a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800337c:	e008      	b.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800337e:	f7fd ff59 	bl	8001234 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e0ba      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003390:	4b60      	ldr	r3, [pc, #384]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d1f0      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	019a      	lsls	r2, r3, #6
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	071b      	lsls	r3, r3, #28
 80033a8:	495a      	ldr	r1, [pc, #360]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80033b0:	4b57      	ldr	r3, [pc, #348]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80033b6:	f7fd ff3d 	bl	8001234 <HAL_GetTick>
 80033ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033bc:	e008      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033be:	f7fd ff39 	bl	8001234 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e09a      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033d0:	4b50      	ldr	r3, [pc, #320]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f0      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 8083 	beq.w	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	4b49      	ldr	r3, [pc, #292]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	4a48      	ldr	r2, [pc, #288]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033fa:	4b46      	ldr	r3, [pc, #280]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003406:	4b44      	ldr	r3, [pc, #272]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a43      	ldr	r2, [pc, #268]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003410:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003412:	f7fd ff0f 	bl	8001234 <HAL_GetTick>
 8003416:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003418:	e008      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341a:	f7fd ff0b 	bl	8001234 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e06c      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800342c:	4b3a      	ldr	r3, [pc, #232]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003438:	4b36      	ldr	r3, [pc, #216]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003440:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d02f      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	429a      	cmp	r2, r3
 8003454:	d028      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003456:	4b2f      	ldr	r3, [pc, #188]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800345e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003460:	4b2e      	ldr	r3, [pc, #184]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003462:	2201      	movs	r2, #1
 8003464:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003466:	4b2d      	ldr	r3, [pc, #180]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800346c:	4a29      	ldr	r2, [pc, #164]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003472:	4b28      	ldr	r3, [pc, #160]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b01      	cmp	r3, #1
 800347c:	d114      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800347e:	f7fd fed9 	bl	8001234 <HAL_GetTick>
 8003482:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003484:	e00a      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003486:	f7fd fed5 	bl	8001234 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003494:	4293      	cmp	r3, r2
 8003496:	d901      	bls.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e034      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349c:	4b1d      	ldr	r3, [pc, #116]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0ee      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034b4:	d10d      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80034b6:	4b17      	ldr	r3, [pc, #92]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80034c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034ca:	4912      	ldr	r1, [pc, #72]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	608b      	str	r3, [r1, #8]
 80034d0:	e005      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x196>
 80034d2:	4b10      	ldr	r3, [pc, #64]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034d8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80034dc:	6093      	str	r3, [r2, #8]
 80034de:	4b0d      	ldr	r3, [pc, #52]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ea:	490a      	ldr	r1, [pc, #40]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	7c1a      	ldrb	r2, [r3, #16]
 8003500:	4b07      	ldr	r3, [pc, #28]	@ (8003520 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003502:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	42470068 	.word	0x42470068
 8003514:	40023800 	.word	0x40023800
 8003518:	40007000 	.word	0x40007000
 800351c:	42470e40 	.word	0x42470e40
 8003520:	424711e0 	.word	0x424711e0

08003524 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d13f      	bne.n	80035c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003542:	4b24      	ldr	r3, [pc, #144]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800354a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d006      	beq.n	8003560 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003558:	d12f      	bne.n	80035ba <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800355a:	4b1f      	ldr	r3, [pc, #124]	@ (80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800355c:	617b      	str	r3, [r7, #20]
          break;
 800355e:	e02f      	b.n	80035c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003560:	4b1c      	ldr	r3, [pc, #112]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003568:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800356c:	d108      	bne.n	8003580 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800356e:	4b19      	ldr	r3, [pc, #100]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003576:	4a19      	ldr	r2, [pc, #100]	@ (80035dc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003578:	fbb2 f3f3 	udiv	r3, r2, r3
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	e007      	b.n	8003590 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003580:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003588:	4a15      	ldr	r2, [pc, #84]	@ (80035e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800358a:	fbb2 f3f3 	udiv	r3, r2, r3
 800358e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003590:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003592:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003596:	099b      	lsrs	r3, r3, #6
 8003598:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	fb02 f303 	mul.w	r3, r2, r3
 80035a2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80035a4:	4b0b      	ldr	r3, [pc, #44]	@ (80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80035a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035aa:	0f1b      	lsrs	r3, r3, #28
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b6:	617b      	str	r3, [r7, #20]
          break;
 80035b8:	e002      	b.n	80035c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
          break;
 80035be:	bf00      	nop
        }
      }
      break;
 80035c0:	e000      	b.n	80035c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80035c2:	bf00      	nop
    }
  }
  return frequency;
 80035c4:	697b      	ldr	r3, [r7, #20]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40023800 	.word	0x40023800
 80035d8:	00bb8000 	.word	0x00bb8000
 80035dc:	007a1200 	.word	0x007a1200
 80035e0:	00f42400 	.word	0x00f42400

080035e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e07b      	b.n	80036ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d108      	bne.n	8003610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003606:	d009      	beq.n	800361c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	61da      	str	r2, [r3, #28]
 800360e:	e005      	b.n	800361c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7fd fbde 	bl	8000df8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003652:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003664:	431a      	orrs	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a0:	ea42 0103 	orr.w	r1, r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	f003 0104 	and.w	r1, r3, #4
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	f003 0210 	and.w	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69da      	ldr	r2, [r3, #28]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b088      	sub	sp, #32
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	60f8      	str	r0, [r7, #12]
 80036fe:	60b9      	str	r1, [r7, #8]
 8003700:	603b      	str	r3, [r7, #0]
 8003702:	4613      	mov	r3, r2
 8003704:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003706:	f7fd fd95 	bl	8001234 <HAL_GetTick>
 800370a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b01      	cmp	r3, #1
 800371a:	d001      	beq.n	8003720 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800371c:	2302      	movs	r3, #2
 800371e:	e12a      	b.n	8003976 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d002      	beq.n	800372c <HAL_SPI_Transmit+0x36>
 8003726:	88fb      	ldrh	r3, [r7, #6]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e122      	b.n	8003976 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_SPI_Transmit+0x48>
 800373a:	2302      	movs	r3, #2
 800373c:	e11b      	b.n	8003976 <HAL_SPI_Transmit+0x280>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2203      	movs	r2, #3
 800374a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	88fa      	ldrh	r2, [r7, #6]
 800375e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800378c:	d10f      	bne.n	80037ae <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800379c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b8:	2b40      	cmp	r3, #64	@ 0x40
 80037ba:	d007      	beq.n	80037cc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037d4:	d152      	bne.n	800387c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_SPI_Transmit+0xee>
 80037de:	8b7b      	ldrh	r3, [r7, #26]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d145      	bne.n	8003870 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e8:	881a      	ldrh	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f4:	1c9a      	adds	r2, r3, #2
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003808:	e032      	b.n	8003870 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b02      	cmp	r3, #2
 8003816:	d112      	bne.n	800383e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381c:	881a      	ldrh	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003828:	1c9a      	adds	r2, r3, #2
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003832:	b29b      	uxth	r3, r3
 8003834:	3b01      	subs	r3, #1
 8003836:	b29a      	uxth	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800383c:	e018      	b.n	8003870 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800383e:	f7fd fcf9 	bl	8001234 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	429a      	cmp	r2, r3
 800384c:	d803      	bhi.n	8003856 <HAL_SPI_Transmit+0x160>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003854:	d102      	bne.n	800385c <HAL_SPI_Transmit+0x166>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d109      	bne.n	8003870 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e082      	b.n	8003976 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003874:	b29b      	uxth	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1c7      	bne.n	800380a <HAL_SPI_Transmit+0x114>
 800387a:	e053      	b.n	8003924 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <HAL_SPI_Transmit+0x194>
 8003884:	8b7b      	ldrh	r3, [r7, #26]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d147      	bne.n	800391a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	330c      	adds	r3, #12
 8003894:	7812      	ldrb	r2, [r2, #0]
 8003896:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80038b0:	e033      	b.n	800391a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d113      	bne.n	80038e8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	330c      	adds	r3, #12
 80038ca:	7812      	ldrb	r2, [r2, #0]
 80038cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80038e6:	e018      	b.n	800391a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038e8:	f7fd fca4 	bl	8001234 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d803      	bhi.n	8003900 <HAL_SPI_Transmit+0x20a>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fe:	d102      	bne.n	8003906 <HAL_SPI_Transmit+0x210>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d109      	bne.n	800391a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e02d      	b.n	8003976 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800391e:	b29b      	uxth	r3, r3
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1c6      	bne.n	80038b2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003924:	69fa      	ldr	r2, [r7, #28]
 8003926:	6839      	ldr	r1, [r7, #0]
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 fa59 	bl	8003de0 <SPI_EndRxTxTransaction>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2220      	movs	r2, #32
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10a      	bne.n	8003958 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003974:	2300      	movs	r3, #0
  }
}
 8003976:	4618      	mov	r0, r3
 8003978:	3720      	adds	r7, #32
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b08a      	sub	sp, #40	@ 0x28
 8003982:	af00      	add	r7, sp, #0
 8003984:	60f8      	str	r0, [r7, #12]
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	607a      	str	r2, [r7, #4]
 800398a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800398c:	2301      	movs	r3, #1
 800398e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003990:	f7fd fc50 	bl	8001234 <HAL_GetTick>
 8003994:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800399c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80039a4:	887b      	ldrh	r3, [r7, #2]
 80039a6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80039a8:	7ffb      	ldrb	r3, [r7, #31]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d00c      	beq.n	80039c8 <HAL_SPI_TransmitReceive+0x4a>
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039b4:	d106      	bne.n	80039c4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d102      	bne.n	80039c4 <HAL_SPI_TransmitReceive+0x46>
 80039be:	7ffb      	ldrb	r3, [r7, #31]
 80039c0:	2b04      	cmp	r3, #4
 80039c2:	d001      	beq.n	80039c8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	e17f      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d005      	beq.n	80039da <HAL_SPI_TransmitReceive+0x5c>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d002      	beq.n	80039da <HAL_SPI_TransmitReceive+0x5c>
 80039d4:	887b      	ldrh	r3, [r7, #2]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e174      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d101      	bne.n	80039ec <HAL_SPI_TransmitReceive+0x6e>
 80039e8:	2302      	movs	r3, #2
 80039ea:	e16d      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d003      	beq.n	8003a08 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2205      	movs	r2, #5
 8003a04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	887a      	ldrh	r2, [r7, #2]
 8003a18:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	887a      	ldrh	r2, [r7, #2]
 8003a1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	887a      	ldrh	r2, [r7, #2]
 8003a2a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	887a      	ldrh	r2, [r7, #2]
 8003a30:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a48:	2b40      	cmp	r3, #64	@ 0x40
 8003a4a:	d007      	beq.n	8003a5c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a64:	d17e      	bne.n	8003b64 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <HAL_SPI_TransmitReceive+0xf6>
 8003a6e:	8afb      	ldrh	r3, [r7, #22]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d16c      	bne.n	8003b4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	881a      	ldrh	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a84:	1c9a      	adds	r2, r3, #2
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a98:	e059      	b.n	8003b4e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d11b      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x162>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d016      	beq.n	8003ae0 <HAL_SPI_TransmitReceive+0x162>
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d113      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	881a      	ldrh	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac8:	1c9a      	adds	r2, r3, #2
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d119      	bne.n	8003b22 <HAL_SPI_TransmitReceive+0x1a4>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d014      	beq.n	8003b22 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b02:	b292      	uxth	r2, r2
 8003b04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0a:	1c9a      	adds	r2, r3, #2
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	3b01      	subs	r3, #1
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b22:	f7fd fb87 	bl	8001234 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d80d      	bhi.n	8003b4e <HAL_SPI_TransmitReceive+0x1d0>
 8003b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b38:	d009      	beq.n	8003b4e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e0bc      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1a0      	bne.n	8003a9a <HAL_SPI_TransmitReceive+0x11c>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d19b      	bne.n	8003a9a <HAL_SPI_TransmitReceive+0x11c>
 8003b62:	e082      	b.n	8003c6a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <HAL_SPI_TransmitReceive+0x1f4>
 8003b6c:	8afb      	ldrh	r3, [r7, #22]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d171      	bne.n	8003c56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	330c      	adds	r3, #12
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b84:	1c5a      	adds	r2, r3, #1
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b98:	e05d      	b.n	8003c56 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d11c      	bne.n	8003be2 <HAL_SPI_TransmitReceive+0x264>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d017      	beq.n	8003be2 <HAL_SPI_TransmitReceive+0x264>
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d114      	bne.n	8003be2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	7812      	ldrb	r2, [r2, #0]
 8003bc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d119      	bne.n	8003c24 <HAL_SPI_TransmitReceive+0x2a6>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d014      	beq.n	8003c24 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c20:	2301      	movs	r3, #1
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c24:	f7fd fb06 	bl	8001234 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	6a3b      	ldr	r3, [r7, #32]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d803      	bhi.n	8003c3c <HAL_SPI_TransmitReceive+0x2be>
 8003c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3a:	d102      	bne.n	8003c42 <HAL_SPI_TransmitReceive+0x2c4>
 8003c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d109      	bne.n	8003c56 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e038      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d19c      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x21c>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d197      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c6a:	6a3a      	ldr	r2, [r7, #32]
 8003c6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f8b6 	bl	8003de0 <SPI_EndRxTxTransaction>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d008      	beq.n	8003c8c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e01d      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10a      	bne.n	8003caa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c94:	2300      	movs	r3, #0
 8003c96:	613b      	str	r3, [r7, #16]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	613b      	str	r3, [r7, #16]
 8003ca8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
  }
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3728      	adds	r7, #40	@ 0x28
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	603b      	str	r3, [r7, #0]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ce0:	f7fd faa8 	bl	8001234 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce8:	1a9b      	subs	r3, r3, r2
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	4413      	add	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003cf0:	f7fd faa0 	bl	8001234 <HAL_GetTick>
 8003cf4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cf6:	4b39      	ldr	r3, [pc, #228]	@ (8003ddc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	015b      	lsls	r3, r3, #5
 8003cfc:	0d1b      	lsrs	r3, r3, #20
 8003cfe:	69fa      	ldr	r2, [r7, #28]
 8003d00:	fb02 f303 	mul.w	r3, r2, r3
 8003d04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d06:	e055      	b.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0e:	d051      	beq.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d10:	f7fd fa90 	bl	8001234 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	69fa      	ldr	r2, [r7, #28]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d902      	bls.n	8003d26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d13d      	bne.n	8003da2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d3e:	d111      	bne.n	8003d64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d48:	d004      	beq.n	8003d54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d52:	d107      	bne.n	8003d64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d6c:	d10f      	bne.n	8003d8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e018      	b.n	8003dd4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61fb      	str	r3, [r7, #28]
 8003dac:	e002      	b.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	3b01      	subs	r3, #1
 8003db2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	bf0c      	ite	eq
 8003dc4:	2301      	moveq	r3, #1
 8003dc6:	2300      	movne	r3, #0
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	461a      	mov	r2, r3
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d19a      	bne.n	8003d08 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3720      	adds	r7, #32
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000000 	.word	0x20000000

08003de0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af02      	add	r7, sp, #8
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2201      	movs	r2, #1
 8003df4:	2102      	movs	r1, #2
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f7ff ff6a 	bl	8003cd0 <SPI_WaitFlagStateUntilTimeout>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d007      	beq.n	8003e12 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e06:	f043 0220 	orr.w	r2, r3, #32
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e032      	b.n	8003e78 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e12:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <SPI_EndRxTxTransaction+0xa0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a1b      	ldr	r2, [pc, #108]	@ (8003e84 <SPI_EndRxTxTransaction+0xa4>)
 8003e18:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1c:	0d5b      	lsrs	r3, r3, #21
 8003e1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e22:	fb02 f303 	mul.w	r3, r2, r3
 8003e26:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e30:	d112      	bne.n	8003e58 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2180      	movs	r1, #128	@ 0x80
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f7ff ff47 	bl	8003cd0 <SPI_WaitFlagStateUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d016      	beq.n	8003e76 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f043 0220 	orr.w	r2, r3, #32
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e00f      	b.n	8003e78 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6e:	2b80      	cmp	r3, #128	@ 0x80
 8003e70:	d0f2      	beq.n	8003e58 <SPI_EndRxTxTransaction+0x78>
 8003e72:	e000      	b.n	8003e76 <SPI_EndRxTxTransaction+0x96>
        break;
 8003e74:	bf00      	nop
  }

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000000 	.word	0x20000000
 8003e84:	165e9f81 	.word	0x165e9f81

08003e88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e042      	b.n	8003f20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7fd f80a 	bl	8000ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2224      	movs	r2, #36	@ 0x24
 8003eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003eca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 f973 	bl	80041b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	691a      	ldr	r2, [r3, #16]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ee0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	695a      	ldr	r2, [r3, #20]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ef0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3708      	adds	r7, #8
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b08a      	sub	sp, #40	@ 0x28
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	4613      	mov	r3, r2
 8003f36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	d175      	bne.n	8004034 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_UART_Transmit+0x2c>
 8003f4e:	88fb      	ldrh	r3, [r7, #6]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e06e      	b.n	8004036 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2221      	movs	r2, #33	@ 0x21
 8003f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f66:	f7fd f965 	bl	8001234 <HAL_GetTick>
 8003f6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	88fa      	ldrh	r2, [r7, #6]
 8003f70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	88fa      	ldrh	r2, [r7, #6]
 8003f76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f80:	d108      	bne.n	8003f94 <HAL_UART_Transmit+0x6c>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d104      	bne.n	8003f94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	61bb      	str	r3, [r7, #24]
 8003f92:	e003      	b.n	8003f9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f9c:	e02e      	b.n	8003ffc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	2180      	movs	r1, #128	@ 0x80
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f848 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d005      	beq.n	8003fc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e03a      	b.n	8004036 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10b      	bne.n	8003fde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	3302      	adds	r3, #2
 8003fda:	61bb      	str	r3, [r7, #24]
 8003fdc:	e007      	b.n	8003fee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	781a      	ldrb	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	3301      	adds	r3, #1
 8003fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1cb      	bne.n	8003f9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	2140      	movs	r1, #64	@ 0x40
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f814 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d005      	beq.n	8004028 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e006      	b.n	8004036 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004030:	2300      	movs	r3, #0
 8004032:	e000      	b.n	8004036 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
  }
}
 8004036:	4618      	mov	r0, r3
 8004038:	3720      	adds	r7, #32
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b086      	sub	sp, #24
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	4613      	mov	r3, r2
 800404c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800404e:	e03b      	b.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004056:	d037      	beq.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004058:	f7fd f8ec 	bl	8001234 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	6a3a      	ldr	r2, [r7, #32]
 8004064:	429a      	cmp	r2, r3
 8004066:	d302      	bcc.n	800406e <UART_WaitOnFlagUntilTimeout+0x30>
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e03a      	b.n	80040e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d023      	beq.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b80      	cmp	r3, #128	@ 0x80
 8004084:	d020      	beq.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b40      	cmp	r3, #64	@ 0x40
 800408a:	d01d      	beq.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b08      	cmp	r3, #8
 8004098:	d116      	bne.n	80040c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800409a:	2300      	movs	r3, #0
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f81d 	bl	80040f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2208      	movs	r2, #8
 80040ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e00f      	b.n	80040e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	4013      	ands	r3, r2
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	bf0c      	ite	eq
 80040d8:	2301      	moveq	r3, #1
 80040da:	2300      	movne	r3, #0
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	461a      	mov	r2, r3
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d0b4      	beq.n	8004050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b095      	sub	sp, #84	@ 0x54
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	330c      	adds	r3, #12
 80040fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004102:	e853 3f00 	ldrex	r3, [r3]
 8004106:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800410e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	330c      	adds	r3, #12
 8004116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004118:	643a      	str	r2, [r7, #64]	@ 0x40
 800411a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800411e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004120:	e841 2300 	strex	r3, r2, [r1]
 8004124:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1e5      	bne.n	80040f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	3314      	adds	r3, #20
 8004132:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004134:	6a3b      	ldr	r3, [r7, #32]
 8004136:	e853 3f00 	ldrex	r3, [r3]
 800413a:	61fb      	str	r3, [r7, #28]
   return(result);
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f023 0301 	bic.w	r3, r3, #1
 8004142:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3314      	adds	r3, #20
 800414a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800414c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800414e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004150:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004154:	e841 2300 	strex	r3, r2, [r1]
 8004158:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800415a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1e5      	bne.n	800412c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004164:	2b01      	cmp	r3, #1
 8004166:	d119      	bne.n	800419c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	330c      	adds	r3, #12
 800416e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	e853 3f00 	ldrex	r3, [r3]
 8004176:	60bb      	str	r3, [r7, #8]
   return(result);
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f023 0310 	bic.w	r3, r3, #16
 800417e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	330c      	adds	r3, #12
 8004186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004188:	61ba      	str	r2, [r7, #24]
 800418a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418c:	6979      	ldr	r1, [r7, #20]
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	e841 2300 	strex	r3, r2, [r1]
 8004194:	613b      	str	r3, [r7, #16]
   return(result);
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1e5      	bne.n	8004168 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80041aa:	bf00      	nop
 80041ac:	3754      	adds	r7, #84	@ 0x54
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
	...

080041b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041bc:	b0c0      	sub	sp, #256	@ 0x100
 80041be:	af00      	add	r7, sp, #0
 80041c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80041d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d4:	68d9      	ldr	r1, [r3, #12]
 80041d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	ea40 0301 	orr.w	r3, r0, r1
 80041e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	431a      	orrs	r2, r3
 80041f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004210:	f021 010c 	bic.w	r1, r1, #12
 8004214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800421e:	430b      	orrs	r3, r1
 8004220:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800422e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004232:	6999      	ldr	r1, [r3, #24]
 8004234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	ea40 0301 	orr.w	r3, r0, r1
 800423e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b8f      	ldr	r3, [pc, #572]	@ (8004484 <UART_SetConfig+0x2cc>)
 8004248:	429a      	cmp	r2, r3
 800424a:	d005      	beq.n	8004258 <UART_SetConfig+0xa0>
 800424c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	4b8d      	ldr	r3, [pc, #564]	@ (8004488 <UART_SetConfig+0x2d0>)
 8004254:	429a      	cmp	r2, r3
 8004256:	d104      	bne.n	8004262 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004258:	f7ff f862 	bl	8003320 <HAL_RCC_GetPCLK2Freq>
 800425c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004260:	e003      	b.n	800426a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004262:	f7ff f849 	bl	80032f8 <HAL_RCC_GetPCLK1Freq>
 8004266:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800426a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426e:	69db      	ldr	r3, [r3, #28]
 8004270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004274:	f040 810c 	bne.w	8004490 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004278:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800427c:	2200      	movs	r2, #0
 800427e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004282:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004286:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800428a:	4622      	mov	r2, r4
 800428c:	462b      	mov	r3, r5
 800428e:	1891      	adds	r1, r2, r2
 8004290:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004292:	415b      	adcs	r3, r3
 8004294:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004296:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800429a:	4621      	mov	r1, r4
 800429c:	eb12 0801 	adds.w	r8, r2, r1
 80042a0:	4629      	mov	r1, r5
 80042a2:	eb43 0901 	adc.w	r9, r3, r1
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042ba:	4690      	mov	r8, r2
 80042bc:	4699      	mov	r9, r3
 80042be:	4623      	mov	r3, r4
 80042c0:	eb18 0303 	adds.w	r3, r8, r3
 80042c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042c8:	462b      	mov	r3, r5
 80042ca:	eb49 0303 	adc.w	r3, r9, r3
 80042ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80042e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042e6:	460b      	mov	r3, r1
 80042e8:	18db      	adds	r3, r3, r3
 80042ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80042ec:	4613      	mov	r3, r2
 80042ee:	eb42 0303 	adc.w	r3, r2, r3
 80042f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80042f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80042f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80042fc:	f7fb ffc0 	bl	8000280 <__aeabi_uldivmod>
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4b61      	ldr	r3, [pc, #388]	@ (800448c <UART_SetConfig+0x2d4>)
 8004306:	fba3 2302 	umull	r2, r3, r3, r2
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	011c      	lsls	r4, r3, #4
 800430e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004312:	2200      	movs	r2, #0
 8004314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004318:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800431c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004320:	4642      	mov	r2, r8
 8004322:	464b      	mov	r3, r9
 8004324:	1891      	adds	r1, r2, r2
 8004326:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004328:	415b      	adcs	r3, r3
 800432a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800432c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004330:	4641      	mov	r1, r8
 8004332:	eb12 0a01 	adds.w	sl, r2, r1
 8004336:	4649      	mov	r1, r9
 8004338:	eb43 0b01 	adc.w	fp, r3, r1
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004348:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800434c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004350:	4692      	mov	sl, r2
 8004352:	469b      	mov	fp, r3
 8004354:	4643      	mov	r3, r8
 8004356:	eb1a 0303 	adds.w	r3, sl, r3
 800435a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800435e:	464b      	mov	r3, r9
 8004360:	eb4b 0303 	adc.w	r3, fp, r3
 8004364:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004374:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004378:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800437c:	460b      	mov	r3, r1
 800437e:	18db      	adds	r3, r3, r3
 8004380:	643b      	str	r3, [r7, #64]	@ 0x40
 8004382:	4613      	mov	r3, r2
 8004384:	eb42 0303 	adc.w	r3, r2, r3
 8004388:	647b      	str	r3, [r7, #68]	@ 0x44
 800438a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800438e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004392:	f7fb ff75 	bl	8000280 <__aeabi_uldivmod>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4611      	mov	r1, r2
 800439c:	4b3b      	ldr	r3, [pc, #236]	@ (800448c <UART_SetConfig+0x2d4>)
 800439e:	fba3 2301 	umull	r2, r3, r3, r1
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	2264      	movs	r2, #100	@ 0x64
 80043a6:	fb02 f303 	mul.w	r3, r2, r3
 80043aa:	1acb      	subs	r3, r1, r3
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80043b2:	4b36      	ldr	r3, [pc, #216]	@ (800448c <UART_SetConfig+0x2d4>)
 80043b4:	fba3 2302 	umull	r2, r3, r3, r2
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80043c0:	441c      	add	r4, r3
 80043c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80043d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80043d4:	4642      	mov	r2, r8
 80043d6:	464b      	mov	r3, r9
 80043d8:	1891      	adds	r1, r2, r2
 80043da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80043dc:	415b      	adcs	r3, r3
 80043de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80043e4:	4641      	mov	r1, r8
 80043e6:	1851      	adds	r1, r2, r1
 80043e8:	6339      	str	r1, [r7, #48]	@ 0x30
 80043ea:	4649      	mov	r1, r9
 80043ec:	414b      	adcs	r3, r1
 80043ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80043fc:	4659      	mov	r1, fp
 80043fe:	00cb      	lsls	r3, r1, #3
 8004400:	4651      	mov	r1, sl
 8004402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004406:	4651      	mov	r1, sl
 8004408:	00ca      	lsls	r2, r1, #3
 800440a:	4610      	mov	r0, r2
 800440c:	4619      	mov	r1, r3
 800440e:	4603      	mov	r3, r0
 8004410:	4642      	mov	r2, r8
 8004412:	189b      	adds	r3, r3, r2
 8004414:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004418:	464b      	mov	r3, r9
 800441a:	460a      	mov	r2, r1
 800441c:	eb42 0303 	adc.w	r3, r2, r3
 8004420:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004430:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004434:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004438:	460b      	mov	r3, r1
 800443a:	18db      	adds	r3, r3, r3
 800443c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800443e:	4613      	mov	r3, r2
 8004440:	eb42 0303 	adc.w	r3, r2, r3
 8004444:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004446:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800444a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800444e:	f7fb ff17 	bl	8000280 <__aeabi_uldivmod>
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	4b0d      	ldr	r3, [pc, #52]	@ (800448c <UART_SetConfig+0x2d4>)
 8004458:	fba3 1302 	umull	r1, r3, r3, r2
 800445c:	095b      	lsrs	r3, r3, #5
 800445e:	2164      	movs	r1, #100	@ 0x64
 8004460:	fb01 f303 	mul.w	r3, r1, r3
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	3332      	adds	r3, #50	@ 0x32
 800446a:	4a08      	ldr	r2, [pc, #32]	@ (800448c <UART_SetConfig+0x2d4>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	095b      	lsrs	r3, r3, #5
 8004472:	f003 0207 	and.w	r2, r3, #7
 8004476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4422      	add	r2, r4
 800447e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004480:	e106      	b.n	8004690 <UART_SetConfig+0x4d8>
 8004482:	bf00      	nop
 8004484:	40011000 	.word	0x40011000
 8004488:	40011400 	.word	0x40011400
 800448c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004490:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004494:	2200      	movs	r2, #0
 8004496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800449a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800449e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80044a2:	4642      	mov	r2, r8
 80044a4:	464b      	mov	r3, r9
 80044a6:	1891      	adds	r1, r2, r2
 80044a8:	6239      	str	r1, [r7, #32]
 80044aa:	415b      	adcs	r3, r3
 80044ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044b2:	4641      	mov	r1, r8
 80044b4:	1854      	adds	r4, r2, r1
 80044b6:	4649      	mov	r1, r9
 80044b8:	eb43 0501 	adc.w	r5, r3, r1
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	00eb      	lsls	r3, r5, #3
 80044c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044ca:	00e2      	lsls	r2, r4, #3
 80044cc:	4614      	mov	r4, r2
 80044ce:	461d      	mov	r5, r3
 80044d0:	4643      	mov	r3, r8
 80044d2:	18e3      	adds	r3, r4, r3
 80044d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044d8:	464b      	mov	r3, r9
 80044da:	eb45 0303 	adc.w	r3, r5, r3
 80044de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80044ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	f04f 0300 	mov.w	r3, #0
 80044fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80044fe:	4629      	mov	r1, r5
 8004500:	008b      	lsls	r3, r1, #2
 8004502:	4621      	mov	r1, r4
 8004504:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004508:	4621      	mov	r1, r4
 800450a:	008a      	lsls	r2, r1, #2
 800450c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004510:	f7fb feb6 	bl	8000280 <__aeabi_uldivmod>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4b60      	ldr	r3, [pc, #384]	@ (800469c <UART_SetConfig+0x4e4>)
 800451a:	fba3 2302 	umull	r2, r3, r3, r2
 800451e:	095b      	lsrs	r3, r3, #5
 8004520:	011c      	lsls	r4, r3, #4
 8004522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004526:	2200      	movs	r2, #0
 8004528:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800452c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004530:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004534:	4642      	mov	r2, r8
 8004536:	464b      	mov	r3, r9
 8004538:	1891      	adds	r1, r2, r2
 800453a:	61b9      	str	r1, [r7, #24]
 800453c:	415b      	adcs	r3, r3
 800453e:	61fb      	str	r3, [r7, #28]
 8004540:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004544:	4641      	mov	r1, r8
 8004546:	1851      	adds	r1, r2, r1
 8004548:	6139      	str	r1, [r7, #16]
 800454a:	4649      	mov	r1, r9
 800454c:	414b      	adcs	r3, r1
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	f04f 0300 	mov.w	r3, #0
 8004558:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800455c:	4659      	mov	r1, fp
 800455e:	00cb      	lsls	r3, r1, #3
 8004560:	4651      	mov	r1, sl
 8004562:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004566:	4651      	mov	r1, sl
 8004568:	00ca      	lsls	r2, r1, #3
 800456a:	4610      	mov	r0, r2
 800456c:	4619      	mov	r1, r3
 800456e:	4603      	mov	r3, r0
 8004570:	4642      	mov	r2, r8
 8004572:	189b      	adds	r3, r3, r2
 8004574:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004578:	464b      	mov	r3, r9
 800457a:	460a      	mov	r2, r1
 800457c:	eb42 0303 	adc.w	r3, r2, r3
 8004580:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800458e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800459c:	4649      	mov	r1, r9
 800459e:	008b      	lsls	r3, r1, #2
 80045a0:	4641      	mov	r1, r8
 80045a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045a6:	4641      	mov	r1, r8
 80045a8:	008a      	lsls	r2, r1, #2
 80045aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80045ae:	f7fb fe67 	bl	8000280 <__aeabi_uldivmod>
 80045b2:	4602      	mov	r2, r0
 80045b4:	460b      	mov	r3, r1
 80045b6:	4611      	mov	r1, r2
 80045b8:	4b38      	ldr	r3, [pc, #224]	@ (800469c <UART_SetConfig+0x4e4>)
 80045ba:	fba3 2301 	umull	r2, r3, r3, r1
 80045be:	095b      	lsrs	r3, r3, #5
 80045c0:	2264      	movs	r2, #100	@ 0x64
 80045c2:	fb02 f303 	mul.w	r3, r2, r3
 80045c6:	1acb      	subs	r3, r1, r3
 80045c8:	011b      	lsls	r3, r3, #4
 80045ca:	3332      	adds	r3, #50	@ 0x32
 80045cc:	4a33      	ldr	r2, [pc, #204]	@ (800469c <UART_SetConfig+0x4e4>)
 80045ce:	fba2 2303 	umull	r2, r3, r2, r3
 80045d2:	095b      	lsrs	r3, r3, #5
 80045d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045d8:	441c      	add	r4, r3
 80045da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045de:	2200      	movs	r2, #0
 80045e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80045e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80045e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80045e8:	4642      	mov	r2, r8
 80045ea:	464b      	mov	r3, r9
 80045ec:	1891      	adds	r1, r2, r2
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	415b      	adcs	r3, r3
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045f8:	4641      	mov	r1, r8
 80045fa:	1851      	adds	r1, r2, r1
 80045fc:	6039      	str	r1, [r7, #0]
 80045fe:	4649      	mov	r1, r9
 8004600:	414b      	adcs	r3, r1
 8004602:	607b      	str	r3, [r7, #4]
 8004604:	f04f 0200 	mov.w	r2, #0
 8004608:	f04f 0300 	mov.w	r3, #0
 800460c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004610:	4659      	mov	r1, fp
 8004612:	00cb      	lsls	r3, r1, #3
 8004614:	4651      	mov	r1, sl
 8004616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800461a:	4651      	mov	r1, sl
 800461c:	00ca      	lsls	r2, r1, #3
 800461e:	4610      	mov	r0, r2
 8004620:	4619      	mov	r1, r3
 8004622:	4603      	mov	r3, r0
 8004624:	4642      	mov	r2, r8
 8004626:	189b      	adds	r3, r3, r2
 8004628:	66bb      	str	r3, [r7, #104]	@ 0x68
 800462a:	464b      	mov	r3, r9
 800462c:	460a      	mov	r2, r1
 800462e:	eb42 0303 	adc.w	r3, r2, r3
 8004632:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	663b      	str	r3, [r7, #96]	@ 0x60
 800463e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004640:	f04f 0200 	mov.w	r2, #0
 8004644:	f04f 0300 	mov.w	r3, #0
 8004648:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800464c:	4649      	mov	r1, r9
 800464e:	008b      	lsls	r3, r1, #2
 8004650:	4641      	mov	r1, r8
 8004652:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004656:	4641      	mov	r1, r8
 8004658:	008a      	lsls	r2, r1, #2
 800465a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800465e:	f7fb fe0f 	bl	8000280 <__aeabi_uldivmod>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	4b0d      	ldr	r3, [pc, #52]	@ (800469c <UART_SetConfig+0x4e4>)
 8004668:	fba3 1302 	umull	r1, r3, r3, r2
 800466c:	095b      	lsrs	r3, r3, #5
 800466e:	2164      	movs	r1, #100	@ 0x64
 8004670:	fb01 f303 	mul.w	r3, r1, r3
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	3332      	adds	r3, #50	@ 0x32
 800467a:	4a08      	ldr	r2, [pc, #32]	@ (800469c <UART_SetConfig+0x4e4>)
 800467c:	fba2 2303 	umull	r2, r3, r2, r3
 8004680:	095b      	lsrs	r3, r3, #5
 8004682:	f003 020f 	and.w	r2, r3, #15
 8004686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4422      	add	r2, r4
 800468e:	609a      	str	r2, [r3, #8]
}
 8004690:	bf00      	nop
 8004692:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004696:	46bd      	mov	sp, r7
 8004698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800469c:	51eb851f 	.word	0x51eb851f

080046a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80046a4:	4904      	ldr	r1, [pc, #16]	@ (80046b8 <MX_FATFS_Init+0x18>)
 80046a6:	4805      	ldr	r0, [pc, #20]	@ (80046bc <MX_FATFS_Init+0x1c>)
 80046a8:	f002 fd7c 	bl	80071a4 <FATFS_LinkDriver>
 80046ac:	4603      	mov	r3, r0
 80046ae:	461a      	mov	r2, r3
 80046b0:	4b03      	ldr	r3, [pc, #12]	@ (80046c0 <MX_FATFS_Init+0x20>)
 80046b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80046b4:	bf00      	nop
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	200007cc 	.word	0x200007cc
 80046bc:	2000000c 	.word	0x2000000c
 80046c0:	200007c8 	.word	0x200007c8

080046c4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80046c8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;

	return USER_SPI_initialize(pdrv);
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 f9d3 	bl	8004a8c <USER_SPI_initialize>
 80046e6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3708      	adds	r7, #8
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv);
 80046fa:	79fb      	ldrb	r3, [r7, #7]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fab1 	bl	8004c64 <USER_SPI_status>
 8004702:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	60b9      	str	r1, [r7, #8]
 8004714:	607a      	str	r2, [r7, #4]
 8004716:	603b      	str	r3, [r7, #0]
 8004718:	4603      	mov	r3, r0
 800471a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;

	return USER_SPI_read(pdrv, buff, sector, count);
 800471c:	7bf8      	ldrb	r0, [r7, #15]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	68b9      	ldr	r1, [r7, #8]
 8004724:	f000 fab4 	bl	8004c90 <USER_SPI_read>
 8004728:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
 800473c:	603b      	str	r3, [r7, #0]
 800473e:	4603      	mov	r3, r0
 8004740:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff,  sector, count);
 8004742:	7bf8      	ldrb	r0, [r7, #15]
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	f000 fb07 	bl	8004d5c <USER_SPI_write>
 800474e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	4603      	mov	r3, r0
 8004760:	603a      	str	r2, [r7, #0]
 8004762:	71fb      	strb	r3, [r7, #7]
 8004764:	460b      	mov	r3, r1
 8004766:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004768:	79b9      	ldrb	r1, [r7, #6]
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fb70 	bl	8004e54 <USER_SPI_ioctl>
 8004774:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004776:	4618      	mov	r0, r3
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004788:	f7fc fd54 	bl	8001234 <HAL_GetTick>
 800478c:	4603      	mov	r3, r0
 800478e:	4a04      	ldr	r2, [pc, #16]	@ (80047a0 <SPI_Timer_On+0x20>)
 8004790:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004792:	4a04      	ldr	r2, [pc, #16]	@ (80047a4 <SPI_Timer_On+0x24>)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6013      	str	r3, [r2, #0]
}
 8004798:	bf00      	nop
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	200007d4 	.word	0x200007d4
 80047a4:	200007d8 	.word	0x200007d8

080047a8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80047ac:	f7fc fd42 	bl	8001234 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <SPI_Timer_Status+0x24>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	1ad2      	subs	r2, r2, r3
 80047b8:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <SPI_Timer_Status+0x28>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	429a      	cmp	r2, r3
 80047be:	bf34      	ite	cc
 80047c0:	2301      	movcc	r3, #1
 80047c2:	2300      	movcs	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	200007d4 	.word	0x200007d4
 80047d0:	200007d8 	.word	0x200007d8

080047d4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af02      	add	r7, sp, #8
 80047da:	4603      	mov	r3, r0
 80047dc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80047de:	f107 020f 	add.w	r2, r7, #15
 80047e2:	1df9      	adds	r1, r7, #7
 80047e4:	2332      	movs	r3, #50	@ 0x32
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	2301      	movs	r3, #1
 80047ea:	4804      	ldr	r0, [pc, #16]	@ (80047fc <xchg_spi+0x28>)
 80047ec:	f7ff f8c7 	bl	800397e <HAL_SPI_TransmitReceive>
    return rxDat;
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200001ec 	.word	0x200001ec

08004800 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004800:	b590      	push	{r4, r7, lr}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800480a:	2300      	movs	r3, #0
 800480c:	60fb      	str	r3, [r7, #12]
 800480e:	e00a      	b.n	8004826 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	18d4      	adds	r4, r2, r3
 8004816:	20ff      	movs	r0, #255	@ 0xff
 8004818:	f7ff ffdc 	bl	80047d4 <xchg_spi>
 800481c:	4603      	mov	r3, r0
 800481e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	3301      	adds	r3, #1
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d3f0      	bcc.n	8004810 <rcvr_spi_multi+0x10>
	}
}
 800482e:	bf00      	nop
 8004830:	bf00      	nop
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	bd90      	pop	{r4, r7, pc}

08004838 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	b29a      	uxth	r2, r3
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	4803      	ldr	r0, [pc, #12]	@ (800485c <xmit_spi_multi+0x24>)
 800484e:	f7fe ff52 	bl	80036f6 <HAL_SPI_Transmit>
}
 8004852:	bf00      	nop
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	200001ec 	.word	0x200001ec

08004860 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004868:	f7fc fce4 	bl	8001234 <HAL_GetTick>
 800486c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004872:	20ff      	movs	r0, #255	@ 0xff
 8004874:	f7ff ffae 	bl	80047d4 <xchg_spi>
 8004878:	4603      	mov	r3, r0
 800487a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	2bff      	cmp	r3, #255	@ 0xff
 8004880:	d007      	beq.n	8004892 <wait_ready+0x32>
 8004882:	f7fc fcd7 	bl	8001234 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	429a      	cmp	r2, r3
 8004890:	d8ef      	bhi.n	8004872 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004892:	7bfb      	ldrb	r3, [r7, #15]
 8004894:	2bff      	cmp	r3, #255	@ 0xff
 8004896:	bf0c      	ite	eq
 8004898:	2301      	moveq	r3, #1
 800489a:	2300      	movne	r3, #0
 800489c:	b2db      	uxtb	r3, r3
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80048ac:	2201      	movs	r2, #1
 80048ae:	2110      	movs	r1, #16
 80048b0:	4803      	ldr	r0, [pc, #12]	@ (80048c0 <despiselect+0x18>)
 80048b2:	f7fd faf5 	bl	8001ea0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80048b6:	20ff      	movs	r0, #255	@ 0xff
 80048b8:	f7ff ff8c 	bl	80047d4 <xchg_spi>

}
 80048bc:	bf00      	nop
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40020000 	.word	0x40020000

080048c4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80048c8:	2200      	movs	r2, #0
 80048ca:	2110      	movs	r1, #16
 80048cc:	4809      	ldr	r0, [pc, #36]	@ (80048f4 <spiselect+0x30>)
 80048ce:	f7fd fae7 	bl	8001ea0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80048d2:	20ff      	movs	r0, #255	@ 0xff
 80048d4:	f7ff ff7e 	bl	80047d4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80048d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80048dc:	f7ff ffc0 	bl	8004860 <wait_ready>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <spiselect+0x26>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e002      	b.n	80048f0 <spiselect+0x2c>

	despiselect();
 80048ea:	f7ff ffdd 	bl	80048a8 <despiselect>
	return 0;	/* Timeout */
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40020000 	.word	0x40020000

080048f8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004902:	20c8      	movs	r0, #200	@ 0xc8
 8004904:	f7ff ff3c 	bl	8004780 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004908:	20ff      	movs	r0, #255	@ 0xff
 800490a:	f7ff ff63 	bl	80047d4 <xchg_spi>
 800490e:	4603      	mov	r3, r0
 8004910:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004912:	7bfb      	ldrb	r3, [r7, #15]
 8004914:	2bff      	cmp	r3, #255	@ 0xff
 8004916:	d104      	bne.n	8004922 <rcvr_datablock+0x2a>
 8004918:	f7ff ff46 	bl	80047a8 <SPI_Timer_Status>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1f2      	bne.n	8004908 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	2bfe      	cmp	r3, #254	@ 0xfe
 8004926:	d001      	beq.n	800492c <rcvr_datablock+0x34>
 8004928:	2300      	movs	r3, #0
 800492a:	e00a      	b.n	8004942 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800492c:	6839      	ldr	r1, [r7, #0]
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7ff ff66 	bl	8004800 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004934:	20ff      	movs	r0, #255	@ 0xff
 8004936:	f7ff ff4d 	bl	80047d4 <xchg_spi>
 800493a:	20ff      	movs	r0, #255	@ 0xff
 800493c:	f7ff ff4a 	bl	80047d4 <xchg_spi>

	return 1;						/* Function succeeded */
 8004940:	2301      	movs	r3, #1
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	460b      	mov	r3, r1
 8004954:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004956:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800495a:	f7ff ff81 	bl	8004860 <wait_ready>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <xmit_datablock+0x1e>
 8004964:	2300      	movs	r3, #0
 8004966:	e01e      	b.n	80049a6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004968:	78fb      	ldrb	r3, [r7, #3]
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff ff32 	bl	80047d4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004970:	78fb      	ldrb	r3, [r7, #3]
 8004972:	2bfd      	cmp	r3, #253	@ 0xfd
 8004974:	d016      	beq.n	80049a4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004976:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7ff ff5c 	bl	8004838 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004980:	20ff      	movs	r0, #255	@ 0xff
 8004982:	f7ff ff27 	bl	80047d4 <xchg_spi>
 8004986:	20ff      	movs	r0, #255	@ 0xff
 8004988:	f7ff ff24 	bl	80047d4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800498c:	20ff      	movs	r0, #255	@ 0xff
 800498e:	f7ff ff21 	bl	80047d4 <xchg_spi>
 8004992:	4603      	mov	r3, r0
 8004994:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	f003 031f 	and.w	r3, r3, #31
 800499c:	2b05      	cmp	r3, #5
 800499e:	d001      	beq.n	80049a4 <xmit_datablock+0x5a>
 80049a0:	2300      	movs	r3, #0
 80049a2:	e000      	b.n	80049a6 <xmit_datablock+0x5c>
	}
	return 1;
 80049a4:	2301      	movs	r3, #1
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	4603      	mov	r3, r0
 80049b6:	6039      	str	r1, [r7, #0]
 80049b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80049ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	da0e      	bge.n	80049e0 <send_cmd+0x32>
		cmd &= 0x7F;
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049c8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80049ca:	2100      	movs	r1, #0
 80049cc:	2037      	movs	r0, #55	@ 0x37
 80049ce:	f7ff ffee 	bl	80049ae <send_cmd>
 80049d2:	4603      	mov	r3, r0
 80049d4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80049d6:	7bbb      	ldrb	r3, [r7, #14]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d901      	bls.n	80049e0 <send_cmd+0x32>
 80049dc:	7bbb      	ldrb	r3, [r7, #14]
 80049de:	e051      	b.n	8004a84 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80049e0:	79fb      	ldrb	r3, [r7, #7]
 80049e2:	2b0c      	cmp	r3, #12
 80049e4:	d008      	beq.n	80049f8 <send_cmd+0x4a>
		despiselect();
 80049e6:	f7ff ff5f 	bl	80048a8 <despiselect>
		if (!spiselect()) return 0xFF;
 80049ea:	f7ff ff6b 	bl	80048c4 <spiselect>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d101      	bne.n	80049f8 <send_cmd+0x4a>
 80049f4:	23ff      	movs	r3, #255	@ 0xff
 80049f6:	e045      	b.n	8004a84 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7ff fee7 	bl	80047d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	0e1b      	lsrs	r3, r3, #24
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7ff fee1 	bl	80047d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	0c1b      	lsrs	r3, r3, #16
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff fedb 	bl	80047d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	0a1b      	lsrs	r3, r3, #8
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff fed5 	bl	80047d4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7ff fed0 	bl	80047d4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004a34:	2301      	movs	r3, #1
 8004a36:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <send_cmd+0x94>
 8004a3e:	2395      	movs	r3, #149	@ 0x95
 8004a40:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004a42:	79fb      	ldrb	r3, [r7, #7]
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d101      	bne.n	8004a4c <send_cmd+0x9e>
 8004a48:	2387      	movs	r3, #135	@ 0x87
 8004a4a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7ff fec0 	bl	80047d4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	2b0c      	cmp	r3, #12
 8004a58:	d102      	bne.n	8004a60 <send_cmd+0xb2>
 8004a5a:	20ff      	movs	r0, #255	@ 0xff
 8004a5c:	f7ff feba 	bl	80047d4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004a60:	230a      	movs	r3, #10
 8004a62:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004a64:	20ff      	movs	r0, #255	@ 0xff
 8004a66:	f7ff feb5 	bl	80047d4 <xchg_spi>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004a6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	da05      	bge.n	8004a82 <send_cmd+0xd4>
 8004a76:	7bfb      	ldrb	r3, [r7, #15]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
 8004a7c:	7bfb      	ldrb	r3, [r7, #15]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1f0      	bne.n	8004a64 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004a82:	7bbb      	ldrb	r3, [r7, #14]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004a8c:	b590      	push	{r4, r7, lr}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	4603      	mov	r3, r0
 8004a94:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <USER_SPI_initialize+0x14>
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0d6      	b.n	8004c4e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004aa0:	4b6d      	ldr	r3, [pc, #436]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <USER_SPI_initialize+0x2a>
 8004aae:	4b6a      	ldr	r3, [pc, #424]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	e0cb      	b.n	8004c4e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8004ab6:	4b69      	ldr	r3, [pc, #420]	@ (8004c5c <USER_SPI_initialize+0x1d0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <USER_SPI_initialize+0x1d0>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8004ac8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004aca:	230a      	movs	r3, #10
 8004acc:	73fb      	strb	r3, [r7, #15]
 8004ace:	e005      	b.n	8004adc <USER_SPI_initialize+0x50>
 8004ad0:	20ff      	movs	r0, #255	@ 0xff
 8004ad2:	f7ff fe7f 	bl	80047d4 <xchg_spi>
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f6      	bne.n	8004ad0 <USER_SPI_initialize+0x44>

	ty = 0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	2000      	movs	r0, #0
 8004aea:	f7ff ff60 	bl	80049ae <send_cmd>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	f040 808b 	bne.w	8004c0c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004af6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004afa:	f7ff fe41 	bl	8004780 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004afe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004b02:	2008      	movs	r0, #8
 8004b04:	f7ff ff53 	bl	80049ae <send_cmd>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d151      	bne.n	8004bb2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
 8004b12:	e00d      	b.n	8004b30 <USER_SPI_initialize+0xa4>
 8004b14:	7bfc      	ldrb	r4, [r7, #15]
 8004b16:	20ff      	movs	r0, #255	@ 0xff
 8004b18:	f7ff fe5c 	bl	80047d4 <xchg_spi>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f104 0310 	add.w	r3, r4, #16
 8004b24:	443b      	add	r3, r7
 8004b26:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004b2a:	7bfb      	ldrb	r3, [r7, #15]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	73fb      	strb	r3, [r7, #15]
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d9ee      	bls.n	8004b14 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004b36:	7abb      	ldrb	r3, [r7, #10]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d167      	bne.n	8004c0c <USER_SPI_initialize+0x180>
 8004b3c:	7afb      	ldrb	r3, [r7, #11]
 8004b3e:	2baa      	cmp	r3, #170	@ 0xaa
 8004b40:	d164      	bne.n	8004c0c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004b42:	bf00      	nop
 8004b44:	f7ff fe30 	bl	80047a8 <SPI_Timer_Status>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d007      	beq.n	8004b5e <USER_SPI_initialize+0xd2>
 8004b4e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004b52:	20a9      	movs	r0, #169	@ 0xa9
 8004b54:	f7ff ff2b 	bl	80049ae <send_cmd>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f2      	bne.n	8004b44 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004b5e:	f7ff fe23 	bl	80047a8 <SPI_Timer_Status>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d051      	beq.n	8004c0c <USER_SPI_initialize+0x180>
 8004b68:	2100      	movs	r1, #0
 8004b6a:	203a      	movs	r0, #58	@ 0x3a
 8004b6c:	f7ff ff1f 	bl	80049ae <send_cmd>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d14a      	bne.n	8004c0c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]
 8004b7a:	e00d      	b.n	8004b98 <USER_SPI_initialize+0x10c>
 8004b7c:	7bfc      	ldrb	r4, [r7, #15]
 8004b7e:	20ff      	movs	r0, #255	@ 0xff
 8004b80:	f7ff fe28 	bl	80047d4 <xchg_spi>
 8004b84:	4603      	mov	r3, r0
 8004b86:	461a      	mov	r2, r3
 8004b88:	f104 0310 	add.w	r3, r4, #16
 8004b8c:	443b      	add	r3, r7
 8004b8e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
 8004b94:	3301      	adds	r3, #1
 8004b96:	73fb      	strb	r3, [r7, #15]
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d9ee      	bls.n	8004b7c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004b9e:	7a3b      	ldrb	r3, [r7, #8]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <USER_SPI_initialize+0x120>
 8004ba8:	230c      	movs	r3, #12
 8004baa:	e000      	b.n	8004bae <USER_SPI_initialize+0x122>
 8004bac:	2304      	movs	r3, #4
 8004bae:	737b      	strb	r3, [r7, #13]
 8004bb0:	e02c      	b.n	8004c0c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	20a9      	movs	r0, #169	@ 0xa9
 8004bb6:	f7ff fefa 	bl	80049ae <send_cmd>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d804      	bhi.n	8004bca <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	737b      	strb	r3, [r7, #13]
 8004bc4:	23a9      	movs	r3, #169	@ 0xa9
 8004bc6:	73bb      	strb	r3, [r7, #14]
 8004bc8:	e003      	b.n	8004bd2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004bca:	2301      	movs	r3, #1
 8004bcc:	737b      	strb	r3, [r7, #13]
 8004bce:	2301      	movs	r3, #1
 8004bd0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004bd2:	bf00      	nop
 8004bd4:	f7ff fde8 	bl	80047a8 <SPI_Timer_Status>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <USER_SPI_initialize+0x162>
 8004bde:	7bbb      	ldrb	r3, [r7, #14]
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fee3 	bl	80049ae <send_cmd>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f2      	bne.n	8004bd4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004bee:	f7ff fddb 	bl	80047a8 <SPI_Timer_Status>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d007      	beq.n	8004c08 <USER_SPI_initialize+0x17c>
 8004bf8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004bfc:	2010      	movs	r0, #16
 8004bfe:	f7ff fed6 	bl	80049ae <send_cmd>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <USER_SPI_initialize+0x180>
				ty = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8004c0c:	4a14      	ldr	r2, [pc, #80]	@ (8004c60 <USER_SPI_initialize+0x1d4>)
 8004c0e:	7b7b      	ldrb	r3, [r7, #13]
 8004c10:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004c12:	f7ff fe49 	bl	80048a8 <despiselect>

	if (ty) {			/* OK */
 8004c16:	7b7b      	ldrb	r3, [r7, #13]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d012      	beq.n	8004c42 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8004c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8004c5c <USER_SPI_initialize+0x1d0>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <USER_SPI_initialize+0x1d0>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0210 	orr.w	r2, r2, #16
 8004c2e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004c30:	4b09      	ldr	r3, [pc, #36]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	4b06      	ldr	r3, [pc, #24]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004c3e:	701a      	strb	r2, [r3, #0]
 8004c40:	e002      	b.n	8004c48 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004c42:	4b05      	ldr	r3, [pc, #20]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004c44:	2201      	movs	r2, #1
 8004c46:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004c48:	4b03      	ldr	r3, [pc, #12]	@ (8004c58 <USER_SPI_initialize+0x1cc>)
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	b2db      	uxtb	r3, r3
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd90      	pop	{r4, r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000020 	.word	0x20000020
 8004c5c:	200001ec 	.word	0x200001ec
 8004c60:	200007d0 	.word	0x200007d0

08004c64 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <USER_SPI_status+0x14>
 8004c74:	2301      	movs	r3, #1
 8004c76:	e002      	b.n	8004c7e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8004c78:	4b04      	ldr	r3, [pc, #16]	@ (8004c8c <USER_SPI_status+0x28>)
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	b2db      	uxtb	r3, r3
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	20000020 	.word	0x20000020

08004c90 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	603b      	str	r3, [r7, #0]
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d102      	bne.n	8004cac <USER_SPI_read+0x1c>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <USER_SPI_read+0x20>
 8004cac:	2304      	movs	r3, #4
 8004cae:	e04d      	b.n	8004d4c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004cb0:	4b28      	ldr	r3, [pc, #160]	@ (8004d54 <USER_SPI_read+0xc4>)
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <USER_SPI_read+0x32>
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e044      	b.n	8004d4c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004cc2:	4b25      	ldr	r3, [pc, #148]	@ (8004d58 <USER_SPI_read+0xc8>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	f003 0308 	and.w	r3, r3, #8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d102      	bne.n	8004cd4 <USER_SPI_read+0x44>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	025b      	lsls	r3, r3, #9
 8004cd2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d111      	bne.n	8004cfe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	2011      	movs	r0, #17
 8004cde:	f7ff fe66 	bl	80049ae <send_cmd>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d129      	bne.n	8004d3c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004ce8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004cec:	68b8      	ldr	r0, [r7, #8]
 8004cee:	f7ff fe03 	bl	80048f8 <rcvr_datablock>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d021      	beq.n	8004d3c <USER_SPI_read+0xac>
			count = 0;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	e01e      	b.n	8004d3c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	2012      	movs	r0, #18
 8004d02:	f7ff fe54 	bl	80049ae <send_cmd>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d117      	bne.n	8004d3c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004d0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004d10:	68b8      	ldr	r0, [r7, #8]
 8004d12:	f7ff fdf1 	bl	80048f8 <rcvr_datablock>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <USER_SPI_read+0xa2>
				buff += 512;
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004d22:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	3b01      	subs	r3, #1
 8004d28:	603b      	str	r3, [r7, #0]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1ed      	bne.n	8004d0c <USER_SPI_read+0x7c>
 8004d30:	e000      	b.n	8004d34 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8004d32:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004d34:	2100      	movs	r1, #0
 8004d36:	200c      	movs	r0, #12
 8004d38:	f7ff fe39 	bl	80049ae <send_cmd>
		}
	}
	despiselect();
 8004d3c:	f7ff fdb4 	bl	80048a8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	bf14      	ite	ne
 8004d46:	2301      	movne	r3, #1
 8004d48:	2300      	moveq	r3, #0
 8004d4a:	b2db      	uxtb	r3, r3
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20000020 	.word	0x20000020
 8004d58:	200007d0 	.word	0x200007d0

08004d5c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60b9      	str	r1, [r7, #8]
 8004d64:	607a      	str	r2, [r7, #4]
 8004d66:	603b      	str	r3, [r7, #0]
 8004d68:	4603      	mov	r3, r0
 8004d6a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <USER_SPI_write+0x1c>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <USER_SPI_write+0x20>
 8004d78:	2304      	movs	r3, #4
 8004d7a:	e063      	b.n	8004e44 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8004d7c:	4b33      	ldr	r3, [pc, #204]	@ (8004e4c <USER_SPI_write+0xf0>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <USER_SPI_write+0x32>
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e05a      	b.n	8004e44 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8004d8e:	4b2f      	ldr	r3, [pc, #188]	@ (8004e4c <USER_SPI_write+0xf0>)
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f003 0304 	and.w	r3, r3, #4
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <USER_SPI_write+0x44>
 8004d9c:	2302      	movs	r3, #2
 8004d9e:	e051      	b.n	8004e44 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004da0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e50 <USER_SPI_write+0xf4>)
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	f003 0308 	and.w	r3, r3, #8
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <USER_SPI_write+0x56>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	025b      	lsls	r3, r3, #9
 8004db0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d110      	bne.n	8004dda <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	2018      	movs	r0, #24
 8004dbc:	f7ff fdf7 	bl	80049ae <send_cmd>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d136      	bne.n	8004e34 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8004dc6:	21fe      	movs	r1, #254	@ 0xfe
 8004dc8:	68b8      	ldr	r0, [r7, #8]
 8004dca:	f7ff fdbe 	bl	800494a <xmit_datablock>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d02f      	beq.n	8004e34 <USER_SPI_write+0xd8>
			count = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	603b      	str	r3, [r7, #0]
 8004dd8:	e02c      	b.n	8004e34 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004dda:	4b1d      	ldr	r3, [pc, #116]	@ (8004e50 <USER_SPI_write+0xf4>)
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	f003 0306 	and.w	r3, r3, #6
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <USER_SPI_write+0x92>
 8004de6:	6839      	ldr	r1, [r7, #0]
 8004de8:	2097      	movs	r0, #151	@ 0x97
 8004dea:	f7ff fde0 	bl	80049ae <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004dee:	6879      	ldr	r1, [r7, #4]
 8004df0:	2019      	movs	r0, #25
 8004df2:	f7ff fddc 	bl	80049ae <send_cmd>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d11b      	bne.n	8004e34 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004dfc:	21fc      	movs	r1, #252	@ 0xfc
 8004dfe:	68b8      	ldr	r0, [r7, #8]
 8004e00:	f7ff fda3 	bl	800494a <xmit_datablock>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <USER_SPI_write+0xc4>
				buff += 512;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004e10:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	3b01      	subs	r3, #1
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1ee      	bne.n	8004dfc <USER_SPI_write+0xa0>
 8004e1e:	e000      	b.n	8004e22 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004e20:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004e22:	21fd      	movs	r1, #253	@ 0xfd
 8004e24:	2000      	movs	r0, #0
 8004e26:	f7ff fd90 	bl	800494a <xmit_datablock>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <USER_SPI_write+0xd8>
 8004e30:	2301      	movs	r3, #1
 8004e32:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004e34:	f7ff fd38 	bl	80048a8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	bf14      	ite	ne
 8004e3e:	2301      	movne	r3, #1
 8004e40:	2300      	moveq	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	20000020 	.word	0x20000020
 8004e50:	200007d0 	.word	0x200007d0

08004e54 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b08c      	sub	sp, #48	@ 0x30
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	603a      	str	r2, [r7, #0]
 8004e5e:	71fb      	strb	r3, [r7, #7]
 8004e60:	460b      	mov	r3, r1
 8004e62:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8004e64:	79fb      	ldrb	r3, [r7, #7]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <USER_SPI_ioctl+0x1a>
 8004e6a:	2304      	movs	r3, #4
 8004e6c:	e15a      	b.n	8005124 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004e6e:	4baf      	ldr	r3, [pc, #700]	@ (800512c <USER_SPI_ioctl+0x2d8>)
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <USER_SPI_ioctl+0x2c>
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e151      	b.n	8005124 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8004e86:	79bb      	ldrb	r3, [r7, #6]
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	f200 8136 	bhi.w	80050fa <USER_SPI_ioctl+0x2a6>
 8004e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e94 <USER_SPI_ioctl+0x40>)
 8004e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e94:	08004ea9 	.word	0x08004ea9
 8004e98:	08004ebd 	.word	0x08004ebd
 8004e9c:	080050fb 	.word	0x080050fb
 8004ea0:	08004f69 	.word	0x08004f69
 8004ea4:	0800505f 	.word	0x0800505f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004ea8:	f7ff fd0c 	bl	80048c4 <spiselect>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 8127 	beq.w	8005102 <USER_SPI_ioctl+0x2ae>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8004eba:	e122      	b.n	8005102 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	2009      	movs	r0, #9
 8004ec0:	f7ff fd75 	bl	80049ae <send_cmd>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f040 811d 	bne.w	8005106 <USER_SPI_ioctl+0x2b2>
 8004ecc:	f107 030c 	add.w	r3, r7, #12
 8004ed0:	2110      	movs	r1, #16
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff fd10 	bl	80048f8 <rcvr_datablock>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	f000 8113 	beq.w	8005106 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004ee0:	7b3b      	ldrb	r3, [r7, #12]
 8004ee2:	099b      	lsrs	r3, r3, #6
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d111      	bne.n	8004f0e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004eea:	7d7b      	ldrb	r3, [r7, #21]
 8004eec:	461a      	mov	r2, r3
 8004eee:	7d3b      	ldrb	r3, [r7, #20]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	4413      	add	r3, r2
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	7cfb      	ldrb	r3, [r7, #19]
 8004ef8:	041b      	lsls	r3, r3, #16
 8004efa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8004efe:	4413      	add	r3, r2
 8004f00:	3301      	adds	r3, #1
 8004f02:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	029a      	lsls	r2, r3, #10
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	e028      	b.n	8004f60 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004f0e:	7c7b      	ldrb	r3, [r7, #17]
 8004f10:	f003 030f 	and.w	r3, r3, #15
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	7dbb      	ldrb	r3, [r7, #22]
 8004f18:	09db      	lsrs	r3, r3, #7
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	4413      	add	r3, r2
 8004f1e:	b2da      	uxtb	r2, r3
 8004f20:	7d7b      	ldrb	r3, [r7, #21]
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	f003 0306 	and.w	r3, r3, #6
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	4413      	add	r3, r2
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	3302      	adds	r3, #2
 8004f32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8004f36:	7d3b      	ldrb	r3, [r7, #20]
 8004f38:	099b      	lsrs	r3, r3, #6
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	7cfb      	ldrb	r3, [r7, #19]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	441a      	add	r2, r3
 8004f44:	7cbb      	ldrb	r3, [r7, #18]
 8004f46:	029b      	lsls	r3, r3, #10
 8004f48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f4c:	4413      	add	r3, r2
 8004f4e:	3301      	adds	r3, #1
 8004f50:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8004f52:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f56:	3b09      	subs	r3, #9
 8004f58:	69fa      	ldr	r2, [r7, #28]
 8004f5a:	409a      	lsls	r2, r3
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8004f66:	e0ce      	b.n	8005106 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8004f68:	4b71      	ldr	r3, [pc, #452]	@ (8005130 <USER_SPI_ioctl+0x2dc>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d031      	beq.n	8004fd8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8004f74:	2100      	movs	r1, #0
 8004f76:	208d      	movs	r0, #141	@ 0x8d
 8004f78:	f7ff fd19 	bl	80049ae <send_cmd>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f040 80c3 	bne.w	800510a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8004f84:	20ff      	movs	r0, #255	@ 0xff
 8004f86:	f7ff fc25 	bl	80047d4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8004f8a:	f107 030c 	add.w	r3, r7, #12
 8004f8e:	2110      	movs	r1, #16
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7ff fcb1 	bl	80048f8 <rcvr_datablock>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80b6 	beq.w	800510a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8004f9e:	2330      	movs	r3, #48	@ 0x30
 8004fa0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004fa4:	e007      	b.n	8004fb6 <USER_SPI_ioctl+0x162>
 8004fa6:	20ff      	movs	r0, #255	@ 0xff
 8004fa8:	f7ff fc14 	bl	80047d4 <xchg_spi>
 8004fac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004fb6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f3      	bne.n	8004fa6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8004fbe:	7dbb      	ldrb	r3, [r7, #22]
 8004fc0:	091b      	lsrs	r3, r3, #4
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	2310      	movs	r3, #16
 8004fc8:	fa03 f202 	lsl.w	r2, r3, r2
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004fd6:	e098      	b.n	800510a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004fd8:	2100      	movs	r1, #0
 8004fda:	2009      	movs	r0, #9
 8004fdc:	f7ff fce7 	bl	80049ae <send_cmd>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f040 8091 	bne.w	800510a <USER_SPI_ioctl+0x2b6>
 8004fe8:	f107 030c 	add.w	r3, r7, #12
 8004fec:	2110      	movs	r1, #16
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7ff fc82 	bl	80048f8 <rcvr_datablock>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 8087 	beq.w	800510a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004ffc:	4b4c      	ldr	r3, [pc, #304]	@ (8005130 <USER_SPI_ioctl+0x2dc>)
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d012      	beq.n	800502e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005008:	7dbb      	ldrb	r3, [r7, #22]
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005010:	7dfa      	ldrb	r2, [r7, #23]
 8005012:	09d2      	lsrs	r2, r2, #7
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	4413      	add	r3, r2
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	7e7b      	ldrb	r3, [r7, #25]
 800501c:	099b      	lsrs	r3, r3, #6
 800501e:	b2db      	uxtb	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	461a      	mov	r2, r3
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	e013      	b.n	8005056 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800502e:	7dbb      	ldrb	r3, [r7, #22]
 8005030:	109b      	asrs	r3, r3, #2
 8005032:	b29b      	uxth	r3, r3
 8005034:	f003 031f 	and.w	r3, r3, #31
 8005038:	3301      	adds	r3, #1
 800503a:	7dfa      	ldrb	r2, [r7, #23]
 800503c:	00d2      	lsls	r2, r2, #3
 800503e:	f002 0218 	and.w	r2, r2, #24
 8005042:	7df9      	ldrb	r1, [r7, #23]
 8005044:	0949      	lsrs	r1, r1, #5
 8005046:	b2c9      	uxtb	r1, r1
 8005048:	440a      	add	r2, r1
 800504a:	3201      	adds	r2, #1
 800504c:	fb02 f303 	mul.w	r3, r2, r3
 8005050:	461a      	mov	r2, r3
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800505c:	e055      	b.n	800510a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800505e:	4b34      	ldr	r3, [pc, #208]	@ (8005130 <USER_SPI_ioctl+0x2dc>)
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	f003 0306 	and.w	r3, r3, #6
 8005066:	2b00      	cmp	r3, #0
 8005068:	d051      	beq.n	800510e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800506a:	f107 020c 	add.w	r2, r7, #12
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	210b      	movs	r1, #11
 8005072:	4618      	mov	r0, r3
 8005074:	f7ff feee 	bl	8004e54 <USER_SPI_ioctl>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d149      	bne.n	8005112 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800507e:	7b3b      	ldrb	r3, [r7, #12]
 8005080:	099b      	lsrs	r3, r3, #6
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b00      	cmp	r3, #0
 8005086:	d104      	bne.n	8005092 <USER_SPI_ioctl+0x23e>
 8005088:	7dbb      	ldrb	r3, [r7, #22]
 800508a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d041      	beq.n	8005116 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	623b      	str	r3, [r7, #32]
 8005096:	6a3b      	ldr	r3, [r7, #32]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80050a2:	4b23      	ldr	r3, [pc, #140]	@ (8005130 <USER_SPI_ioctl+0x2dc>)
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d105      	bne.n	80050ba <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	025b      	lsls	r3, r3, #9
 80050b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	025b      	lsls	r3, r3, #9
 80050b8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80050ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050bc:	2020      	movs	r0, #32
 80050be:	f7ff fc76 	bl	80049ae <send_cmd>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d128      	bne.n	800511a <USER_SPI_ioctl+0x2c6>
 80050c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050ca:	2021      	movs	r0, #33	@ 0x21
 80050cc:	f7ff fc6f 	bl	80049ae <send_cmd>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d121      	bne.n	800511a <USER_SPI_ioctl+0x2c6>
 80050d6:	2100      	movs	r1, #0
 80050d8:	2026      	movs	r0, #38	@ 0x26
 80050da:	f7ff fc68 	bl	80049ae <send_cmd>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d11a      	bne.n	800511a <USER_SPI_ioctl+0x2c6>
 80050e4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80050e8:	f7ff fbba 	bl	8004860 <wait_ready>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d013      	beq.n	800511a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80050f2:	2300      	movs	r3, #0
 80050f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80050f8:	e00f      	b.n	800511a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80050fa:	2304      	movs	r3, #4
 80050fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005100:	e00c      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		break;
 8005102:	bf00      	nop
 8005104:	e00a      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		break;
 8005106:	bf00      	nop
 8005108:	e008      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		break;
 800510a:	bf00      	nop
 800510c:	e006      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800510e:	bf00      	nop
 8005110:	e004      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005112:	bf00      	nop
 8005114:	e002      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005116:	bf00      	nop
 8005118:	e000      	b.n	800511c <USER_SPI_ioctl+0x2c8>
		break;
 800511a:	bf00      	nop
	}

	despiselect();
 800511c:	f7ff fbc4 	bl	80048a8 <despiselect>

	return res;
 8005120:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005124:	4618      	mov	r0, r3
 8005126:	3730      	adds	r7, #48	@ 0x30
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	20000020 	.word	0x20000020
 8005130:	200007d0 	.word	0x200007d0

08005134 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	4603      	mov	r3, r0
 800513c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	4a08      	ldr	r2, [pc, #32]	@ (8005164 <disk_status+0x30>)
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	4413      	add	r3, r2
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	79fa      	ldrb	r2, [r7, #7]
 800514c:	4905      	ldr	r1, [pc, #20]	@ (8005164 <disk_status+0x30>)
 800514e:	440a      	add	r2, r1
 8005150:	7a12      	ldrb	r2, [r2, #8]
 8005152:	4610      	mov	r0, r2
 8005154:	4798      	blx	r3
 8005156:	4603      	mov	r3, r0
 8005158:	73fb      	strb	r3, [r7, #15]
  return stat;
 800515a:	7bfb      	ldrb	r3, [r7, #15]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	20000804 	.word	0x20000804

08005168 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005172:	2300      	movs	r3, #0
 8005174:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005176:	79fb      	ldrb	r3, [r7, #7]
 8005178:	4a0e      	ldr	r2, [pc, #56]	@ (80051b4 <disk_initialize+0x4c>)
 800517a:	5cd3      	ldrb	r3, [r2, r3]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d114      	bne.n	80051aa <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005180:	79fb      	ldrb	r3, [r7, #7]
 8005182:	4a0c      	ldr	r2, [pc, #48]	@ (80051b4 <disk_initialize+0x4c>)
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4413      	add	r3, r2
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	79fa      	ldrb	r2, [r7, #7]
 800518e:	4909      	ldr	r1, [pc, #36]	@ (80051b4 <disk_initialize+0x4c>)
 8005190:	440a      	add	r2, r1
 8005192:	7a12      	ldrb	r2, [r2, #8]
 8005194:	4610      	mov	r0, r2
 8005196:	4798      	blx	r3
 8005198:	4603      	mov	r3, r0
 800519a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800519c:	7bfb      	ldrb	r3, [r7, #15]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d103      	bne.n	80051aa <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80051a2:	79fb      	ldrb	r3, [r7, #7]
 80051a4:	4a03      	ldr	r2, [pc, #12]	@ (80051b4 <disk_initialize+0x4c>)
 80051a6:	2101      	movs	r1, #1
 80051a8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	20000804 	.word	0x20000804

080051b8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80051b8:	b590      	push	{r4, r7, lr}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	607a      	str	r2, [r7, #4]
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	4603      	mov	r3, r0
 80051c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	4a0a      	ldr	r2, [pc, #40]	@ (80051f4 <disk_read+0x3c>)
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4413      	add	r3, r2
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	689c      	ldr	r4, [r3, #8]
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
 80051d6:	4a07      	ldr	r2, [pc, #28]	@ (80051f4 <disk_read+0x3c>)
 80051d8:	4413      	add	r3, r2
 80051da:	7a18      	ldrb	r0, [r3, #8]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	68b9      	ldr	r1, [r7, #8]
 80051e2:	47a0      	blx	r4
 80051e4:	4603      	mov	r3, r0
 80051e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80051e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	371c      	adds	r7, #28
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd90      	pop	{r4, r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000804 	.word	0x20000804

080051f8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80051f8:	b590      	push	{r4, r7, lr}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60b9      	str	r1, [r7, #8]
 8005200:	607a      	str	r2, [r7, #4]
 8005202:	603b      	str	r3, [r7, #0]
 8005204:	4603      	mov	r3, r0
 8005206:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	4a0a      	ldr	r2, [pc, #40]	@ (8005234 <disk_write+0x3c>)
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	4413      	add	r3, r2
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	68dc      	ldr	r4, [r3, #12]
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	4a07      	ldr	r2, [pc, #28]	@ (8005234 <disk_write+0x3c>)
 8005218:	4413      	add	r3, r2
 800521a:	7a18      	ldrb	r0, [r3, #8]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	47a0      	blx	r4
 8005224:	4603      	mov	r3, r0
 8005226:	75fb      	strb	r3, [r7, #23]
  return res;
 8005228:	7dfb      	ldrb	r3, [r7, #23]
}
 800522a:	4618      	mov	r0, r3
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	bd90      	pop	{r4, r7, pc}
 8005232:	bf00      	nop
 8005234:	20000804 	.word	0x20000804

08005238 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3301      	adds	r3, #1
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005248:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800524c:	021b      	lsls	r3, r3, #8
 800524e:	b21a      	sxth	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	b21b      	sxth	r3, r3
 8005256:	4313      	orrs	r3, r2
 8005258:	b21b      	sxth	r3, r3
 800525a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800525c:	89fb      	ldrh	r3, [r7, #14]
}
 800525e:	4618      	mov	r0, r3
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800526a:	b480      	push	{r7}
 800526c:	b085      	sub	sp, #20
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	3303      	adds	r3, #3
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	021b      	lsls	r3, r3, #8
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	3202      	adds	r2, #2
 8005282:	7812      	ldrb	r2, [r2, #0]
 8005284:	4313      	orrs	r3, r2
 8005286:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	021b      	lsls	r3, r3, #8
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	3201      	adds	r2, #1
 8005290:	7812      	ldrb	r2, [r2, #0]
 8005292:	4313      	orrs	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	021b      	lsls	r3, r3, #8
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	7812      	ldrb	r2, [r2, #0]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
	return rv;
 80052a2:	68fb      	ldr	r3, [r7, #12]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	460b      	mov	r3, r1
 80052ba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	607a      	str	r2, [r7, #4]
 80052c2:	887a      	ldrh	r2, [r7, #2]
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	701a      	strb	r2, [r3, #0]
 80052c8:	887b      	ldrh	r3, [r7, #2]
 80052ca:	0a1b      	lsrs	r3, r3, #8
 80052cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	887a      	ldrh	r2, [r7, #2]
 80052d6:	b2d2      	uxtb	r2, r2
 80052d8:	701a      	strb	r2, [r3, #0]
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80052e6:	b480      	push	{r7}
 80052e8:	b083      	sub	sp, #12
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	1c5a      	adds	r2, r3, #1
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	b2d2      	uxtb	r2, r2
 80052fa:	701a      	strb	r2, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	0a1b      	lsrs	r3, r3, #8
 8005300:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	1c5a      	adds	r2, r3, #1
 8005306:	607a      	str	r2, [r7, #4]
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	0a1b      	lsrs	r3, r3, #8
 8005312:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	607a      	str	r2, [r7, #4]
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	701a      	strb	r2, [r3, #0]
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	0a1b      	lsrs	r3, r3, #8
 8005324:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	607a      	str	r2, [r7, #4]
 800532c:	683a      	ldr	r2, [r7, #0]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800533e:	b480      	push	{r7}
 8005340:	b087      	sub	sp, #28
 8005342:	af00      	add	r7, sp, #0
 8005344:	60f8      	str	r0, [r7, #12]
 8005346:	60b9      	str	r1, [r7, #8]
 8005348:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00d      	beq.n	8005374 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	1c53      	adds	r3, r2, #1
 800535c:	613b      	str	r3, [r7, #16]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	1c59      	adds	r1, r3, #1
 8005362:	6179      	str	r1, [r7, #20]
 8005364:	7812      	ldrb	r2, [r2, #0]
 8005366:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3b01      	subs	r3, #1
 800536c:	607b      	str	r3, [r7, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1f1      	bne.n	8005358 <mem_cpy+0x1a>
	}
}
 8005374:	bf00      	nop
 8005376:	371c      	adds	r7, #28
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	617a      	str	r2, [r7, #20]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3b01      	subs	r3, #1
 80053a0:	607b      	str	r3, [r7, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1f3      	bne.n	8005390 <mem_set+0x10>
}
 80053a8:	bf00      	nop
 80053aa:	bf00      	nop
 80053ac:	371c      	adds	r7, #28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80053b6:	b480      	push	{r7}
 80053b8:	b089      	sub	sp, #36	@ 0x24
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	61fb      	str	r3, [r7, #28]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	61fa      	str	r2, [r7, #28]
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	4619      	mov	r1, r3
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	61ba      	str	r2, [r7, #24]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	1acb      	subs	r3, r1, r3
 80053e2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	607b      	str	r3, [r7, #4]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <mem_cmp+0x40>
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0eb      	beq.n	80053ce <mem_cmp+0x18>

	return r;
 80053f6:	697b      	ldr	r3, [r7, #20]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3724      	adds	r7, #36	@ 0x24
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800540e:	e002      	b.n	8005416 <chk_chr+0x12>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3301      	adds	r3, #1
 8005414:	607b      	str	r3, [r7, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d005      	beq.n	800542a <chk_chr+0x26>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	461a      	mov	r2, r3
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	4293      	cmp	r3, r2
 8005428:	d1f2      	bne.n	8005410 <chk_chr+0xc>
	return *str;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	781b      	ldrb	r3, [r3, #0]
}
 800542e:	4618      	mov	r0, r3
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
	...

0800543c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005446:	2300      	movs	r3, #0
 8005448:	60bb      	str	r3, [r7, #8]
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	e029      	b.n	80054a4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005450:	4a27      	ldr	r2, [pc, #156]	@ (80054f0 <chk_lock+0xb4>)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	011b      	lsls	r3, r3, #4
 8005456:	4413      	add	r3, r2
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d01d      	beq.n	800549a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800545e:	4a24      	ldr	r2, [pc, #144]	@ (80054f0 <chk_lock+0xb4>)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	4413      	add	r3, r2
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d116      	bne.n	800549e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005470:	4a1f      	ldr	r2, [pc, #124]	@ (80054f0 <chk_lock+0xb4>)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	011b      	lsls	r3, r3, #4
 8005476:	4413      	add	r3, r2
 8005478:	3304      	adds	r3, #4
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005480:	429a      	cmp	r2, r3
 8005482:	d10c      	bne.n	800549e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005484:	4a1a      	ldr	r2, [pc, #104]	@ (80054f0 <chk_lock+0xb4>)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	4413      	add	r3, r2
 800548c:	3308      	adds	r3, #8
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005494:	429a      	cmp	r2, r3
 8005496:	d102      	bne.n	800549e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005498:	e007      	b.n	80054aa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800549a:	2301      	movs	r3, #1
 800549c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	3301      	adds	r3, #1
 80054a2:	60fb      	str	r3, [r7, #12]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d9d2      	bls.n	8005450 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d109      	bne.n	80054c4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d102      	bne.n	80054bc <chk_lock+0x80>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d101      	bne.n	80054c0 <chk_lock+0x84>
 80054bc:	2300      	movs	r3, #0
 80054be:	e010      	b.n	80054e2 <chk_lock+0xa6>
 80054c0:	2312      	movs	r3, #18
 80054c2:	e00e      	b.n	80054e2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d108      	bne.n	80054dc <chk_lock+0xa0>
 80054ca:	4a09      	ldr	r2, [pc, #36]	@ (80054f0 <chk_lock+0xb4>)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	4413      	add	r3, r2
 80054d2:	330c      	adds	r3, #12
 80054d4:	881b      	ldrh	r3, [r3, #0]
 80054d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054da:	d101      	bne.n	80054e0 <chk_lock+0xa4>
 80054dc:	2310      	movs	r3, #16
 80054de:	e000      	b.n	80054e2 <chk_lock+0xa6>
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	200007e4 	.word	0x200007e4

080054f4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80054fa:	2300      	movs	r3, #0
 80054fc:	607b      	str	r3, [r7, #4]
 80054fe:	e002      	b.n	8005506 <enq_lock+0x12>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3301      	adds	r3, #1
 8005504:	607b      	str	r3, [r7, #4]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d806      	bhi.n	800551a <enq_lock+0x26>
 800550c:	4a09      	ldr	r2, [pc, #36]	@ (8005534 <enq_lock+0x40>)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	4413      	add	r3, r2
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1f2      	bne.n	8005500 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b02      	cmp	r3, #2
 800551e:	bf14      	ite	ne
 8005520:	2301      	movne	r3, #1
 8005522:	2300      	moveq	r3, #0
 8005524:	b2db      	uxtb	r3, r3
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	200007e4 	.word	0x200007e4

08005538 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005542:	2300      	movs	r3, #0
 8005544:	60fb      	str	r3, [r7, #12]
 8005546:	e01f      	b.n	8005588 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005548:	4a41      	ldr	r2, [pc, #260]	@ (8005650 <inc_lock+0x118>)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	4413      	add	r3, r2
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	429a      	cmp	r2, r3
 8005558:	d113      	bne.n	8005582 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800555a:	4a3d      	ldr	r2, [pc, #244]	@ (8005650 <inc_lock+0x118>)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	4413      	add	r3, r2
 8005562:	3304      	adds	r3, #4
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800556a:	429a      	cmp	r2, r3
 800556c:	d109      	bne.n	8005582 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800556e:	4a38      	ldr	r2, [pc, #224]	@ (8005650 <inc_lock+0x118>)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	011b      	lsls	r3, r3, #4
 8005574:	4413      	add	r3, r2
 8005576:	3308      	adds	r3, #8
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800557e:	429a      	cmp	r2, r3
 8005580:	d006      	beq.n	8005590 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3301      	adds	r3, #1
 8005586:	60fb      	str	r3, [r7, #12]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d9dc      	bls.n	8005548 <inc_lock+0x10>
 800558e:	e000      	b.n	8005592 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005590:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b02      	cmp	r3, #2
 8005596:	d132      	bne.n	80055fe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005598:	2300      	movs	r3, #0
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	e002      	b.n	80055a4 <inc_lock+0x6c>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	3301      	adds	r3, #1
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d806      	bhi.n	80055b8 <inc_lock+0x80>
 80055aa:	4a29      	ldr	r2, [pc, #164]	@ (8005650 <inc_lock+0x118>)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	4413      	add	r3, r2
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1f2      	bne.n	800559e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d101      	bne.n	80055c2 <inc_lock+0x8a>
 80055be:	2300      	movs	r3, #0
 80055c0:	e040      	b.n	8005644 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	4922      	ldr	r1, [pc, #136]	@ (8005650 <inc_lock+0x118>)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	011b      	lsls	r3, r3, #4
 80055cc:	440b      	add	r3, r1
 80055ce:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	491e      	ldr	r1, [pc, #120]	@ (8005650 <inc_lock+0x118>)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	011b      	lsls	r3, r3, #4
 80055da:	440b      	add	r3, r1
 80055dc:	3304      	adds	r3, #4
 80055de:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	695a      	ldr	r2, [r3, #20]
 80055e4:	491a      	ldr	r1, [pc, #104]	@ (8005650 <inc_lock+0x118>)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	011b      	lsls	r3, r3, #4
 80055ea:	440b      	add	r3, r1
 80055ec:	3308      	adds	r3, #8
 80055ee:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80055f0:	4a17      	ldr	r2, [pc, #92]	@ (8005650 <inc_lock+0x118>)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	4413      	add	r3, r2
 80055f8:	330c      	adds	r3, #12
 80055fa:	2200      	movs	r2, #0
 80055fc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d009      	beq.n	8005618 <inc_lock+0xe0>
 8005604:	4a12      	ldr	r2, [pc, #72]	@ (8005650 <inc_lock+0x118>)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	011b      	lsls	r3, r3, #4
 800560a:	4413      	add	r3, r2
 800560c:	330c      	adds	r3, #12
 800560e:	881b      	ldrh	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d001      	beq.n	8005618 <inc_lock+0xe0>
 8005614:	2300      	movs	r3, #0
 8005616:	e015      	b.n	8005644 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d108      	bne.n	8005630 <inc_lock+0xf8>
 800561e:	4a0c      	ldr	r2, [pc, #48]	@ (8005650 <inc_lock+0x118>)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	4413      	add	r3, r2
 8005626:	330c      	adds	r3, #12
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	3301      	adds	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	e001      	b.n	8005634 <inc_lock+0xfc>
 8005630:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005634:	4906      	ldr	r1, [pc, #24]	@ (8005650 <inc_lock+0x118>)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	011b      	lsls	r3, r3, #4
 800563a:	440b      	add	r3, r1
 800563c:	330c      	adds	r3, #12
 800563e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	3301      	adds	r3, #1
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	200007e4 	.word	0x200007e4

08005654 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800565c:	2300      	movs	r3, #0
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	e010      	b.n	8005684 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005662:	4a0d      	ldr	r2, [pc, #52]	@ (8005698 <clear_lock+0x44>)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	4413      	add	r3, r2
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	429a      	cmp	r2, r3
 8005670:	d105      	bne.n	800567e <clear_lock+0x2a>
 8005672:	4a09      	ldr	r2, [pc, #36]	@ (8005698 <clear_lock+0x44>)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	011b      	lsls	r3, r3, #4
 8005678:	4413      	add	r3, r2
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	3301      	adds	r3, #1
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d9eb      	bls.n	8005662 <clear_lock+0xe>
	}
}
 800568a:	bf00      	nop
 800568c:	bf00      	nop
 800568e:	3714      	adds	r7, #20
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	200007e4 	.word	0x200007e4

0800569c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	78db      	ldrb	r3, [r3, #3]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d034      	beq.n	800571a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	7858      	ldrb	r0, [r3, #1]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80056c0:	2301      	movs	r3, #1
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	f7ff fd98 	bl	80051f8 <disk_write>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	73fb      	strb	r3, [r7, #15]
 80056d2:	e022      	b.n	800571a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a1b      	ldr	r3, [r3, #32]
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	1ad2      	subs	r2, r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d217      	bcs.n	800571a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	789b      	ldrb	r3, [r3, #2]
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	e010      	b.n	8005714 <sync_window+0x78>
					wsect += fs->fsize;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4413      	add	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	7858      	ldrb	r0, [r3, #1]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005706:	2301      	movs	r3, #1
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	f7ff fd75 	bl	80051f8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	3b01      	subs	r3, #1
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d8eb      	bhi.n	80056f2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800571a:	7bfb      	ldrb	r3, [r7, #15]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800572e:	2300      	movs	r3, #0
 8005730:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	429a      	cmp	r2, r3
 800573a:	d01b      	beq.n	8005774 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f7ff ffad 	bl	800569c <sync_window>
 8005742:	4603      	mov	r3, r0
 8005744:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005746:	7bfb      	ldrb	r3, [r7, #15]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d113      	bne.n	8005774 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	7858      	ldrb	r0, [r3, #1]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005756:	2301      	movs	r3, #1
 8005758:	683a      	ldr	r2, [r7, #0]
 800575a:	f7ff fd2d 	bl	80051b8 <disk_read>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d004      	beq.n	800576e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005764:	f04f 33ff 	mov.w	r3, #4294967295
 8005768:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800576a:	2301      	movs	r3, #1
 800576c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8005774:	7bfb      	ldrb	r3, [r7, #15]
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	3b02      	subs	r3, #2
 800578c:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	3b02      	subs	r3, #2
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	429a      	cmp	r2, r3
 8005798:	d301      	bcc.n	800579e <clust2sect+0x20>
 800579a:	2300      	movs	r3, #0
 800579c:	e008      	b.n	80057b0 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	895b      	ldrh	r3, [r3, #10]
 80057a2:	461a      	mov	r2, r3
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	fb03 f202 	mul.w	r2, r3, r2
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ae:	4413      	add	r3, r2
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d904      	bls.n	80057dc <get_fat+0x20>
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d302      	bcc.n	80057e2 <get_fat+0x26>
		val = 1;	/* Internal error */
 80057dc:	2301      	movs	r3, #1
 80057de:	617b      	str	r3, [r7, #20]
 80057e0:	e08e      	b.n	8005900 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80057e2:	f04f 33ff 	mov.w	r3, #4294967295
 80057e6:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b03      	cmp	r3, #3
 80057ee:	d061      	beq.n	80058b4 <get_fat+0xf8>
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	dc7b      	bgt.n	80058ec <get_fat+0x130>
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d002      	beq.n	80057fe <get_fat+0x42>
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d041      	beq.n	8005880 <get_fat+0xc4>
 80057fc:	e076      	b.n	80058ec <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	60fb      	str	r3, [r7, #12]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	085b      	lsrs	r3, r3, #1
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4413      	add	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	6a1a      	ldr	r2, [r3, #32]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	0a5b      	lsrs	r3, r3, #9
 8005814:	4413      	add	r3, r2
 8005816:	4619      	mov	r1, r3
 8005818:	6938      	ldr	r0, [r7, #16]
 800581a:	f7ff ff83 	bl	8005724 <move_window>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d166      	bne.n	80058f2 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	1c5a      	adds	r2, r3, #1
 8005828:	60fa      	str	r2, [r7, #12]
 800582a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	4413      	add	r3, r2
 8005832:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005836:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	6a1a      	ldr	r2, [r3, #32]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	0a5b      	lsrs	r3, r3, #9
 8005840:	4413      	add	r3, r2
 8005842:	4619      	mov	r1, r3
 8005844:	6938      	ldr	r0, [r7, #16]
 8005846:	f7ff ff6d 	bl	8005724 <move_window>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d152      	bne.n	80058f6 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4413      	add	r3, r2
 800585a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800585e:	021b      	lsls	r3, r3, #8
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	4313      	orrs	r3, r2
 8005864:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <get_fat+0xba>
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	091b      	lsrs	r3, r3, #4
 8005874:	e002      	b.n	800587c <get_fat+0xc0>
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800587c:	617b      	str	r3, [r7, #20]
			break;
 800587e:	e03f      	b.n	8005900 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	6a1a      	ldr	r2, [r3, #32]
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	0a1b      	lsrs	r3, r3, #8
 8005888:	4413      	add	r3, r2
 800588a:	4619      	mov	r1, r3
 800588c:	6938      	ldr	r0, [r7, #16]
 800588e:	f7ff ff49 	bl	8005724 <move_window>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d130      	bne.n	80058fa <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80058a6:	4413      	add	r3, r2
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fcc5 	bl	8005238 <ld_word>
 80058ae:	4603      	mov	r3, r0
 80058b0:	617b      	str	r3, [r7, #20]
			break;
 80058b2:	e025      	b.n	8005900 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	6a1a      	ldr	r2, [r3, #32]
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	09db      	lsrs	r3, r3, #7
 80058bc:	4413      	add	r3, r2
 80058be:	4619      	mov	r1, r3
 80058c0:	6938      	ldr	r0, [r7, #16]
 80058c2:	f7ff ff2f 	bl	8005724 <move_window>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d118      	bne.n	80058fe <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80058da:	4413      	add	r3, r2
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff fcc4 	bl	800526a <ld_dword>
 80058e2:	4603      	mov	r3, r0
 80058e4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058e8:	617b      	str	r3, [r7, #20]
			break;
 80058ea:	e009      	b.n	8005900 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80058ec:	2301      	movs	r3, #1
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	e006      	b.n	8005900 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058f2:	bf00      	nop
 80058f4:	e004      	b.n	8005900 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058f6:	bf00      	nop
 80058f8:	e002      	b.n	8005900 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80058fa:	bf00      	nop
 80058fc:	e000      	b.n	8005900 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80058fe:	bf00      	nop
		}
	}

	return val;
 8005900:	697b      	ldr	r3, [r7, #20]
}
 8005902:	4618      	mov	r0, r3
 8005904:	3718      	adds	r7, #24
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800590a:	b590      	push	{r4, r7, lr}
 800590c:	b089      	sub	sp, #36	@ 0x24
 800590e:	af00      	add	r7, sp, #0
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	60b9      	str	r1, [r7, #8]
 8005914:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005916:	2302      	movs	r3, #2
 8005918:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	2b01      	cmp	r3, #1
 800591e:	f240 80d9 	bls.w	8005ad4 <put_fat+0x1ca>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	f080 80d3 	bcs.w	8005ad4 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b03      	cmp	r3, #3
 8005934:	f000 8096 	beq.w	8005a64 <put_fat+0x15a>
 8005938:	2b03      	cmp	r3, #3
 800593a:	f300 80cb 	bgt.w	8005ad4 <put_fat+0x1ca>
 800593e:	2b01      	cmp	r3, #1
 8005940:	d002      	beq.n	8005948 <put_fat+0x3e>
 8005942:	2b02      	cmp	r3, #2
 8005944:	d06e      	beq.n	8005a24 <put_fat+0x11a>
 8005946:	e0c5      	b.n	8005ad4 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	61bb      	str	r3, [r7, #24]
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4413      	add	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a1a      	ldr	r2, [r3, #32]
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	0a5b      	lsrs	r3, r3, #9
 800595e:	4413      	add	r3, r2
 8005960:	4619      	mov	r1, r3
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f7ff fede 	bl	8005724 <move_window>
 8005968:	4603      	mov	r3, r0
 800596a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800596c:	7ffb      	ldrb	r3, [r7, #31]
 800596e:	2b00      	cmp	r3, #0
 8005970:	f040 80a9 	bne.w	8005ac6 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	1c59      	adds	r1, r3, #1
 800597e:	61b9      	str	r1, [r7, #24]
 8005980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005984:	4413      	add	r3, r2
 8005986:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00d      	beq.n	80059ae <put_fat+0xa4>
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	b25b      	sxtb	r3, r3
 8005998:	f003 030f 	and.w	r3, r3, #15
 800599c:	b25a      	sxtb	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	b25b      	sxtb	r3, r3
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	b25b      	sxtb	r3, r3
 80059a6:	4313      	orrs	r3, r2
 80059a8:	b25b      	sxtb	r3, r3
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	e001      	b.n	80059b2 <put_fat+0xa8>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2201      	movs	r2, #1
 80059ba:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6a1a      	ldr	r2, [r3, #32]
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	0a5b      	lsrs	r3, r3, #9
 80059c4:	4413      	add	r3, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f7ff feab 	bl	8005724 <move_window>
 80059ce:	4603      	mov	r3, r0
 80059d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80059d2:	7ffb      	ldrb	r3, [r7, #31]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d178      	bne.n	8005aca <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059e4:	4413      	add	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <put_fat+0xf0>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	091b      	lsrs	r3, r3, #4
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	e00e      	b.n	8005a18 <put_fat+0x10e>
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	b25b      	sxtb	r3, r3
 8005a00:	f023 030f 	bic.w	r3, r3, #15
 8005a04:	b25a      	sxtb	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	0a1b      	lsrs	r3, r3, #8
 8005a0a:	b25b      	sxtb	r3, r3
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	b25b      	sxtb	r3, r3
 8005a12:	4313      	orrs	r3, r2
 8005a14:	b25b      	sxtb	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	70da      	strb	r2, [r3, #3]
			break;
 8005a22:	e057      	b.n	8005ad4 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1a      	ldr	r2, [r3, #32]
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	0a1b      	lsrs	r3, r3, #8
 8005a2c:	4413      	add	r3, r2
 8005a2e:	4619      	mov	r1, r3
 8005a30:	68f8      	ldr	r0, [r7, #12]
 8005a32:	f7ff fe77 	bl	8005724 <move_window>
 8005a36:	4603      	mov	r3, r0
 8005a38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a3a:	7ffb      	ldrb	r3, [r7, #31]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d146      	bne.n	8005ace <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005a4e:	4413      	add	r3, r2
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	b292      	uxth	r2, r2
 8005a54:	4611      	mov	r1, r2
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7ff fc2a 	bl	80052b0 <st_word>
			fs->wflag = 1;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	70da      	strb	r2, [r3, #3]
			break;
 8005a62:	e037      	b.n	8005ad4 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a1a      	ldr	r2, [r3, #32]
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	09db      	lsrs	r3, r3, #7
 8005a6c:	4413      	add	r3, r2
 8005a6e:	4619      	mov	r1, r3
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7ff fe57 	bl	8005724 <move_window>
 8005a76:	4603      	mov	r3, r0
 8005a78:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a7a:	7ffb      	ldrb	r3, [r7, #31]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d128      	bne.n	8005ad2 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005a94:	4413      	add	r3, r2
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff fbe7 	bl	800526a <ld_dword>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005aa2:	4323      	orrs	r3, r4
 8005aa4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005ab4:	4413      	add	r3, r2
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff fc14 	bl	80052e6 <st_dword>
			fs->wflag = 1;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	70da      	strb	r2, [r3, #3]
			break;
 8005ac4:	e006      	b.n	8005ad4 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005ac6:	bf00      	nop
 8005ac8:	e004      	b.n	8005ad4 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005aca:	bf00      	nop
 8005acc:	e002      	b.n	8005ad4 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005ace:	bf00      	nop
 8005ad0:	e000      	b.n	8005ad4 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005ad2:	bf00      	nop
		}
	}
	return res;
 8005ad4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3724      	adds	r7, #36	@ 0x24
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd90      	pop	{r4, r7, pc}

08005ade <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b088      	sub	sp, #32
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	60f8      	str	r0, [r7, #12]
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005aea:	2300      	movs	r3, #0
 8005aec:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d904      	bls.n	8005b04 <remove_chain+0x26>
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d301      	bcc.n	8005b08 <remove_chain+0x2a>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e04b      	b.n	8005ba0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b12:	6879      	ldr	r1, [r7, #4]
 8005b14:	69b8      	ldr	r0, [r7, #24]
 8005b16:	f7ff fef8 	bl	800590a <put_fat>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005b1e:	7ffb      	ldrb	r3, [r7, #31]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <remove_chain+0x4a>
 8005b24:	7ffb      	ldrb	r3, [r7, #31]
 8005b26:	e03b      	b.n	8005ba0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f7ff fe46 	bl	80057bc <get_fat>
 8005b30:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d031      	beq.n	8005b9c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d101      	bne.n	8005b42 <remove_chain+0x64>
 8005b3e:	2302      	movs	r3, #2
 8005b40:	e02e      	b.n	8005ba0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b48:	d101      	bne.n	8005b4e <remove_chain+0x70>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e028      	b.n	8005ba0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005b4e:	2200      	movs	r2, #0
 8005b50:	68b9      	ldr	r1, [r7, #8]
 8005b52:	69b8      	ldr	r0, [r7, #24]
 8005b54:	f7ff fed9 	bl	800590a <put_fat>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005b5c:	7ffb      	ldrb	r3, [r7, #31]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <remove_chain+0x88>
 8005b62:	7ffb      	ldrb	r3, [r7, #31]
 8005b64:	e01c      	b.n	8005ba0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	691a      	ldr	r2, [r3, #16]
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	3b02      	subs	r3, #2
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d20b      	bcs.n	8005b8c <remove_chain+0xae>
			fs->free_clst++;
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	1c5a      	adds	r2, r3, #1
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	791b      	ldrb	r3, [r3, #4]
 8005b82:	f043 0301 	orr.w	r3, r3, #1
 8005b86:	b2da      	uxtb	r2, r3
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d3c6      	bcc.n	8005b28 <remove_chain+0x4a>
 8005b9a:	e000      	b.n	8005b9e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005b9c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3720      	adds	r7, #32
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b088      	sub	sp, #32
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10d      	bne.n	8005bda <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <create_chain+0x2c>
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d31b      	bcc.n	8005c0c <create_chain+0x64>
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	61bb      	str	r3, [r7, #24]
 8005bd8:	e018      	b.n	8005c0c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005bda:	6839      	ldr	r1, [r7, #0]
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff fded 	bl	80057bc <get_fat>
 8005be2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d801      	bhi.n	8005bee <create_chain+0x46>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e070      	b.n	8005cd0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf4:	d101      	bne.n	8005bfa <create_chain+0x52>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	e06a      	b.n	8005cd0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d201      	bcs.n	8005c08 <create_chain+0x60>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	e063      	b.n	8005cd0 <create_chain+0x128>
		scl = clst;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	3301      	adds	r3, #1
 8005c14:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d307      	bcc.n	8005c30 <create_chain+0x88>
				ncl = 2;
 8005c20:	2302      	movs	r3, #2
 8005c22:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005c24:	69fa      	ldr	r2, [r7, #28]
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d901      	bls.n	8005c30 <create_chain+0x88>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	e04f      	b.n	8005cd0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005c30:	69f9      	ldr	r1, [r7, #28]
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f7ff fdc2 	bl	80057bc <get_fat>
 8005c38:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00e      	beq.n	8005c5e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d003      	beq.n	8005c4e <create_chain+0xa6>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4c:	d101      	bne.n	8005c52 <create_chain+0xaa>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	e03e      	b.n	8005cd0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d1da      	bne.n	8005c10 <create_chain+0x68>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e038      	b.n	8005cd0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005c5e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005c60:	f04f 32ff 	mov.w	r2, #4294967295
 8005c64:	69f9      	ldr	r1, [r7, #28]
 8005c66:	6938      	ldr	r0, [r7, #16]
 8005c68:	f7ff fe4f 	bl	800590a <put_fat>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005c70:	7dfb      	ldrb	r3, [r7, #23]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d109      	bne.n	8005c8a <create_chain+0xe2>
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d006      	beq.n	8005c8a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005c7c:	69fa      	ldr	r2, [r7, #28]
 8005c7e:	6839      	ldr	r1, [r7, #0]
 8005c80:	6938      	ldr	r0, [r7, #16]
 8005c82:	f7ff fe42 	bl	800590a <put_fat>
 8005c86:	4603      	mov	r3, r0
 8005c88:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005c8a:	7dfb      	ldrb	r3, [r7, #23]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d116      	bne.n	8005cbe <create_chain+0x116>
		fs->last_clst = ncl;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	3b02      	subs	r3, #2
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d804      	bhi.n	8005cae <create_chain+0x106>
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	1e5a      	subs	r2, r3, #1
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	791b      	ldrb	r3, [r3, #4]
 8005cb2:	f043 0301 	orr.w	r3, r3, #1
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	711a      	strb	r2, [r3, #4]
 8005cbc:	e007      	b.n	8005cce <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005cbe:	7dfb      	ldrb	r3, [r7, #23]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d102      	bne.n	8005cca <create_chain+0x122>
 8005cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc8:	e000      	b.n	8005ccc <create_chain+0x124>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005cce:	69fb      	ldr	r3, [r7, #28]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3720      	adds	r7, #32
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cec:	3304      	adds	r3, #4
 8005cee:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	0a5b      	lsrs	r3, r3, #9
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	8952      	ldrh	r2, [r2, #10]
 8005cf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1d1a      	adds	r2, r3, #4
 8005d02:	613a      	str	r2, [r7, #16]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <clmt_clust+0x3a>
 8005d0e:	2300      	movs	r3, #0
 8005d10:	e010      	b.n	8005d34 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d307      	bcc.n	8005d2a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	617b      	str	r3, [r7, #20]
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	3304      	adds	r3, #4
 8005d26:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005d28:	e7e9      	b.n	8005cfe <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8005d2a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	4413      	add	r3, r2
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d56:	d204      	bcs.n	8005d62 <dir_sdi+0x22>
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	f003 031f 	and.w	r3, r3, #31
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d001      	beq.n	8005d66 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005d62:	2302      	movs	r3, #2
 8005d64:	e063      	b.n	8005e2e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	683a      	ldr	r2, [r7, #0]
 8005d6a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d106      	bne.n	8005d86 <dir_sdi+0x46>
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d902      	bls.n	8005d86 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10c      	bne.n	8005da6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	095b      	lsrs	r3, r3, #5
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	8912      	ldrh	r2, [r2, #8]
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d301      	bcc.n	8005d9c <dir_sdi+0x5c>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	e048      	b.n	8005e2e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	61da      	str	r2, [r3, #28]
 8005da4:	e029      	b.n	8005dfa <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	895b      	ldrh	r3, [r3, #10]
 8005daa:	025b      	lsls	r3, r3, #9
 8005dac:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005dae:	e019      	b.n	8005de4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6979      	ldr	r1, [r7, #20]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7ff fd01 	bl	80057bc <get_fat>
 8005dba:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc2:	d101      	bne.n	8005dc8 <dir_sdi+0x88>
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e032      	b.n	8005e2e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d904      	bls.n	8005dd8 <dir_sdi+0x98>
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d301      	bcc.n	8005ddc <dir_sdi+0x9c>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	e028      	b.n	8005e2e <dir_sdi+0xee>
			ofs -= csz;
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d2e1      	bcs.n	8005db0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8005dec:	6979      	ldr	r1, [r7, #20]
 8005dee:	6938      	ldr	r0, [r7, #16]
 8005df0:	f7ff fcc5 	bl	800577e <clust2sect>
 8005df4:	4602      	mov	r2, r0
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	69db      	ldr	r3, [r3, #28]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <dir_sdi+0xcc>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	e010      	b.n	8005e2e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	0a5b      	lsrs	r3, r3, #9
 8005e14:	441a      	add	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e26:	441a      	add	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b086      	sub	sp, #24
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
 8005e3e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	3320      	adds	r3, #32
 8005e4c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69db      	ldr	r3, [r3, #28]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <dir_next+0x28>
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e5c:	d301      	bcc.n	8005e62 <dir_next+0x2c>
 8005e5e:	2304      	movs	r3, #4
 8005e60:	e0aa      	b.n	8005fb8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f040 8098 	bne.w	8005f9e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d10b      	bne.n	8005e98 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	095b      	lsrs	r3, r3, #5
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	8912      	ldrh	r2, [r2, #8]
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	f0c0 8088 	bcc.w	8005f9e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	61da      	str	r2, [r3, #28]
 8005e94:	2304      	movs	r3, #4
 8005e96:	e08f      	b.n	8005fb8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	0a5b      	lsrs	r3, r3, #9
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	8952      	ldrh	r2, [r2, #10]
 8005ea0:	3a01      	subs	r2, #1
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d17a      	bne.n	8005f9e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	4619      	mov	r1, r3
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	f7ff fc83 	bl	80057bc <get_fat>
 8005eb6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d801      	bhi.n	8005ec2 <dir_next+0x8c>
 8005ebe:	2302      	movs	r3, #2
 8005ec0:	e07a      	b.n	8005fb8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec8:	d101      	bne.n	8005ece <dir_next+0x98>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e074      	b.n	8005fb8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d358      	bcc.n	8005f8a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d104      	bne.n	8005ee8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	61da      	str	r2, [r3, #28]
 8005ee4:	2304      	movs	r3, #4
 8005ee6:	e067      	b.n	8005fb8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	4619      	mov	r1, r3
 8005ef0:	4610      	mov	r0, r2
 8005ef2:	f7ff fe59 	bl	8005ba8 <create_chain>
 8005ef6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <dir_next+0xcc>
 8005efe:	2307      	movs	r3, #7
 8005f00:	e05a      	b.n	8005fb8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d101      	bne.n	8005f0c <dir_next+0xd6>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e055      	b.n	8005fb8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f12:	d101      	bne.n	8005f18 <dir_next+0xe2>
 8005f14:	2301      	movs	r3, #1
 8005f16:	e04f      	b.n	8005fb8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f7ff fbbf 	bl	800569c <sync_window>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <dir_next+0xf2>
 8005f24:	2301      	movs	r3, #1
 8005f26:	e047      	b.n	8005fb8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	3330      	adds	r3, #48	@ 0x30
 8005f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f30:	2100      	movs	r1, #0
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff fa24 	bl	8005380 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005f38:	2300      	movs	r3, #0
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	6979      	ldr	r1, [r7, #20]
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f7ff fc1d 	bl	800577e <clust2sect>
 8005f44:	4602      	mov	r2, r0
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005f4a:	e012      	b.n	8005f72 <dir_next+0x13c>
						fs->wflag = 1;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f7ff fba2 	bl	800569c <sync_window>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <dir_next+0x12c>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e02a      	b.n	8005fb8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	3301      	adds	r3, #1
 8005f66:	613b      	str	r3, [r7, #16]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	895b      	ldrh	r3, [r3, #10]
 8005f76:	461a      	mov	r2, r3
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d3e6      	bcc.n	8005f4c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad2      	subs	r2, r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005f90:	6979      	ldr	r1, [r7, #20]
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f7ff fbf3 	bl	800577e <clust2sect>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fb0:	441a      	add	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7ff feb4 	bl	8005d40 <dir_sdi>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d12b      	bne.n	800603a <dir_alloc+0x7a>
		n = 0;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	4619      	mov	r1, r3
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f7ff fb99 	bl	8005724 <move_window>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005ff6:	7dfb      	ldrb	r3, [r7, #23]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d11d      	bne.n	8006038 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a1b      	ldr	r3, [r3, #32]
 8006000:	781b      	ldrb	r3, [r3, #0]
 8006002:	2be5      	cmp	r3, #229	@ 0xe5
 8006004:	d004      	beq.n	8006010 <dir_alloc+0x50>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d107      	bne.n	8006020 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	3301      	adds	r3, #1
 8006014:	613b      	str	r3, [r7, #16]
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d102      	bne.n	8006024 <dir_alloc+0x64>
 800601e:	e00c      	b.n	800603a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006024:	2101      	movs	r1, #1
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff ff05 	bl	8005e36 <dir_next>
 800602c:	4603      	mov	r3, r0
 800602e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006030:	7dfb      	ldrb	r3, [r7, #23]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d0d7      	beq.n	8005fe6 <dir_alloc+0x26>
 8006036:	e000      	b.n	800603a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006038:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800603a:	7dfb      	ldrb	r3, [r7, #23]
 800603c:	2b04      	cmp	r3, #4
 800603e:	d101      	bne.n	8006044 <dir_alloc+0x84>
 8006040:	2307      	movs	r3, #7
 8006042:	75fb      	strb	r3, [r7, #23]
	return res;
 8006044:	7dfb      	ldrb	r3, [r7, #23]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b084      	sub	sp, #16
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
 8006056:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	331a      	adds	r3, #26
 800605c:	4618      	mov	r0, r3
 800605e:	f7ff f8eb 	bl	8005238 <ld_word>
 8006062:	4603      	mov	r3, r0
 8006064:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b03      	cmp	r3, #3
 800606c:	d109      	bne.n	8006082 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	3314      	adds	r3, #20
 8006072:	4618      	mov	r0, r3
 8006074:	f7ff f8e0 	bl	8005238 <ld_word>
 8006078:	4603      	mov	r3, r0
 800607a:	041b      	lsls	r3, r3, #16
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006082:	68fb      	ldr	r3, [r7, #12]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	331a      	adds	r3, #26
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	b292      	uxth	r2, r2
 80060a0:	4611      	mov	r1, r2
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7ff f904 	bl	80052b0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b03      	cmp	r3, #3
 80060ae:	d109      	bne.n	80060c4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f103 0214 	add.w	r2, r3, #20
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	0c1b      	lsrs	r3, r3, #16
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	4619      	mov	r1, r3
 80060be:	4610      	mov	r0, r2
 80060c0:	f7ff f8f6 	bl	80052b0 <st_word>
	}
}
 80060c4:	bf00      	nop
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80060da:	2100      	movs	r1, #0
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7ff fe2f 	bl	8005d40 <dir_sdi>
 80060e2:	4603      	mov	r3, r0
 80060e4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80060e6:	7dfb      	ldrb	r3, [r7, #23]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <dir_find+0x24>
 80060ec:	7dfb      	ldrb	r3, [r7, #23]
 80060ee:	e03e      	b.n	800616e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	4619      	mov	r1, r3
 80060f6:	6938      	ldr	r0, [r7, #16]
 80060f8:	f7ff fb14 	bl	8005724 <move_window>
 80060fc:	4603      	mov	r3, r0
 80060fe:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006100:	7dfb      	ldrb	r3, [r7, #23]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d12f      	bne.n	8006166 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800610e:	7bfb      	ldrb	r3, [r7, #15]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d102      	bne.n	800611a <dir_find+0x4e>
 8006114:	2304      	movs	r3, #4
 8006116:	75fb      	strb	r3, [r7, #23]
 8006118:	e028      	b.n	800616c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	330b      	adds	r3, #11
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006126:	b2da      	uxtb	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	330b      	adds	r3, #11
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	f003 0308 	and.w	r3, r3, #8
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10a      	bne.n	8006152 <dir_find+0x86>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a18      	ldr	r0, [r3, #32]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	3324      	adds	r3, #36	@ 0x24
 8006144:	220b      	movs	r2, #11
 8006146:	4619      	mov	r1, r3
 8006148:	f7ff f935 	bl	80053b6 <mem_cmp>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00b      	beq.n	800616a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006152:	2100      	movs	r1, #0
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7ff fe6e 	bl	8005e36 <dir_next>
 800615a:	4603      	mov	r3, r0
 800615c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800615e:	7dfb      	ldrb	r3, [r7, #23]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0c5      	beq.n	80060f0 <dir_find+0x24>
 8006164:	e002      	b.n	800616c <dir_find+0xa0>
		if (res != FR_OK) break;
 8006166:	bf00      	nop
 8006168:	e000      	b.n	800616c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800616a:	bf00      	nop

	return res;
 800616c:	7dfb      	ldrb	r3, [r7, #23]
}
 800616e:	4618      	mov	r0, r3
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b084      	sub	sp, #16
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006184:	2101      	movs	r1, #1
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7ff ff1a 	bl	8005fc0 <dir_alloc>
 800618c:	4603      	mov	r3, r0
 800618e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006190:	7bfb      	ldrb	r3, [r7, #15]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d11c      	bne.n	80061d0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	4619      	mov	r1, r3
 800619c:	68b8      	ldr	r0, [r7, #8]
 800619e:	f7ff fac1 	bl	8005724 <move_window>
 80061a2:	4603      	mov	r3, r0
 80061a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80061a6:	7bfb      	ldrb	r3, [r7, #15]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d111      	bne.n	80061d0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	2220      	movs	r2, #32
 80061b2:	2100      	movs	r1, #0
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7ff f8e3 	bl	8005380 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a18      	ldr	r0, [r3, #32]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	3324      	adds	r3, #36	@ 0x24
 80061c2:	220b      	movs	r2, #11
 80061c4:	4619      	mov	r1, r3
 80061c6:	f7ff f8ba 	bl	800533e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2201      	movs	r2, #1
 80061ce:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
	...

080061dc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b088      	sub	sp, #32
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	3324      	adds	r3, #36	@ 0x24
 80061f0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80061f2:	220b      	movs	r2, #11
 80061f4:	2120      	movs	r1, #32
 80061f6:	68b8      	ldr	r0, [r7, #8]
 80061f8:	f7ff f8c2 	bl	8005380 <mem_set>
	si = i = 0; ni = 8;
 80061fc:	2300      	movs	r3, #0
 80061fe:	613b      	str	r3, [r7, #16]
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	61fb      	str	r3, [r7, #28]
 8006204:	2308      	movs	r3, #8
 8006206:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	61fa      	str	r2, [r7, #28]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	4413      	add	r3, r2
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006216:	7efb      	ldrb	r3, [r7, #27]
 8006218:	2b20      	cmp	r3, #32
 800621a:	d94e      	bls.n	80062ba <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800621c:	7efb      	ldrb	r3, [r7, #27]
 800621e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006220:	d006      	beq.n	8006230 <create_name+0x54>
 8006222:	7efb      	ldrb	r3, [r7, #27]
 8006224:	2b5c      	cmp	r3, #92	@ 0x5c
 8006226:	d110      	bne.n	800624a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006228:	e002      	b.n	8006230 <create_name+0x54>
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	3301      	adds	r3, #1
 800622e:	61fb      	str	r3, [r7, #28]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	4413      	add	r3, r2
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	2b2f      	cmp	r3, #47	@ 0x2f
 800623a:	d0f6      	beq.n	800622a <create_name+0x4e>
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	4413      	add	r3, r2
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	2b5c      	cmp	r3, #92	@ 0x5c
 8006246:	d0f0      	beq.n	800622a <create_name+0x4e>
			break;
 8006248:	e038      	b.n	80062bc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800624a:	7efb      	ldrb	r3, [r7, #27]
 800624c:	2b2e      	cmp	r3, #46	@ 0x2e
 800624e:	d003      	beq.n	8006258 <create_name+0x7c>
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	429a      	cmp	r2, r3
 8006256:	d30c      	bcc.n	8006272 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2b0b      	cmp	r3, #11
 800625c:	d002      	beq.n	8006264 <create_name+0x88>
 800625e:	7efb      	ldrb	r3, [r7, #27]
 8006260:	2b2e      	cmp	r3, #46	@ 0x2e
 8006262:	d001      	beq.n	8006268 <create_name+0x8c>
 8006264:	2306      	movs	r3, #6
 8006266:	e044      	b.n	80062f2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006268:	2308      	movs	r3, #8
 800626a:	613b      	str	r3, [r7, #16]
 800626c:	230b      	movs	r3, #11
 800626e:	617b      	str	r3, [r7, #20]
			continue;
 8006270:	e022      	b.n	80062b8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006272:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006276:	2b00      	cmp	r3, #0
 8006278:	da04      	bge.n	8006284 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800627a:	7efb      	ldrb	r3, [r7, #27]
 800627c:	3b80      	subs	r3, #128	@ 0x80
 800627e:	4a1f      	ldr	r2, [pc, #124]	@ (80062fc <create_name+0x120>)
 8006280:	5cd3      	ldrb	r3, [r2, r3]
 8006282:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006284:	7efb      	ldrb	r3, [r7, #27]
 8006286:	4619      	mov	r1, r3
 8006288:	481d      	ldr	r0, [pc, #116]	@ (8006300 <create_name+0x124>)
 800628a:	f7ff f8bb 	bl	8005404 <chk_chr>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <create_name+0xbc>
 8006294:	2306      	movs	r3, #6
 8006296:	e02c      	b.n	80062f2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006298:	7efb      	ldrb	r3, [r7, #27]
 800629a:	2b60      	cmp	r3, #96	@ 0x60
 800629c:	d905      	bls.n	80062aa <create_name+0xce>
 800629e:	7efb      	ldrb	r3, [r7, #27]
 80062a0:	2b7a      	cmp	r3, #122	@ 0x7a
 80062a2:	d802      	bhi.n	80062aa <create_name+0xce>
 80062a4:	7efb      	ldrb	r3, [r7, #27]
 80062a6:	3b20      	subs	r3, #32
 80062a8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1c5a      	adds	r2, r3, #1
 80062ae:	613a      	str	r2, [r7, #16]
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	4413      	add	r3, r2
 80062b4:	7efa      	ldrb	r2, [r7, #27]
 80062b6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80062b8:	e7a6      	b.n	8006208 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80062ba:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	441a      	add	r2, r3
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <create_name+0xf4>
 80062cc:	2306      	movs	r3, #6
 80062ce:	e010      	b.n	80062f2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2be5      	cmp	r3, #229	@ 0xe5
 80062d6:	d102      	bne.n	80062de <create_name+0x102>
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	2205      	movs	r2, #5
 80062dc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80062de:	7efb      	ldrb	r3, [r7, #27]
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d801      	bhi.n	80062e8 <create_name+0x10c>
 80062e4:	2204      	movs	r2, #4
 80062e6:	e000      	b.n	80062ea <create_name+0x10e>
 80062e8:	2200      	movs	r2, #0
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	330b      	adds	r3, #11
 80062ee:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80062f0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3720      	adds	r7, #32
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	08008650 	.word	0x08008650
 8006300:	080085ec 	.word	0x080085ec

08006304 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006318:	e002      	b.n	8006320 <follow_path+0x1c>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	3301      	adds	r3, #1
 800631e:	603b      	str	r3, [r7, #0]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	2b2f      	cmp	r3, #47	@ 0x2f
 8006326:	d0f8      	beq.n	800631a <follow_path+0x16>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	2b5c      	cmp	r3, #92	@ 0x5c
 800632e:	d0f4      	beq.n	800631a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2200      	movs	r2, #0
 8006334:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b1f      	cmp	r3, #31
 800633c:	d80a      	bhi.n	8006354 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2280      	movs	r2, #128	@ 0x80
 8006342:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006346:	2100      	movs	r1, #0
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7ff fcf9 	bl	8005d40 <dir_sdi>
 800634e:	4603      	mov	r3, r0
 8006350:	75fb      	strb	r3, [r7, #23]
 8006352:	e043      	b.n	80063dc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006354:	463b      	mov	r3, r7
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f7ff ff3f 	bl	80061dc <create_name>
 800635e:	4603      	mov	r3, r0
 8006360:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006362:	7dfb      	ldrb	r3, [r7, #23]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d134      	bne.n	80063d2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7ff feaf 	bl	80060cc <dir_find>
 800636e:	4603      	mov	r3, r0
 8006370:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006378:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800637a:	7dfb      	ldrb	r3, [r7, #23]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006380:	7dfb      	ldrb	r3, [r7, #23]
 8006382:	2b04      	cmp	r3, #4
 8006384:	d127      	bne.n	80063d6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006386:	7afb      	ldrb	r3, [r7, #11]
 8006388:	f003 0304 	and.w	r3, r3, #4
 800638c:	2b00      	cmp	r3, #0
 800638e:	d122      	bne.n	80063d6 <follow_path+0xd2>
 8006390:	2305      	movs	r3, #5
 8006392:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006394:	e01f      	b.n	80063d6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006396:	7afb      	ldrb	r3, [r7, #11]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b00      	cmp	r3, #0
 800639e:	d11c      	bne.n	80063da <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	799b      	ldrb	r3, [r3, #6]
 80063a4:	f003 0310 	and.w	r3, r3, #16
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80063ac:	2305      	movs	r3, #5
 80063ae:	75fb      	strb	r3, [r7, #23]
 80063b0:	e014      	b.n	80063dc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c0:	4413      	add	r3, r2
 80063c2:	4619      	mov	r1, r3
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f7ff fe42 	bl	800604e <ld_clust>
 80063ca:	4602      	mov	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80063d0:	e7c0      	b.n	8006354 <follow_path+0x50>
			if (res != FR_OK) break;
 80063d2:	bf00      	nop
 80063d4:	e002      	b.n	80063dc <follow_path+0xd8>
				break;
 80063d6:	bf00      	nop
 80063d8:	e000      	b.n	80063dc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80063da:	bf00      	nop
			}
		}
	}

	return res;
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3718      	adds	r7, #24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b087      	sub	sp, #28
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80063ee:	f04f 33ff 	mov.w	r3, #4294967295
 80063f2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d031      	beq.n	8006460 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	617b      	str	r3, [r7, #20]
 8006402:	e002      	b.n	800640a <get_ldnumber+0x24>
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	3301      	adds	r3, #1
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	2b20      	cmp	r3, #32
 8006410:	d903      	bls.n	800641a <get_ldnumber+0x34>
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	2b3a      	cmp	r3, #58	@ 0x3a
 8006418:	d1f4      	bne.n	8006404 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	2b3a      	cmp	r3, #58	@ 0x3a
 8006420:	d11c      	bne.n	800645c <get_ldnumber+0x76>
			tp = *path;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	60fa      	str	r2, [r7, #12]
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	3b30      	subs	r3, #48	@ 0x30
 8006432:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b09      	cmp	r3, #9
 8006438:	d80e      	bhi.n	8006458 <get_ldnumber+0x72>
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	429a      	cmp	r2, r3
 8006440:	d10a      	bne.n	8006458 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d107      	bne.n	8006458 <get_ldnumber+0x72>
					vol = (int)i;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	3301      	adds	r3, #1
 8006450:	617b      	str	r3, [r7, #20]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	e002      	b.n	8006462 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800645c:	2300      	movs	r3, #0
 800645e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006460:	693b      	ldr	r3, [r7, #16]
}
 8006462:	4618      	mov	r0, r3
 8006464:	371c      	adds	r7, #28
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
	...

08006470 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	70da      	strb	r2, [r3, #3]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f04f 32ff 	mov.w	r2, #4294967295
 8006486:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f7ff f94a 	bl	8005724 <move_window>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <check_fs+0x2a>
 8006496:	2304      	movs	r3, #4
 8006498:	e038      	b.n	800650c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	3330      	adds	r3, #48	@ 0x30
 800649e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7fe fec8 	bl	8005238 <ld_word>
 80064a8:	4603      	mov	r3, r0
 80064aa:	461a      	mov	r2, r3
 80064ac:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d001      	beq.n	80064b8 <check_fs+0x48>
 80064b4:	2303      	movs	r3, #3
 80064b6:	e029      	b.n	800650c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80064be:	2be9      	cmp	r3, #233	@ 0xe9
 80064c0:	d009      	beq.n	80064d6 <check_fs+0x66>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80064c8:	2beb      	cmp	r3, #235	@ 0xeb
 80064ca:	d11e      	bne.n	800650a <check_fs+0x9a>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80064d2:	2b90      	cmp	r3, #144	@ 0x90
 80064d4:	d119      	bne.n	800650a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3330      	adds	r3, #48	@ 0x30
 80064da:	3336      	adds	r3, #54	@ 0x36
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fe fec4 	bl	800526a <ld_dword>
 80064e2:	4603      	mov	r3, r0
 80064e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80064e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006514 <check_fs+0xa4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d101      	bne.n	80064f2 <check_fs+0x82>
 80064ee:	2300      	movs	r3, #0
 80064f0:	e00c      	b.n	800650c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	3330      	adds	r3, #48	@ 0x30
 80064f6:	3352      	adds	r3, #82	@ 0x52
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7fe feb6 	bl	800526a <ld_dword>
 80064fe:	4603      	mov	r3, r0
 8006500:	4a05      	ldr	r2, [pc, #20]	@ (8006518 <check_fs+0xa8>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d101      	bne.n	800650a <check_fs+0x9a>
 8006506:	2300      	movs	r3, #0
 8006508:	e000      	b.n	800650c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800650a:	2302      	movs	r3, #2
}
 800650c:	4618      	mov	r0, r3
 800650e:	3708      	adds	r7, #8
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	00544146 	.word	0x00544146
 8006518:	33544146 	.word	0x33544146

0800651c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b096      	sub	sp, #88	@ 0x58
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2200      	movs	r2, #0
 800652e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f7ff ff58 	bl	80063e6 <get_ldnumber>
 8006536:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800653a:	2b00      	cmp	r3, #0
 800653c:	da01      	bge.n	8006542 <find_volume+0x26>
 800653e:	230b      	movs	r3, #11
 8006540:	e22d      	b.n	800699e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006542:	4aa1      	ldr	r2, [pc, #644]	@ (80067c8 <find_volume+0x2ac>)
 8006544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800654a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800654c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <find_volume+0x3a>
 8006552:	230c      	movs	r3, #12
 8006554:	e223      	b.n	800699e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800655a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	f023 0301 	bic.w	r3, r3, #1
 8006562:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01a      	beq.n	80065a2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800656c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	4618      	mov	r0, r3
 8006572:	f7fe fddf 	bl	8005134 <disk_status>
 8006576:	4603      	mov	r3, r0
 8006578:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800657c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10c      	bne.n	80065a2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006588:	79fb      	ldrb	r3, [r7, #7]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <find_volume+0x82>
 800658e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006592:	f003 0304 	and.w	r3, r3, #4
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800659a:	230a      	movs	r3, #10
 800659c:	e1ff      	b.n	800699e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800659e:	2300      	movs	r3, #0
 80065a0:	e1fd      	b.n	800699e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80065a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a4:	2200      	movs	r2, #0
 80065a6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80065a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80065b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b2:	785b      	ldrb	r3, [r3, #1]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f7fe fdd7 	bl	8005168 <disk_initialize>
 80065ba:	4603      	mov	r3, r0
 80065bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80065c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d001      	beq.n	80065d0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80065cc:	2303      	movs	r3, #3
 80065ce:	e1e6      	b.n	800699e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d007      	beq.n	80065e6 <find_volume+0xca>
 80065d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80065e2:	230a      	movs	r3, #10
 80065e4:	e1db      	b.n	800699e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80065e6:	2300      	movs	r3, #0
 80065e8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80065ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80065ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80065ee:	f7ff ff3f 	bl	8006470 <check_fs>
 80065f2:	4603      	mov	r3, r0
 80065f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80065f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d149      	bne.n	8006694 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006600:	2300      	movs	r3, #0
 8006602:	643b      	str	r3, [r7, #64]	@ 0x40
 8006604:	e01e      	b.n	8006644 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006608:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800660c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006614:	4413      	add	r3, r2
 8006616:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	3304      	adds	r3, #4
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d006      	beq.n	8006630 <find_volume+0x114>
 8006622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006624:	3308      	adds	r3, #8
 8006626:	4618      	mov	r0, r3
 8006628:	f7fe fe1f 	bl	800526a <ld_dword>
 800662c:	4602      	mov	r2, r0
 800662e:	e000      	b.n	8006632 <find_volume+0x116>
 8006630:	2200      	movs	r2, #0
 8006632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	3358      	adds	r3, #88	@ 0x58
 8006638:	443b      	add	r3, r7
 800663a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800663e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006640:	3301      	adds	r3, #1
 8006642:	643b      	str	r3, [r7, #64]	@ 0x40
 8006644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006646:	2b03      	cmp	r3, #3
 8006648:	d9dd      	bls.n	8006606 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800664a:	2300      	movs	r3, #0
 800664c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800664e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <find_volume+0x13e>
 8006654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006656:	3b01      	subs	r3, #1
 8006658:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800665a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	3358      	adds	r3, #88	@ 0x58
 8006660:	443b      	add	r3, r7
 8006662:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006666:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800666a:	2b00      	cmp	r3, #0
 800666c:	d005      	beq.n	800667a <find_volume+0x15e>
 800666e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006670:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006672:	f7ff fefd 	bl	8006470 <check_fs>
 8006676:	4603      	mov	r3, r0
 8006678:	e000      	b.n	800667c <find_volume+0x160>
 800667a:	2303      	movs	r3, #3
 800667c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006680:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006684:	2b01      	cmp	r3, #1
 8006686:	d905      	bls.n	8006694 <find_volume+0x178>
 8006688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800668a:	3301      	adds	r3, #1
 800668c:	643b      	str	r3, [r7, #64]	@ 0x40
 800668e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006690:	2b03      	cmp	r3, #3
 8006692:	d9e2      	bls.n	800665a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006694:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006698:	2b04      	cmp	r3, #4
 800669a:	d101      	bne.n	80066a0 <find_volume+0x184>
 800669c:	2301      	movs	r3, #1
 800669e:	e17e      	b.n	800699e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80066a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d901      	bls.n	80066ac <find_volume+0x190>
 80066a8:	230d      	movs	r3, #13
 80066aa:	e178      	b.n	800699e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80066ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ae:	3330      	adds	r3, #48	@ 0x30
 80066b0:	330b      	adds	r3, #11
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fe fdc0 	bl	8005238 <ld_word>
 80066b8:	4603      	mov	r3, r0
 80066ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066be:	d001      	beq.n	80066c4 <find_volume+0x1a8>
 80066c0:	230d      	movs	r3, #13
 80066c2:	e16c      	b.n	800699e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80066c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c6:	3330      	adds	r3, #48	@ 0x30
 80066c8:	3316      	adds	r3, #22
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7fe fdb4 	bl	8005238 <ld_word>
 80066d0:	4603      	mov	r3, r0
 80066d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80066d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d106      	bne.n	80066e8 <find_volume+0x1cc>
 80066da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066dc:	3330      	adds	r3, #48	@ 0x30
 80066de:	3324      	adds	r3, #36	@ 0x24
 80066e0:	4618      	mov	r0, r3
 80066e2:	f7fe fdc2 	bl	800526a <ld_dword>
 80066e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80066e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066ec:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80066ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f0:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80066f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80066f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066fa:	789b      	ldrb	r3, [r3, #2]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d005      	beq.n	800670c <find_volume+0x1f0>
 8006700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006702:	789b      	ldrb	r3, [r3, #2]
 8006704:	2b02      	cmp	r3, #2
 8006706:	d001      	beq.n	800670c <find_volume+0x1f0>
 8006708:	230d      	movs	r3, #13
 800670a:	e148      	b.n	800699e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800670c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670e:	789b      	ldrb	r3, [r3, #2]
 8006710:	461a      	mov	r2, r3
 8006712:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006714:	fb02 f303 	mul.w	r3, r2, r3
 8006718:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800671a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006720:	461a      	mov	r2, r3
 8006722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006724:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006728:	895b      	ldrh	r3, [r3, #10]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d008      	beq.n	8006740 <find_volume+0x224>
 800672e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006730:	895b      	ldrh	r3, [r3, #10]
 8006732:	461a      	mov	r2, r3
 8006734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006736:	895b      	ldrh	r3, [r3, #10]
 8006738:	3b01      	subs	r3, #1
 800673a:	4013      	ands	r3, r2
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <find_volume+0x228>
 8006740:	230d      	movs	r3, #13
 8006742:	e12c      	b.n	800699e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006746:	3330      	adds	r3, #48	@ 0x30
 8006748:	3311      	adds	r3, #17
 800674a:	4618      	mov	r0, r3
 800674c:	f7fe fd74 	bl	8005238 <ld_word>
 8006750:	4603      	mov	r3, r0
 8006752:	461a      	mov	r2, r3
 8006754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006756:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675a:	891b      	ldrh	r3, [r3, #8]
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <find_volume+0x24e>
 8006766:	230d      	movs	r3, #13
 8006768:	e119      	b.n	800699e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800676a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676c:	3330      	adds	r3, #48	@ 0x30
 800676e:	3313      	adds	r3, #19
 8006770:	4618      	mov	r0, r3
 8006772:	f7fe fd61 	bl	8005238 <ld_word>
 8006776:	4603      	mov	r3, r0
 8006778:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800677a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800677c:	2b00      	cmp	r3, #0
 800677e:	d106      	bne.n	800678e <find_volume+0x272>
 8006780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006782:	3330      	adds	r3, #48	@ 0x30
 8006784:	3320      	adds	r3, #32
 8006786:	4618      	mov	r0, r3
 8006788:	f7fe fd6f 	bl	800526a <ld_dword>
 800678c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800678e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006790:	3330      	adds	r3, #48	@ 0x30
 8006792:	330e      	adds	r3, #14
 8006794:	4618      	mov	r0, r3
 8006796:	f7fe fd4f 	bl	8005238 <ld_word>
 800679a:	4603      	mov	r3, r0
 800679c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800679e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d101      	bne.n	80067a8 <find_volume+0x28c>
 80067a4:	230d      	movs	r3, #13
 80067a6:	e0fa      	b.n	800699e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80067a8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80067aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ac:	4413      	add	r3, r2
 80067ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067b0:	8912      	ldrh	r2, [r2, #8]
 80067b2:	0912      	lsrs	r2, r2, #4
 80067b4:	b292      	uxth	r2, r2
 80067b6:	4413      	add	r3, r2
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80067ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067be:	429a      	cmp	r2, r3
 80067c0:	d204      	bcs.n	80067cc <find_volume+0x2b0>
 80067c2:	230d      	movs	r3, #13
 80067c4:	e0eb      	b.n	800699e <find_volume+0x482>
 80067c6:	bf00      	nop
 80067c8:	200007dc 	.word	0x200007dc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80067cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067d4:	8952      	ldrh	r2, [r2, #10]
 80067d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80067da:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80067dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d101      	bne.n	80067e6 <find_volume+0x2ca>
 80067e2:	230d      	movs	r3, #13
 80067e4:	e0db      	b.n	800699e <find_volume+0x482>
		fmt = FS_FAT32;
 80067e6:	2303      	movs	r3, #3
 80067e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80067ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ee:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d802      	bhi.n	80067fc <find_volume+0x2e0>
 80067f6:	2302      	movs	r3, #2
 80067f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80067fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fe:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006802:	4293      	cmp	r3, r2
 8006804:	d802      	bhi.n	800680c <find_volume+0x2f0>
 8006806:	2301      	movs	r3, #1
 8006808:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	1c9a      	adds	r2, r3, #2
 8006810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006812:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006816:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006818:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800681a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800681c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800681e:	441a      	add	r2, r3
 8006820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006822:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006824:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006828:	441a      	add	r2, r3
 800682a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800682c:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800682e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006832:	2b03      	cmp	r3, #3
 8006834:	d11e      	bne.n	8006874 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006838:	3330      	adds	r3, #48	@ 0x30
 800683a:	332a      	adds	r3, #42	@ 0x2a
 800683c:	4618      	mov	r0, r3
 800683e:	f7fe fcfb 	bl	8005238 <ld_word>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <find_volume+0x330>
 8006848:	230d      	movs	r3, #13
 800684a:	e0a8      	b.n	800699e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800684c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684e:	891b      	ldrh	r3, [r3, #8]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <find_volume+0x33c>
 8006854:	230d      	movs	r3, #13
 8006856:	e0a2      	b.n	800699e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	3330      	adds	r3, #48	@ 0x30
 800685c:	332c      	adds	r3, #44	@ 0x2c
 800685e:	4618      	mov	r0, r3
 8006860:	f7fe fd03 	bl	800526a <ld_dword>
 8006864:	4602      	mov	r2, r0
 8006866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006868:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	647b      	str	r3, [r7, #68]	@ 0x44
 8006872:	e01f      	b.n	80068b4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006876:	891b      	ldrh	r3, [r3, #8]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d101      	bne.n	8006880 <find_volume+0x364>
 800687c:	230d      	movs	r3, #13
 800687e:	e08e      	b.n	800699e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006882:	6a1a      	ldr	r2, [r3, #32]
 8006884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006886:	441a      	add	r2, r3
 8006888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800688c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006890:	2b02      	cmp	r3, #2
 8006892:	d103      	bne.n	800689c <find_volume+0x380>
 8006894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	e00a      	b.n	80068b2 <find_volume+0x396>
 800689c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689e:	695a      	ldr	r2, [r3, #20]
 80068a0:	4613      	mov	r3, r2
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	4413      	add	r3, r2
 80068a6:	085a      	lsrs	r2, r3, #1
 80068a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80068b2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80068b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b6:	699a      	ldr	r2, [r3, #24]
 80068b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068ba:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80068be:	0a5b      	lsrs	r3, r3, #9
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d201      	bcs.n	80068c8 <find_volume+0x3ac>
 80068c4:	230d      	movs	r3, #13
 80068c6:	e06a      	b.n	800699e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80068c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ca:	f04f 32ff 	mov.w	r2, #4294967295
 80068ce:	611a      	str	r2, [r3, #16]
 80068d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d2:	691a      	ldr	r2, [r3, #16]
 80068d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80068d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068da:	2280      	movs	r2, #128	@ 0x80
 80068dc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80068de:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d149      	bne.n	800697a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80068e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e8:	3330      	adds	r3, #48	@ 0x30
 80068ea:	3330      	adds	r3, #48	@ 0x30
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7fe fca3 	bl	8005238 <ld_word>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d140      	bne.n	800697a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80068f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068fa:	3301      	adds	r3, #1
 80068fc:	4619      	mov	r1, r3
 80068fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006900:	f7fe ff10 	bl	8005724 <move_window>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d137      	bne.n	800697a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800690a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690c:	2200      	movs	r2, #0
 800690e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006912:	3330      	adds	r3, #48	@ 0x30
 8006914:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006918:	4618      	mov	r0, r3
 800691a:	f7fe fc8d 	bl	8005238 <ld_word>
 800691e:	4603      	mov	r3, r0
 8006920:	461a      	mov	r2, r3
 8006922:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006926:	429a      	cmp	r2, r3
 8006928:	d127      	bne.n	800697a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800692a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692c:	3330      	adds	r3, #48	@ 0x30
 800692e:	4618      	mov	r0, r3
 8006930:	f7fe fc9b 	bl	800526a <ld_dword>
 8006934:	4603      	mov	r3, r0
 8006936:	4a1c      	ldr	r2, [pc, #112]	@ (80069a8 <find_volume+0x48c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d11e      	bne.n	800697a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	3330      	adds	r3, #48	@ 0x30
 8006940:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006944:	4618      	mov	r0, r3
 8006946:	f7fe fc90 	bl	800526a <ld_dword>
 800694a:	4603      	mov	r3, r0
 800694c:	4a17      	ldr	r2, [pc, #92]	@ (80069ac <find_volume+0x490>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d113      	bne.n	800697a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006954:	3330      	adds	r3, #48	@ 0x30
 8006956:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800695a:	4618      	mov	r0, r3
 800695c:	f7fe fc85 	bl	800526a <ld_dword>
 8006960:	4602      	mov	r2, r0
 8006962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006964:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006968:	3330      	adds	r3, #48	@ 0x30
 800696a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800696e:	4618      	mov	r0, r3
 8006970:	f7fe fc7b 	bl	800526a <ld_dword>
 8006974:	4602      	mov	r2, r0
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800697a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006980:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006982:	4b0b      	ldr	r3, [pc, #44]	@ (80069b0 <find_volume+0x494>)
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	3301      	adds	r3, #1
 8006988:	b29a      	uxth	r2, r3
 800698a:	4b09      	ldr	r3, [pc, #36]	@ (80069b0 <find_volume+0x494>)
 800698c:	801a      	strh	r2, [r3, #0]
 800698e:	4b08      	ldr	r3, [pc, #32]	@ (80069b0 <find_volume+0x494>)
 8006990:	881a      	ldrh	r2, [r3, #0]
 8006992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006994:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006996:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006998:	f7fe fe5c 	bl	8005654 <clear_lock>
#endif
	return FR_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3758      	adds	r7, #88	@ 0x58
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	41615252 	.word	0x41615252
 80069ac:	61417272 	.word	0x61417272
 80069b0:	200007e0 	.word	0x200007e0

080069b4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b084      	sub	sp, #16
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80069be:	2309      	movs	r3, #9
 80069c0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01c      	beq.n	8006a02 <validate+0x4e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d018      	beq.n	8006a02 <validate+0x4e>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d013      	beq.n	8006a02 <validate+0x4e>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	889a      	ldrh	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	88db      	ldrh	r3, [r3, #6]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d10c      	bne.n	8006a02 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fe fba0 	bl	8005134 <disk_status>
 80069f4:	4603      	mov	r3, r0
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <validate+0x4e>
			res = FR_OK;
 80069fe:	2300      	movs	r3, #0
 8006a00:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006a02:	7bfb      	ldrb	r3, [r7, #15]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d102      	bne.n	8006a0e <validate+0x5a>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	e000      	b.n	8006a10 <validate+0x5c>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	683a      	ldr	r2, [r7, #0]
 8006a12:	6013      	str	r3, [r2, #0]
	return res;
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b088      	sub	sp, #32
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006a32:	f107 0310 	add.w	r3, r7, #16
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7ff fcd5 	bl	80063e6 <get_ldnumber>
 8006a3c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	da01      	bge.n	8006a48 <f_mount+0x28>
 8006a44:	230b      	movs	r3, #11
 8006a46:	e02b      	b.n	8006aa0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006a48:	4a17      	ldr	r2, [pc, #92]	@ (8006aa8 <f_mount+0x88>)
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a50:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d005      	beq.n	8006a64 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006a58:	69b8      	ldr	r0, [r7, #24]
 8006a5a:	f7fe fdfb 	bl	8005654 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	2200      	movs	r2, #0
 8006a62:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	490d      	ldr	r1, [pc, #52]	@ (8006aa8 <f_mount+0x88>)
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <f_mount+0x66>
 8006a80:	79fb      	ldrb	r3, [r7, #7]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d001      	beq.n	8006a8a <f_mount+0x6a>
 8006a86:	2300      	movs	r3, #0
 8006a88:	e00a      	b.n	8006aa0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006a8a:	f107 010c 	add.w	r1, r7, #12
 8006a8e:	f107 0308 	add.w	r3, r7, #8
 8006a92:	2200      	movs	r2, #0
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7ff fd41 	bl	800651c <find_volume>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3720      	adds	r7, #32
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	200007dc 	.word	0x200007dc

08006aac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b098      	sub	sp, #96	@ 0x60
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <f_open+0x18>
 8006ac0:	2309      	movs	r3, #9
 8006ac2:	e1a9      	b.n	8006e18 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006ac4:	79fb      	ldrb	r3, [r7, #7]
 8006ac6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006aca:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006acc:	79fa      	ldrb	r2, [r7, #7]
 8006ace:	f107 0110 	add.w	r1, r7, #16
 8006ad2:	f107 0308 	add.w	r3, r7, #8
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff fd20 	bl	800651c <find_volume>
 8006adc:	4603      	mov	r3, r0
 8006ade:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006ae2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f040 818d 	bne.w	8006e06 <f_open+0x35a>
		dj.obj.fs = fs;
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006af0:	68ba      	ldr	r2, [r7, #8]
 8006af2:	f107 0314 	add.w	r3, r7, #20
 8006af6:	4611      	mov	r1, r2
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7ff fc03 	bl	8006304 <follow_path>
 8006afe:	4603      	mov	r3, r0
 8006b00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006b04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d118      	bne.n	8006b3e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006b0c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006b10:	b25b      	sxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	da03      	bge.n	8006b1e <f_open+0x72>
				res = FR_INVALID_NAME;
 8006b16:	2306      	movs	r3, #6
 8006b18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006b1c:	e00f      	b.n	8006b3e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006b1e:	79fb      	ldrb	r3, [r7, #7]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	bf8c      	ite	hi
 8006b24:	2301      	movhi	r3, #1
 8006b26:	2300      	movls	r3, #0
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	f107 0314 	add.w	r3, r7, #20
 8006b30:	4611      	mov	r1, r2
 8006b32:	4618      	mov	r0, r3
 8006b34:	f7fe fc82 	bl	800543c <chk_lock>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	f003 031c 	and.w	r3, r3, #28
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d07f      	beq.n	8006c48 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006b48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d017      	beq.n	8006b80 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006b50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	d10e      	bne.n	8006b76 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006b58:	f7fe fccc 	bl	80054f4 <enq_lock>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d006      	beq.n	8006b70 <f_open+0xc4>
 8006b62:	f107 0314 	add.w	r3, r7, #20
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff fb05 	bl	8006176 <dir_register>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	e000      	b.n	8006b72 <f_open+0xc6>
 8006b70:	2312      	movs	r3, #18
 8006b72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	f043 0308 	orr.w	r3, r3, #8
 8006b7c:	71fb      	strb	r3, [r7, #7]
 8006b7e:	e010      	b.n	8006ba2 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006b80:	7ebb      	ldrb	r3, [r7, #26]
 8006b82:	f003 0311 	and.w	r3, r3, #17
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <f_open+0xe6>
					res = FR_DENIED;
 8006b8a:	2307      	movs	r3, #7
 8006b8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006b90:	e007      	b.n	8006ba2 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006b92:	79fb      	ldrb	r3, [r7, #7]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <f_open+0xf6>
 8006b9c:	2308      	movs	r3, #8
 8006b9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006ba2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d168      	bne.n	8006c7c <f_open+0x1d0>
 8006baa:	79fb      	ldrb	r3, [r7, #7]
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d063      	beq.n	8006c7c <f_open+0x1d0>
				dw = GET_FATTIME();
 8006bb4:	f7fd fd86 	bl	80046c4 <get_fattime>
 8006bb8:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bbc:	330e      	adds	r3, #14
 8006bbe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7fe fb90 	bl	80052e6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bc8:	3316      	adds	r3, #22
 8006bca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7fe fb8a 	bl	80052e6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd4:	330b      	adds	r3, #11
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006bde:	4611      	mov	r1, r2
 8006be0:	4618      	mov	r0, r3
 8006be2:	f7ff fa34 	bl	800604e <ld_clust>
 8006be6:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006bec:	2200      	movs	r2, #0
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7ff fa4c 	bl	800608c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf6:	331c      	adds	r3, #28
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7fe fb73 	bl	80052e6 <st_dword>
					fs->wflag = 1;
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	2201      	movs	r2, #1
 8006c04:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d037      	beq.n	8006c7c <f_open+0x1d0>
						dw = fs->winsect;
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c10:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006c12:	f107 0314 	add.w	r3, r7, #20
 8006c16:	2200      	movs	r2, #0
 8006c18:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fe ff5f 	bl	8005ade <remove_chain>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006c26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d126      	bne.n	8006c7c <f_open+0x1d0>
							res = move_window(fs, dw);
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7fe fd76 	bl	8005724 <move_window>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c42:	3a01      	subs	r2, #1
 8006c44:	60da      	str	r2, [r3, #12]
 8006c46:	e019      	b.n	8006c7c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006c48:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d115      	bne.n	8006c7c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006c50:	7ebb      	ldrb	r3, [r7, #26]
 8006c52:	f003 0310 	and.w	r3, r3, #16
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d003      	beq.n	8006c62 <f_open+0x1b6>
					res = FR_NO_FILE;
 8006c5a:	2304      	movs	r3, #4
 8006c5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006c60:	e00c      	b.n	8006c7c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006c62:	79fb      	ldrb	r3, [r7, #7]
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d007      	beq.n	8006c7c <f_open+0x1d0>
 8006c6c:	7ebb      	ldrb	r3, [r7, #26]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <f_open+0x1d0>
						res = FR_DENIED;
 8006c76:	2307      	movs	r3, #7
 8006c78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006c7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d126      	bne.n	8006cd2 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	f003 0308 	and.w	r3, r3, #8
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d003      	beq.n	8006c96 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8006c8e:	79fb      	ldrb	r3, [r7, #7]
 8006c90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c94:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006c9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006ca4:	79fb      	ldrb	r3, [r7, #7]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	bf8c      	ite	hi
 8006caa:	2301      	movhi	r3, #1
 8006cac:	2300      	movls	r3, #0
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	f107 0314 	add.w	r3, r7, #20
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7fe fc3d 	bl	8005538 <inc_lock>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d102      	bne.n	8006cd2 <f_open+0x226>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006cd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f040 8095 	bne.w	8006e06 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ce0:	4611      	mov	r1, r2
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7ff f9b3 	bl	800604e <ld_clust>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cf0:	331c      	adds	r3, #28
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fe fab9 	bl	800526a <ld_dword>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	88da      	ldrh	r2, [r3, #6]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	79fa      	ldrb	r2, [r7, #7]
 8006d16:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3330      	adds	r3, #48	@ 0x30
 8006d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d32:	2100      	movs	r1, #0
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7fe fb23 	bl	8005380 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	f003 0320 	and.w	r3, r3, #32
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d060      	beq.n	8006e06 <f_open+0x35a>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d05c      	beq.n	8006e06 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	895b      	ldrh	r3, [r3, #10]
 8006d58:	025b      	lsls	r3, r3, #9
 8006d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d68:	e016      	b.n	8006d98 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe fd24 	bl	80057bc <get_fat>
 8006d74:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006d76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d802      	bhi.n	8006d82 <f_open+0x2d6>
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d88:	d102      	bne.n	8006d90 <f_open+0x2e4>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006d90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d103      	bne.n	8006da8 <f_open+0x2fc>
 8006da0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006da2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d8e0      	bhi.n	8006d6a <f_open+0x2be>
				}
				fp->clust = clst;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dac:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006dae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d127      	bne.n	8006e06 <f_open+0x35a>
 8006db6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d022      	beq.n	8006e06 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7fe fcda 	bl	800577e <clust2sect>
 8006dca:	6478      	str	r0, [r7, #68]	@ 0x44
 8006dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d103      	bne.n	8006dda <f_open+0x32e>
						res = FR_INT_ERR;
 8006dd2:	2302      	movs	r3, #2
 8006dd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006dd8:	e015      	b.n	8006e06 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006dda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ddc:	0a5a      	lsrs	r2, r3, #9
 8006dde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006de0:	441a      	add	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	7858      	ldrb	r0, [r3, #1]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a1a      	ldr	r2, [r3, #32]
 8006df4:	2301      	movs	r3, #1
 8006df6:	f7fe f9df 	bl	80051b8 <disk_read>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <f_open+0x35a>
 8006e00:	2301      	movs	r3, #1
 8006e02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006e06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d002      	beq.n	8006e14 <f_open+0x368>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006e14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3760      	adds	r7, #96	@ 0x60
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08c      	sub	sp, #48	@ 0x30
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f107 0210 	add.w	r2, r7, #16
 8006e3e:	4611      	mov	r1, r2
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7ff fdb7 	bl	80069b4 <validate>
 8006e46:	4603      	mov	r3, r0
 8006e48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006e4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d107      	bne.n	8006e64 <f_write+0x44>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	7d5b      	ldrb	r3, [r3, #21]
 8006e58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006e5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <f_write+0x4a>
 8006e64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006e68:	e14b      	b.n	8007102 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	7d1b      	ldrb	r3, [r3, #20]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <f_write+0x5a>
 8006e76:	2307      	movs	r3, #7
 8006e78:	e143      	b.n	8007102 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	441a      	add	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	f080 812d 	bcs.w	80070e6 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	699b      	ldr	r3, [r3, #24]
 8006e90:	43db      	mvns	r3, r3
 8006e92:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8006e94:	e127      	b.n	80070e6 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f040 80e3 	bne.w	800706a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	699b      	ldr	r3, [r3, #24]
 8006ea8:	0a5b      	lsrs	r3, r3, #9
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	8952      	ldrh	r2, [r2, #10]
 8006eae:	3a01      	subs	r2, #1
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d143      	bne.n	8006f42 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10c      	bne.n	8006edc <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d11a      	bne.n	8006f04 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fe fe68 	bl	8005ba8 <create_chain>
 8006ed8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006eda:	e013      	b.n	8006f04 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d007      	beq.n	8006ef4 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	4619      	mov	r1, r3
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f7fe fef4 	bl	8005cd8 <clmt_clust>
 8006ef0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006ef2:	e007      	b.n	8006f04 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	4619      	mov	r1, r3
 8006efc:	4610      	mov	r0, r2
 8006efe:	f7fe fe53 	bl	8005ba8 <create_chain>
 8006f02:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f000 80f2 	beq.w	80070f0 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d104      	bne.n	8006f1c <f_write+0xfc>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2202      	movs	r2, #2
 8006f16:	755a      	strb	r2, [r3, #21]
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e0f2      	b.n	8007102 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f22:	d104      	bne.n	8006f2e <f_write+0x10e>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2201      	movs	r2, #1
 8006f28:	755a      	strb	r2, [r3, #21]
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e0e9      	b.n	8007102 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f32:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d102      	bne.n	8006f42 <f_write+0x122>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f40:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	7d1b      	ldrb	r3, [r3, #20]
 8006f46:	b25b      	sxtb	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	da18      	bge.n	8006f7e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	7858      	ldrb	r0, [r3, #1]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a1a      	ldr	r2, [r3, #32]
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	f7fe f94c 	bl	80051f8 <disk_write>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d004      	beq.n	8006f70 <f_write+0x150>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	755a      	strb	r2, [r3, #21]
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e0c8      	b.n	8007102 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	7d1b      	ldrb	r3, [r3, #20]
 8006f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	69db      	ldr	r3, [r3, #28]
 8006f84:	4619      	mov	r1, r3
 8006f86:	4610      	mov	r0, r2
 8006f88:	f7fe fbf9 	bl	800577e <clust2sect>
 8006f8c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d104      	bne.n	8006f9e <f_write+0x17e>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2202      	movs	r2, #2
 8006f98:	755a      	strb	r2, [r3, #21]
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	e0b1      	b.n	8007102 <f_write+0x2e2>
			sect += csect;
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	0a5b      	lsrs	r3, r3, #9
 8006faa:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8006fac:	6a3b      	ldr	r3, [r7, #32]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d03c      	beq.n	800702c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006fb2:	69ba      	ldr	r2, [r7, #24]
 8006fb4:	6a3b      	ldr	r3, [r7, #32]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	8952      	ldrh	r2, [r2, #10]
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d905      	bls.n	8006fcc <f_write+0x1ac>
					cc = fs->csize - csect;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	895b      	ldrh	r3, [r3, #10]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	7858      	ldrb	r0, [r3, #1]
 8006fd0:	6a3b      	ldr	r3, [r7, #32]
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	69f9      	ldr	r1, [r7, #28]
 8006fd6:	f7fe f90f 	bl	80051f8 <disk_write>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d004      	beq.n	8006fea <f_write+0x1ca>
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	755a      	strb	r2, [r3, #21]
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e08b      	b.n	8007102 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a1a      	ldr	r2, [r3, #32]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	6a3a      	ldr	r2, [r7, #32]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d915      	bls.n	8007024 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6a1a      	ldr	r2, [r3, #32]
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	025b      	lsls	r3, r3, #9
 8007008:	69fa      	ldr	r2, [r7, #28]
 800700a:	4413      	add	r3, r2
 800700c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007010:	4619      	mov	r1, r3
 8007012:	f7fe f994 	bl	800533e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	7d1b      	ldrb	r3, [r3, #20]
 800701a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800701e:	b2da      	uxtb	r2, r3
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007024:	6a3b      	ldr	r3, [r7, #32]
 8007026:	025b      	lsls	r3, r3, #9
 8007028:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800702a:	e03f      	b.n	80070ac <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6a1b      	ldr	r3, [r3, #32]
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	429a      	cmp	r2, r3
 8007034:	d016      	beq.n	8007064 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	699a      	ldr	r2, [r3, #24]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800703e:	429a      	cmp	r2, r3
 8007040:	d210      	bcs.n	8007064 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	7858      	ldrb	r0, [r3, #1]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800704c:	2301      	movs	r3, #1
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	f7fe f8b2 	bl	80051b8 <disk_read>
 8007054:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007056:	2b00      	cmp	r3, #0
 8007058:	d004      	beq.n	8007064 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2201      	movs	r2, #1
 800705e:	755a      	strb	r2, [r3, #21]
 8007060:	2301      	movs	r3, #1
 8007062:	e04e      	b.n	8007102 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007072:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	429a      	cmp	r2, r3
 800707e:	d901      	bls.n	8007084 <f_write+0x264>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007092:	4413      	add	r3, r2
 8007094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007096:	69f9      	ldr	r1, [r7, #28]
 8007098:	4618      	mov	r0, r3
 800709a:	f7fe f950 	bl	800533e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	7d1b      	ldrb	r3, [r3, #20]
 80070a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80070ac:	69fa      	ldr	r2, [r7, #28]
 80070ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b0:	4413      	add	r3, r2
 80070b2:	61fb      	str	r3, [r7, #28]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	699a      	ldr	r2, [r3, #24]
 80070b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ba:	441a      	add	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	619a      	str	r2, [r3, #24]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	68da      	ldr	r2, [r3, #12]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	bf38      	it	cc
 80070cc:	461a      	movcc	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	60da      	str	r2, [r3, #12]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d8:	441a      	add	r2, r3
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f47f aed4 	bne.w	8006e96 <f_write+0x76>
 80070ee:	e000      	b.n	80070f2 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80070f0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	7d1b      	ldrb	r3, [r3, #20]
 80070f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3730      	adds	r7, #48	@ 0x30
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
	...

0800710c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800710c:	b480      	push	{r7}
 800710e:	b087      	sub	sp, #28
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	4613      	mov	r3, r2
 8007118:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800711a:	2301      	movs	r3, #1
 800711c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800711e:	2300      	movs	r3, #0
 8007120:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007122:	4b1f      	ldr	r3, [pc, #124]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 8007124:	7a5b      	ldrb	r3, [r3, #9]
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b00      	cmp	r3, #0
 800712a:	d131      	bne.n	8007190 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800712c:	4b1c      	ldr	r3, [pc, #112]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 800712e:	7a5b      	ldrb	r3, [r3, #9]
 8007130:	b2db      	uxtb	r3, r3
 8007132:	461a      	mov	r2, r3
 8007134:	4b1a      	ldr	r3, [pc, #104]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 8007136:	2100      	movs	r1, #0
 8007138:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800713a:	4b19      	ldr	r3, [pc, #100]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 800713c:	7a5b      	ldrb	r3, [r3, #9]
 800713e:	b2db      	uxtb	r3, r3
 8007140:	4a17      	ldr	r2, [pc, #92]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	4413      	add	r3, r2
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800714a:	4b15      	ldr	r3, [pc, #84]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 800714c:	7a5b      	ldrb	r3, [r3, #9]
 800714e:	b2db      	uxtb	r3, r3
 8007150:	461a      	mov	r2, r3
 8007152:	4b13      	ldr	r3, [pc, #76]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 8007154:	4413      	add	r3, r2
 8007156:	79fa      	ldrb	r2, [r7, #7]
 8007158:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800715a:	4b11      	ldr	r3, [pc, #68]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 800715c:	7a5b      	ldrb	r3, [r3, #9]
 800715e:	b2db      	uxtb	r3, r3
 8007160:	1c5a      	adds	r2, r3, #1
 8007162:	b2d1      	uxtb	r1, r2
 8007164:	4a0e      	ldr	r2, [pc, #56]	@ (80071a0 <FATFS_LinkDriverEx+0x94>)
 8007166:	7251      	strb	r1, [r2, #9]
 8007168:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800716a:	7dbb      	ldrb	r3, [r7, #22]
 800716c:	3330      	adds	r3, #48	@ 0x30
 800716e:	b2da      	uxtb	r2, r3
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	3301      	adds	r3, #1
 8007178:	223a      	movs	r2, #58	@ 0x3a
 800717a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	3302      	adds	r3, #2
 8007180:	222f      	movs	r2, #47	@ 0x2f
 8007182:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	3303      	adds	r3, #3
 8007188:	2200      	movs	r2, #0
 800718a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007190:	7dfb      	ldrb	r3, [r7, #23]
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	20000804 	.word	0x20000804

080071a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80071ae:	2200      	movs	r2, #0
 80071b0:	6839      	ldr	r1, [r7, #0]
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7ff ffaa 	bl	800710c <FATFS_LinkDriverEx>
 80071b8:	4603      	mov	r3, r0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
	...

080071c4 <std>:
 80071c4:	2300      	movs	r3, #0
 80071c6:	b510      	push	{r4, lr}
 80071c8:	4604      	mov	r4, r0
 80071ca:	e9c0 3300 	strd	r3, r3, [r0]
 80071ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071d2:	6083      	str	r3, [r0, #8]
 80071d4:	8181      	strh	r1, [r0, #12]
 80071d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80071d8:	81c2      	strh	r2, [r0, #14]
 80071da:	6183      	str	r3, [r0, #24]
 80071dc:	4619      	mov	r1, r3
 80071de:	2208      	movs	r2, #8
 80071e0:	305c      	adds	r0, #92	@ 0x5c
 80071e2:	f000 f9f9 	bl	80075d8 <memset>
 80071e6:	4b0d      	ldr	r3, [pc, #52]	@ (800721c <std+0x58>)
 80071e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80071ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007220 <std+0x5c>)
 80071ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007224 <std+0x60>)
 80071f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007228 <std+0x64>)
 80071f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80071f6:	4b0d      	ldr	r3, [pc, #52]	@ (800722c <std+0x68>)
 80071f8:	6224      	str	r4, [r4, #32]
 80071fa:	429c      	cmp	r4, r3
 80071fc:	d006      	beq.n	800720c <std+0x48>
 80071fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007202:	4294      	cmp	r4, r2
 8007204:	d002      	beq.n	800720c <std+0x48>
 8007206:	33d0      	adds	r3, #208	@ 0xd0
 8007208:	429c      	cmp	r4, r3
 800720a:	d105      	bne.n	8007218 <std+0x54>
 800720c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007214:	f000 ba58 	b.w	80076c8 <__retarget_lock_init_recursive>
 8007218:	bd10      	pop	{r4, pc}
 800721a:	bf00      	nop
 800721c:	08007429 	.word	0x08007429
 8007220:	0800744b 	.word	0x0800744b
 8007224:	08007483 	.word	0x08007483
 8007228:	080074a7 	.word	0x080074a7
 800722c:	20000810 	.word	0x20000810

08007230 <stdio_exit_handler>:
 8007230:	4a02      	ldr	r2, [pc, #8]	@ (800723c <stdio_exit_handler+0xc>)
 8007232:	4903      	ldr	r1, [pc, #12]	@ (8007240 <stdio_exit_handler+0x10>)
 8007234:	4803      	ldr	r0, [pc, #12]	@ (8007244 <stdio_exit_handler+0x14>)
 8007236:	f000 b869 	b.w	800730c <_fwalk_sglue>
 800723a:	bf00      	nop
 800723c:	20000024 	.word	0x20000024
 8007240:	08007f65 	.word	0x08007f65
 8007244:	20000034 	.word	0x20000034

08007248 <cleanup_stdio>:
 8007248:	6841      	ldr	r1, [r0, #4]
 800724a:	4b0c      	ldr	r3, [pc, #48]	@ (800727c <cleanup_stdio+0x34>)
 800724c:	4299      	cmp	r1, r3
 800724e:	b510      	push	{r4, lr}
 8007250:	4604      	mov	r4, r0
 8007252:	d001      	beq.n	8007258 <cleanup_stdio+0x10>
 8007254:	f000 fe86 	bl	8007f64 <_fflush_r>
 8007258:	68a1      	ldr	r1, [r4, #8]
 800725a:	4b09      	ldr	r3, [pc, #36]	@ (8007280 <cleanup_stdio+0x38>)
 800725c:	4299      	cmp	r1, r3
 800725e:	d002      	beq.n	8007266 <cleanup_stdio+0x1e>
 8007260:	4620      	mov	r0, r4
 8007262:	f000 fe7f 	bl	8007f64 <_fflush_r>
 8007266:	68e1      	ldr	r1, [r4, #12]
 8007268:	4b06      	ldr	r3, [pc, #24]	@ (8007284 <cleanup_stdio+0x3c>)
 800726a:	4299      	cmp	r1, r3
 800726c:	d004      	beq.n	8007278 <cleanup_stdio+0x30>
 800726e:	4620      	mov	r0, r4
 8007270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007274:	f000 be76 	b.w	8007f64 <_fflush_r>
 8007278:	bd10      	pop	{r4, pc}
 800727a:	bf00      	nop
 800727c:	20000810 	.word	0x20000810
 8007280:	20000878 	.word	0x20000878
 8007284:	200008e0 	.word	0x200008e0

08007288 <global_stdio_init.part.0>:
 8007288:	b510      	push	{r4, lr}
 800728a:	4b0b      	ldr	r3, [pc, #44]	@ (80072b8 <global_stdio_init.part.0+0x30>)
 800728c:	4c0b      	ldr	r4, [pc, #44]	@ (80072bc <global_stdio_init.part.0+0x34>)
 800728e:	4a0c      	ldr	r2, [pc, #48]	@ (80072c0 <global_stdio_init.part.0+0x38>)
 8007290:	601a      	str	r2, [r3, #0]
 8007292:	4620      	mov	r0, r4
 8007294:	2200      	movs	r2, #0
 8007296:	2104      	movs	r1, #4
 8007298:	f7ff ff94 	bl	80071c4 <std>
 800729c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80072a0:	2201      	movs	r2, #1
 80072a2:	2109      	movs	r1, #9
 80072a4:	f7ff ff8e 	bl	80071c4 <std>
 80072a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80072ac:	2202      	movs	r2, #2
 80072ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072b2:	2112      	movs	r1, #18
 80072b4:	f7ff bf86 	b.w	80071c4 <std>
 80072b8:	20000948 	.word	0x20000948
 80072bc:	20000810 	.word	0x20000810
 80072c0:	08007231 	.word	0x08007231

080072c4 <__sfp_lock_acquire>:
 80072c4:	4801      	ldr	r0, [pc, #4]	@ (80072cc <__sfp_lock_acquire+0x8>)
 80072c6:	f000 ba00 	b.w	80076ca <__retarget_lock_acquire_recursive>
 80072ca:	bf00      	nop
 80072cc:	20000951 	.word	0x20000951

080072d0 <__sfp_lock_release>:
 80072d0:	4801      	ldr	r0, [pc, #4]	@ (80072d8 <__sfp_lock_release+0x8>)
 80072d2:	f000 b9fb 	b.w	80076cc <__retarget_lock_release_recursive>
 80072d6:	bf00      	nop
 80072d8:	20000951 	.word	0x20000951

080072dc <__sinit>:
 80072dc:	b510      	push	{r4, lr}
 80072de:	4604      	mov	r4, r0
 80072e0:	f7ff fff0 	bl	80072c4 <__sfp_lock_acquire>
 80072e4:	6a23      	ldr	r3, [r4, #32]
 80072e6:	b11b      	cbz	r3, 80072f0 <__sinit+0x14>
 80072e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072ec:	f7ff bff0 	b.w	80072d0 <__sfp_lock_release>
 80072f0:	4b04      	ldr	r3, [pc, #16]	@ (8007304 <__sinit+0x28>)
 80072f2:	6223      	str	r3, [r4, #32]
 80072f4:	4b04      	ldr	r3, [pc, #16]	@ (8007308 <__sinit+0x2c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1f5      	bne.n	80072e8 <__sinit+0xc>
 80072fc:	f7ff ffc4 	bl	8007288 <global_stdio_init.part.0>
 8007300:	e7f2      	b.n	80072e8 <__sinit+0xc>
 8007302:	bf00      	nop
 8007304:	08007249 	.word	0x08007249
 8007308:	20000948 	.word	0x20000948

0800730c <_fwalk_sglue>:
 800730c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007310:	4607      	mov	r7, r0
 8007312:	4688      	mov	r8, r1
 8007314:	4614      	mov	r4, r2
 8007316:	2600      	movs	r6, #0
 8007318:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800731c:	f1b9 0901 	subs.w	r9, r9, #1
 8007320:	d505      	bpl.n	800732e <_fwalk_sglue+0x22>
 8007322:	6824      	ldr	r4, [r4, #0]
 8007324:	2c00      	cmp	r4, #0
 8007326:	d1f7      	bne.n	8007318 <_fwalk_sglue+0xc>
 8007328:	4630      	mov	r0, r6
 800732a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800732e:	89ab      	ldrh	r3, [r5, #12]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d907      	bls.n	8007344 <_fwalk_sglue+0x38>
 8007334:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007338:	3301      	adds	r3, #1
 800733a:	d003      	beq.n	8007344 <_fwalk_sglue+0x38>
 800733c:	4629      	mov	r1, r5
 800733e:	4638      	mov	r0, r7
 8007340:	47c0      	blx	r8
 8007342:	4306      	orrs	r6, r0
 8007344:	3568      	adds	r5, #104	@ 0x68
 8007346:	e7e9      	b.n	800731c <_fwalk_sglue+0x10>

08007348 <iprintf>:
 8007348:	b40f      	push	{r0, r1, r2, r3}
 800734a:	b507      	push	{r0, r1, r2, lr}
 800734c:	4906      	ldr	r1, [pc, #24]	@ (8007368 <iprintf+0x20>)
 800734e:	ab04      	add	r3, sp, #16
 8007350:	6808      	ldr	r0, [r1, #0]
 8007352:	f853 2b04 	ldr.w	r2, [r3], #4
 8007356:	6881      	ldr	r1, [r0, #8]
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	f000 fadb 	bl	8007914 <_vfiprintf_r>
 800735e:	b003      	add	sp, #12
 8007360:	f85d eb04 	ldr.w	lr, [sp], #4
 8007364:	b004      	add	sp, #16
 8007366:	4770      	bx	lr
 8007368:	20000030 	.word	0x20000030

0800736c <_puts_r>:
 800736c:	6a03      	ldr	r3, [r0, #32]
 800736e:	b570      	push	{r4, r5, r6, lr}
 8007370:	6884      	ldr	r4, [r0, #8]
 8007372:	4605      	mov	r5, r0
 8007374:	460e      	mov	r6, r1
 8007376:	b90b      	cbnz	r3, 800737c <_puts_r+0x10>
 8007378:	f7ff ffb0 	bl	80072dc <__sinit>
 800737c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800737e:	07db      	lsls	r3, r3, #31
 8007380:	d405      	bmi.n	800738e <_puts_r+0x22>
 8007382:	89a3      	ldrh	r3, [r4, #12]
 8007384:	0598      	lsls	r0, r3, #22
 8007386:	d402      	bmi.n	800738e <_puts_r+0x22>
 8007388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800738a:	f000 f99e 	bl	80076ca <__retarget_lock_acquire_recursive>
 800738e:	89a3      	ldrh	r3, [r4, #12]
 8007390:	0719      	lsls	r1, r3, #28
 8007392:	d502      	bpl.n	800739a <_puts_r+0x2e>
 8007394:	6923      	ldr	r3, [r4, #16]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d135      	bne.n	8007406 <_puts_r+0x9a>
 800739a:	4621      	mov	r1, r4
 800739c:	4628      	mov	r0, r5
 800739e:	f000 f8c5 	bl	800752c <__swsetup_r>
 80073a2:	b380      	cbz	r0, 8007406 <_puts_r+0x9a>
 80073a4:	f04f 35ff 	mov.w	r5, #4294967295
 80073a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073aa:	07da      	lsls	r2, r3, #31
 80073ac:	d405      	bmi.n	80073ba <_puts_r+0x4e>
 80073ae:	89a3      	ldrh	r3, [r4, #12]
 80073b0:	059b      	lsls	r3, r3, #22
 80073b2:	d402      	bmi.n	80073ba <_puts_r+0x4e>
 80073b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073b6:	f000 f989 	bl	80076cc <__retarget_lock_release_recursive>
 80073ba:	4628      	mov	r0, r5
 80073bc:	bd70      	pop	{r4, r5, r6, pc}
 80073be:	2b00      	cmp	r3, #0
 80073c0:	da04      	bge.n	80073cc <_puts_r+0x60>
 80073c2:	69a2      	ldr	r2, [r4, #24]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	dc17      	bgt.n	80073f8 <_puts_r+0x8c>
 80073c8:	290a      	cmp	r1, #10
 80073ca:	d015      	beq.n	80073f8 <_puts_r+0x8c>
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	1c5a      	adds	r2, r3, #1
 80073d0:	6022      	str	r2, [r4, #0]
 80073d2:	7019      	strb	r1, [r3, #0]
 80073d4:	68a3      	ldr	r3, [r4, #8]
 80073d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073da:	3b01      	subs	r3, #1
 80073dc:	60a3      	str	r3, [r4, #8]
 80073de:	2900      	cmp	r1, #0
 80073e0:	d1ed      	bne.n	80073be <_puts_r+0x52>
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	da11      	bge.n	800740a <_puts_r+0x9e>
 80073e6:	4622      	mov	r2, r4
 80073e8:	210a      	movs	r1, #10
 80073ea:	4628      	mov	r0, r5
 80073ec:	f000 f85f 	bl	80074ae <__swbuf_r>
 80073f0:	3001      	adds	r0, #1
 80073f2:	d0d7      	beq.n	80073a4 <_puts_r+0x38>
 80073f4:	250a      	movs	r5, #10
 80073f6:	e7d7      	b.n	80073a8 <_puts_r+0x3c>
 80073f8:	4622      	mov	r2, r4
 80073fa:	4628      	mov	r0, r5
 80073fc:	f000 f857 	bl	80074ae <__swbuf_r>
 8007400:	3001      	adds	r0, #1
 8007402:	d1e7      	bne.n	80073d4 <_puts_r+0x68>
 8007404:	e7ce      	b.n	80073a4 <_puts_r+0x38>
 8007406:	3e01      	subs	r6, #1
 8007408:	e7e4      	b.n	80073d4 <_puts_r+0x68>
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	1c5a      	adds	r2, r3, #1
 800740e:	6022      	str	r2, [r4, #0]
 8007410:	220a      	movs	r2, #10
 8007412:	701a      	strb	r2, [r3, #0]
 8007414:	e7ee      	b.n	80073f4 <_puts_r+0x88>
	...

08007418 <puts>:
 8007418:	4b02      	ldr	r3, [pc, #8]	@ (8007424 <puts+0xc>)
 800741a:	4601      	mov	r1, r0
 800741c:	6818      	ldr	r0, [r3, #0]
 800741e:	f7ff bfa5 	b.w	800736c <_puts_r>
 8007422:	bf00      	nop
 8007424:	20000030 	.word	0x20000030

08007428 <__sread>:
 8007428:	b510      	push	{r4, lr}
 800742a:	460c      	mov	r4, r1
 800742c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007430:	f000 f8fc 	bl	800762c <_read_r>
 8007434:	2800      	cmp	r0, #0
 8007436:	bfab      	itete	ge
 8007438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800743a:	89a3      	ldrhlt	r3, [r4, #12]
 800743c:	181b      	addge	r3, r3, r0
 800743e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007442:	bfac      	ite	ge
 8007444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007446:	81a3      	strhlt	r3, [r4, #12]
 8007448:	bd10      	pop	{r4, pc}

0800744a <__swrite>:
 800744a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744e:	461f      	mov	r7, r3
 8007450:	898b      	ldrh	r3, [r1, #12]
 8007452:	05db      	lsls	r3, r3, #23
 8007454:	4605      	mov	r5, r0
 8007456:	460c      	mov	r4, r1
 8007458:	4616      	mov	r6, r2
 800745a:	d505      	bpl.n	8007468 <__swrite+0x1e>
 800745c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007460:	2302      	movs	r3, #2
 8007462:	2200      	movs	r2, #0
 8007464:	f000 f8d0 	bl	8007608 <_lseek_r>
 8007468:	89a3      	ldrh	r3, [r4, #12]
 800746a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800746e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007472:	81a3      	strh	r3, [r4, #12]
 8007474:	4632      	mov	r2, r6
 8007476:	463b      	mov	r3, r7
 8007478:	4628      	mov	r0, r5
 800747a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800747e:	f000 b8e7 	b.w	8007650 <_write_r>

08007482 <__sseek>:
 8007482:	b510      	push	{r4, lr}
 8007484:	460c      	mov	r4, r1
 8007486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800748a:	f000 f8bd 	bl	8007608 <_lseek_r>
 800748e:	1c43      	adds	r3, r0, #1
 8007490:	89a3      	ldrh	r3, [r4, #12]
 8007492:	bf15      	itete	ne
 8007494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800749a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800749e:	81a3      	strheq	r3, [r4, #12]
 80074a0:	bf18      	it	ne
 80074a2:	81a3      	strhne	r3, [r4, #12]
 80074a4:	bd10      	pop	{r4, pc}

080074a6 <__sclose>:
 80074a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074aa:	f000 b89d 	b.w	80075e8 <_close_r>

080074ae <__swbuf_r>:
 80074ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b0:	460e      	mov	r6, r1
 80074b2:	4614      	mov	r4, r2
 80074b4:	4605      	mov	r5, r0
 80074b6:	b118      	cbz	r0, 80074c0 <__swbuf_r+0x12>
 80074b8:	6a03      	ldr	r3, [r0, #32]
 80074ba:	b90b      	cbnz	r3, 80074c0 <__swbuf_r+0x12>
 80074bc:	f7ff ff0e 	bl	80072dc <__sinit>
 80074c0:	69a3      	ldr	r3, [r4, #24]
 80074c2:	60a3      	str	r3, [r4, #8]
 80074c4:	89a3      	ldrh	r3, [r4, #12]
 80074c6:	071a      	lsls	r2, r3, #28
 80074c8:	d501      	bpl.n	80074ce <__swbuf_r+0x20>
 80074ca:	6923      	ldr	r3, [r4, #16]
 80074cc:	b943      	cbnz	r3, 80074e0 <__swbuf_r+0x32>
 80074ce:	4621      	mov	r1, r4
 80074d0:	4628      	mov	r0, r5
 80074d2:	f000 f82b 	bl	800752c <__swsetup_r>
 80074d6:	b118      	cbz	r0, 80074e0 <__swbuf_r+0x32>
 80074d8:	f04f 37ff 	mov.w	r7, #4294967295
 80074dc:	4638      	mov	r0, r7
 80074de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074e0:	6823      	ldr	r3, [r4, #0]
 80074e2:	6922      	ldr	r2, [r4, #16]
 80074e4:	1a98      	subs	r0, r3, r2
 80074e6:	6963      	ldr	r3, [r4, #20]
 80074e8:	b2f6      	uxtb	r6, r6
 80074ea:	4283      	cmp	r3, r0
 80074ec:	4637      	mov	r7, r6
 80074ee:	dc05      	bgt.n	80074fc <__swbuf_r+0x4e>
 80074f0:	4621      	mov	r1, r4
 80074f2:	4628      	mov	r0, r5
 80074f4:	f000 fd36 	bl	8007f64 <_fflush_r>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	d1ed      	bne.n	80074d8 <__swbuf_r+0x2a>
 80074fc:	68a3      	ldr	r3, [r4, #8]
 80074fe:	3b01      	subs	r3, #1
 8007500:	60a3      	str	r3, [r4, #8]
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	1c5a      	adds	r2, r3, #1
 8007506:	6022      	str	r2, [r4, #0]
 8007508:	701e      	strb	r6, [r3, #0]
 800750a:	6962      	ldr	r2, [r4, #20]
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	429a      	cmp	r2, r3
 8007510:	d004      	beq.n	800751c <__swbuf_r+0x6e>
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	07db      	lsls	r3, r3, #31
 8007516:	d5e1      	bpl.n	80074dc <__swbuf_r+0x2e>
 8007518:	2e0a      	cmp	r6, #10
 800751a:	d1df      	bne.n	80074dc <__swbuf_r+0x2e>
 800751c:	4621      	mov	r1, r4
 800751e:	4628      	mov	r0, r5
 8007520:	f000 fd20 	bl	8007f64 <_fflush_r>
 8007524:	2800      	cmp	r0, #0
 8007526:	d0d9      	beq.n	80074dc <__swbuf_r+0x2e>
 8007528:	e7d6      	b.n	80074d8 <__swbuf_r+0x2a>
	...

0800752c <__swsetup_r>:
 800752c:	b538      	push	{r3, r4, r5, lr}
 800752e:	4b29      	ldr	r3, [pc, #164]	@ (80075d4 <__swsetup_r+0xa8>)
 8007530:	4605      	mov	r5, r0
 8007532:	6818      	ldr	r0, [r3, #0]
 8007534:	460c      	mov	r4, r1
 8007536:	b118      	cbz	r0, 8007540 <__swsetup_r+0x14>
 8007538:	6a03      	ldr	r3, [r0, #32]
 800753a:	b90b      	cbnz	r3, 8007540 <__swsetup_r+0x14>
 800753c:	f7ff fece 	bl	80072dc <__sinit>
 8007540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007544:	0719      	lsls	r1, r3, #28
 8007546:	d422      	bmi.n	800758e <__swsetup_r+0x62>
 8007548:	06da      	lsls	r2, r3, #27
 800754a:	d407      	bmi.n	800755c <__swsetup_r+0x30>
 800754c:	2209      	movs	r2, #9
 800754e:	602a      	str	r2, [r5, #0]
 8007550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007554:	81a3      	strh	r3, [r4, #12]
 8007556:	f04f 30ff 	mov.w	r0, #4294967295
 800755a:	e033      	b.n	80075c4 <__swsetup_r+0x98>
 800755c:	0758      	lsls	r0, r3, #29
 800755e:	d512      	bpl.n	8007586 <__swsetup_r+0x5a>
 8007560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007562:	b141      	cbz	r1, 8007576 <__swsetup_r+0x4a>
 8007564:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007568:	4299      	cmp	r1, r3
 800756a:	d002      	beq.n	8007572 <__swsetup_r+0x46>
 800756c:	4628      	mov	r0, r5
 800756e:	f000 f8af 	bl	80076d0 <_free_r>
 8007572:	2300      	movs	r3, #0
 8007574:	6363      	str	r3, [r4, #52]	@ 0x34
 8007576:	89a3      	ldrh	r3, [r4, #12]
 8007578:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800757c:	81a3      	strh	r3, [r4, #12]
 800757e:	2300      	movs	r3, #0
 8007580:	6063      	str	r3, [r4, #4]
 8007582:	6923      	ldr	r3, [r4, #16]
 8007584:	6023      	str	r3, [r4, #0]
 8007586:	89a3      	ldrh	r3, [r4, #12]
 8007588:	f043 0308 	orr.w	r3, r3, #8
 800758c:	81a3      	strh	r3, [r4, #12]
 800758e:	6923      	ldr	r3, [r4, #16]
 8007590:	b94b      	cbnz	r3, 80075a6 <__swsetup_r+0x7a>
 8007592:	89a3      	ldrh	r3, [r4, #12]
 8007594:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800759c:	d003      	beq.n	80075a6 <__swsetup_r+0x7a>
 800759e:	4621      	mov	r1, r4
 80075a0:	4628      	mov	r0, r5
 80075a2:	f000 fd2d 	bl	8008000 <__smakebuf_r>
 80075a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075aa:	f013 0201 	ands.w	r2, r3, #1
 80075ae:	d00a      	beq.n	80075c6 <__swsetup_r+0x9a>
 80075b0:	2200      	movs	r2, #0
 80075b2:	60a2      	str	r2, [r4, #8]
 80075b4:	6962      	ldr	r2, [r4, #20]
 80075b6:	4252      	negs	r2, r2
 80075b8:	61a2      	str	r2, [r4, #24]
 80075ba:	6922      	ldr	r2, [r4, #16]
 80075bc:	b942      	cbnz	r2, 80075d0 <__swsetup_r+0xa4>
 80075be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075c2:	d1c5      	bne.n	8007550 <__swsetup_r+0x24>
 80075c4:	bd38      	pop	{r3, r4, r5, pc}
 80075c6:	0799      	lsls	r1, r3, #30
 80075c8:	bf58      	it	pl
 80075ca:	6962      	ldrpl	r2, [r4, #20]
 80075cc:	60a2      	str	r2, [r4, #8]
 80075ce:	e7f4      	b.n	80075ba <__swsetup_r+0x8e>
 80075d0:	2000      	movs	r0, #0
 80075d2:	e7f7      	b.n	80075c4 <__swsetup_r+0x98>
 80075d4:	20000030 	.word	0x20000030

080075d8 <memset>:
 80075d8:	4402      	add	r2, r0
 80075da:	4603      	mov	r3, r0
 80075dc:	4293      	cmp	r3, r2
 80075de:	d100      	bne.n	80075e2 <memset+0xa>
 80075e0:	4770      	bx	lr
 80075e2:	f803 1b01 	strb.w	r1, [r3], #1
 80075e6:	e7f9      	b.n	80075dc <memset+0x4>

080075e8 <_close_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4d06      	ldr	r5, [pc, #24]	@ (8007604 <_close_r+0x1c>)
 80075ec:	2300      	movs	r3, #0
 80075ee:	4604      	mov	r4, r0
 80075f0:	4608      	mov	r0, r1
 80075f2:	602b      	str	r3, [r5, #0]
 80075f4:	f7f9 fd11 	bl	800101a <_close>
 80075f8:	1c43      	adds	r3, r0, #1
 80075fa:	d102      	bne.n	8007602 <_close_r+0x1a>
 80075fc:	682b      	ldr	r3, [r5, #0]
 80075fe:	b103      	cbz	r3, 8007602 <_close_r+0x1a>
 8007600:	6023      	str	r3, [r4, #0]
 8007602:	bd38      	pop	{r3, r4, r5, pc}
 8007604:	2000094c 	.word	0x2000094c

08007608 <_lseek_r>:
 8007608:	b538      	push	{r3, r4, r5, lr}
 800760a:	4d07      	ldr	r5, [pc, #28]	@ (8007628 <_lseek_r+0x20>)
 800760c:	4604      	mov	r4, r0
 800760e:	4608      	mov	r0, r1
 8007610:	4611      	mov	r1, r2
 8007612:	2200      	movs	r2, #0
 8007614:	602a      	str	r2, [r5, #0]
 8007616:	461a      	mov	r2, r3
 8007618:	f7f9 fd26 	bl	8001068 <_lseek>
 800761c:	1c43      	adds	r3, r0, #1
 800761e:	d102      	bne.n	8007626 <_lseek_r+0x1e>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	b103      	cbz	r3, 8007626 <_lseek_r+0x1e>
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	bd38      	pop	{r3, r4, r5, pc}
 8007628:	2000094c 	.word	0x2000094c

0800762c <_read_r>:
 800762c:	b538      	push	{r3, r4, r5, lr}
 800762e:	4d07      	ldr	r5, [pc, #28]	@ (800764c <_read_r+0x20>)
 8007630:	4604      	mov	r4, r0
 8007632:	4608      	mov	r0, r1
 8007634:	4611      	mov	r1, r2
 8007636:	2200      	movs	r2, #0
 8007638:	602a      	str	r2, [r5, #0]
 800763a:	461a      	mov	r2, r3
 800763c:	f7f9 fcd0 	bl	8000fe0 <_read>
 8007640:	1c43      	adds	r3, r0, #1
 8007642:	d102      	bne.n	800764a <_read_r+0x1e>
 8007644:	682b      	ldr	r3, [r5, #0]
 8007646:	b103      	cbz	r3, 800764a <_read_r+0x1e>
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	bd38      	pop	{r3, r4, r5, pc}
 800764c:	2000094c 	.word	0x2000094c

08007650 <_write_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	4d07      	ldr	r5, [pc, #28]	@ (8007670 <_write_r+0x20>)
 8007654:	4604      	mov	r4, r0
 8007656:	4608      	mov	r0, r1
 8007658:	4611      	mov	r1, r2
 800765a:	2200      	movs	r2, #0
 800765c:	602a      	str	r2, [r5, #0]
 800765e:	461a      	mov	r2, r3
 8007660:	f7f8 ffa4 	bl	80005ac <_write>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_write_r+0x1e>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_write_r+0x1e>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	2000094c 	.word	0x2000094c

08007674 <__errno>:
 8007674:	4b01      	ldr	r3, [pc, #4]	@ (800767c <__errno+0x8>)
 8007676:	6818      	ldr	r0, [r3, #0]
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	20000030 	.word	0x20000030

08007680 <__libc_init_array>:
 8007680:	b570      	push	{r4, r5, r6, lr}
 8007682:	4d0d      	ldr	r5, [pc, #52]	@ (80076b8 <__libc_init_array+0x38>)
 8007684:	4c0d      	ldr	r4, [pc, #52]	@ (80076bc <__libc_init_array+0x3c>)
 8007686:	1b64      	subs	r4, r4, r5
 8007688:	10a4      	asrs	r4, r4, #2
 800768a:	2600      	movs	r6, #0
 800768c:	42a6      	cmp	r6, r4
 800768e:	d109      	bne.n	80076a4 <__libc_init_array+0x24>
 8007690:	4d0b      	ldr	r5, [pc, #44]	@ (80076c0 <__libc_init_array+0x40>)
 8007692:	4c0c      	ldr	r4, [pc, #48]	@ (80076c4 <__libc_init_array+0x44>)
 8007694:	f000 fd22 	bl	80080dc <_init>
 8007698:	1b64      	subs	r4, r4, r5
 800769a:	10a4      	asrs	r4, r4, #2
 800769c:	2600      	movs	r6, #0
 800769e:	42a6      	cmp	r6, r4
 80076a0:	d105      	bne.n	80076ae <__libc_init_array+0x2e>
 80076a2:	bd70      	pop	{r4, r5, r6, pc}
 80076a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076a8:	4798      	blx	r3
 80076aa:	3601      	adds	r6, #1
 80076ac:	e7ee      	b.n	800768c <__libc_init_array+0xc>
 80076ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80076b2:	4798      	blx	r3
 80076b4:	3601      	adds	r6, #1
 80076b6:	e7f2      	b.n	800769e <__libc_init_array+0x1e>
 80076b8:	0800870c 	.word	0x0800870c
 80076bc:	0800870c 	.word	0x0800870c
 80076c0:	0800870c 	.word	0x0800870c
 80076c4:	08008710 	.word	0x08008710

080076c8 <__retarget_lock_init_recursive>:
 80076c8:	4770      	bx	lr

080076ca <__retarget_lock_acquire_recursive>:
 80076ca:	4770      	bx	lr

080076cc <__retarget_lock_release_recursive>:
 80076cc:	4770      	bx	lr
	...

080076d0 <_free_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	4605      	mov	r5, r0
 80076d4:	2900      	cmp	r1, #0
 80076d6:	d041      	beq.n	800775c <_free_r+0x8c>
 80076d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076dc:	1f0c      	subs	r4, r1, #4
 80076de:	2b00      	cmp	r3, #0
 80076e0:	bfb8      	it	lt
 80076e2:	18e4      	addlt	r4, r4, r3
 80076e4:	f000 f8e0 	bl	80078a8 <__malloc_lock>
 80076e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007760 <_free_r+0x90>)
 80076ea:	6813      	ldr	r3, [r2, #0]
 80076ec:	b933      	cbnz	r3, 80076fc <_free_r+0x2c>
 80076ee:	6063      	str	r3, [r4, #4]
 80076f0:	6014      	str	r4, [r2, #0]
 80076f2:	4628      	mov	r0, r5
 80076f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076f8:	f000 b8dc 	b.w	80078b4 <__malloc_unlock>
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	d908      	bls.n	8007712 <_free_r+0x42>
 8007700:	6820      	ldr	r0, [r4, #0]
 8007702:	1821      	adds	r1, r4, r0
 8007704:	428b      	cmp	r3, r1
 8007706:	bf01      	itttt	eq
 8007708:	6819      	ldreq	r1, [r3, #0]
 800770a:	685b      	ldreq	r3, [r3, #4]
 800770c:	1809      	addeq	r1, r1, r0
 800770e:	6021      	streq	r1, [r4, #0]
 8007710:	e7ed      	b.n	80076ee <_free_r+0x1e>
 8007712:	461a      	mov	r2, r3
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	b10b      	cbz	r3, 800771c <_free_r+0x4c>
 8007718:	42a3      	cmp	r3, r4
 800771a:	d9fa      	bls.n	8007712 <_free_r+0x42>
 800771c:	6811      	ldr	r1, [r2, #0]
 800771e:	1850      	adds	r0, r2, r1
 8007720:	42a0      	cmp	r0, r4
 8007722:	d10b      	bne.n	800773c <_free_r+0x6c>
 8007724:	6820      	ldr	r0, [r4, #0]
 8007726:	4401      	add	r1, r0
 8007728:	1850      	adds	r0, r2, r1
 800772a:	4283      	cmp	r3, r0
 800772c:	6011      	str	r1, [r2, #0]
 800772e:	d1e0      	bne.n	80076f2 <_free_r+0x22>
 8007730:	6818      	ldr	r0, [r3, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	6053      	str	r3, [r2, #4]
 8007736:	4408      	add	r0, r1
 8007738:	6010      	str	r0, [r2, #0]
 800773a:	e7da      	b.n	80076f2 <_free_r+0x22>
 800773c:	d902      	bls.n	8007744 <_free_r+0x74>
 800773e:	230c      	movs	r3, #12
 8007740:	602b      	str	r3, [r5, #0]
 8007742:	e7d6      	b.n	80076f2 <_free_r+0x22>
 8007744:	6820      	ldr	r0, [r4, #0]
 8007746:	1821      	adds	r1, r4, r0
 8007748:	428b      	cmp	r3, r1
 800774a:	bf04      	itt	eq
 800774c:	6819      	ldreq	r1, [r3, #0]
 800774e:	685b      	ldreq	r3, [r3, #4]
 8007750:	6063      	str	r3, [r4, #4]
 8007752:	bf04      	itt	eq
 8007754:	1809      	addeq	r1, r1, r0
 8007756:	6021      	streq	r1, [r4, #0]
 8007758:	6054      	str	r4, [r2, #4]
 800775a:	e7ca      	b.n	80076f2 <_free_r+0x22>
 800775c:	bd38      	pop	{r3, r4, r5, pc}
 800775e:	bf00      	nop
 8007760:	20000958 	.word	0x20000958

08007764 <sbrk_aligned>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	4e0f      	ldr	r6, [pc, #60]	@ (80077a4 <sbrk_aligned+0x40>)
 8007768:	460c      	mov	r4, r1
 800776a:	6831      	ldr	r1, [r6, #0]
 800776c:	4605      	mov	r5, r0
 800776e:	b911      	cbnz	r1, 8007776 <sbrk_aligned+0x12>
 8007770:	f000 fca4 	bl	80080bc <_sbrk_r>
 8007774:	6030      	str	r0, [r6, #0]
 8007776:	4621      	mov	r1, r4
 8007778:	4628      	mov	r0, r5
 800777a:	f000 fc9f 	bl	80080bc <_sbrk_r>
 800777e:	1c43      	adds	r3, r0, #1
 8007780:	d103      	bne.n	800778a <sbrk_aligned+0x26>
 8007782:	f04f 34ff 	mov.w	r4, #4294967295
 8007786:	4620      	mov	r0, r4
 8007788:	bd70      	pop	{r4, r5, r6, pc}
 800778a:	1cc4      	adds	r4, r0, #3
 800778c:	f024 0403 	bic.w	r4, r4, #3
 8007790:	42a0      	cmp	r0, r4
 8007792:	d0f8      	beq.n	8007786 <sbrk_aligned+0x22>
 8007794:	1a21      	subs	r1, r4, r0
 8007796:	4628      	mov	r0, r5
 8007798:	f000 fc90 	bl	80080bc <_sbrk_r>
 800779c:	3001      	adds	r0, #1
 800779e:	d1f2      	bne.n	8007786 <sbrk_aligned+0x22>
 80077a0:	e7ef      	b.n	8007782 <sbrk_aligned+0x1e>
 80077a2:	bf00      	nop
 80077a4:	20000954 	.word	0x20000954

080077a8 <_malloc_r>:
 80077a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077ac:	1ccd      	adds	r5, r1, #3
 80077ae:	f025 0503 	bic.w	r5, r5, #3
 80077b2:	3508      	adds	r5, #8
 80077b4:	2d0c      	cmp	r5, #12
 80077b6:	bf38      	it	cc
 80077b8:	250c      	movcc	r5, #12
 80077ba:	2d00      	cmp	r5, #0
 80077bc:	4606      	mov	r6, r0
 80077be:	db01      	blt.n	80077c4 <_malloc_r+0x1c>
 80077c0:	42a9      	cmp	r1, r5
 80077c2:	d904      	bls.n	80077ce <_malloc_r+0x26>
 80077c4:	230c      	movs	r3, #12
 80077c6:	6033      	str	r3, [r6, #0]
 80077c8:	2000      	movs	r0, #0
 80077ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078a4 <_malloc_r+0xfc>
 80077d2:	f000 f869 	bl	80078a8 <__malloc_lock>
 80077d6:	f8d8 3000 	ldr.w	r3, [r8]
 80077da:	461c      	mov	r4, r3
 80077dc:	bb44      	cbnz	r4, 8007830 <_malloc_r+0x88>
 80077de:	4629      	mov	r1, r5
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7ff ffbf 	bl	8007764 <sbrk_aligned>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	4604      	mov	r4, r0
 80077ea:	d158      	bne.n	800789e <_malloc_r+0xf6>
 80077ec:	f8d8 4000 	ldr.w	r4, [r8]
 80077f0:	4627      	mov	r7, r4
 80077f2:	2f00      	cmp	r7, #0
 80077f4:	d143      	bne.n	800787e <_malloc_r+0xd6>
 80077f6:	2c00      	cmp	r4, #0
 80077f8:	d04b      	beq.n	8007892 <_malloc_r+0xea>
 80077fa:	6823      	ldr	r3, [r4, #0]
 80077fc:	4639      	mov	r1, r7
 80077fe:	4630      	mov	r0, r6
 8007800:	eb04 0903 	add.w	r9, r4, r3
 8007804:	f000 fc5a 	bl	80080bc <_sbrk_r>
 8007808:	4581      	cmp	r9, r0
 800780a:	d142      	bne.n	8007892 <_malloc_r+0xea>
 800780c:	6821      	ldr	r1, [r4, #0]
 800780e:	1a6d      	subs	r5, r5, r1
 8007810:	4629      	mov	r1, r5
 8007812:	4630      	mov	r0, r6
 8007814:	f7ff ffa6 	bl	8007764 <sbrk_aligned>
 8007818:	3001      	adds	r0, #1
 800781a:	d03a      	beq.n	8007892 <_malloc_r+0xea>
 800781c:	6823      	ldr	r3, [r4, #0]
 800781e:	442b      	add	r3, r5
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	f8d8 3000 	ldr.w	r3, [r8]
 8007826:	685a      	ldr	r2, [r3, #4]
 8007828:	bb62      	cbnz	r2, 8007884 <_malloc_r+0xdc>
 800782a:	f8c8 7000 	str.w	r7, [r8]
 800782e:	e00f      	b.n	8007850 <_malloc_r+0xa8>
 8007830:	6822      	ldr	r2, [r4, #0]
 8007832:	1b52      	subs	r2, r2, r5
 8007834:	d420      	bmi.n	8007878 <_malloc_r+0xd0>
 8007836:	2a0b      	cmp	r2, #11
 8007838:	d917      	bls.n	800786a <_malloc_r+0xc2>
 800783a:	1961      	adds	r1, r4, r5
 800783c:	42a3      	cmp	r3, r4
 800783e:	6025      	str	r5, [r4, #0]
 8007840:	bf18      	it	ne
 8007842:	6059      	strne	r1, [r3, #4]
 8007844:	6863      	ldr	r3, [r4, #4]
 8007846:	bf08      	it	eq
 8007848:	f8c8 1000 	streq.w	r1, [r8]
 800784c:	5162      	str	r2, [r4, r5]
 800784e:	604b      	str	r3, [r1, #4]
 8007850:	4630      	mov	r0, r6
 8007852:	f000 f82f 	bl	80078b4 <__malloc_unlock>
 8007856:	f104 000b 	add.w	r0, r4, #11
 800785a:	1d23      	adds	r3, r4, #4
 800785c:	f020 0007 	bic.w	r0, r0, #7
 8007860:	1ac2      	subs	r2, r0, r3
 8007862:	bf1c      	itt	ne
 8007864:	1a1b      	subne	r3, r3, r0
 8007866:	50a3      	strne	r3, [r4, r2]
 8007868:	e7af      	b.n	80077ca <_malloc_r+0x22>
 800786a:	6862      	ldr	r2, [r4, #4]
 800786c:	42a3      	cmp	r3, r4
 800786e:	bf0c      	ite	eq
 8007870:	f8c8 2000 	streq.w	r2, [r8]
 8007874:	605a      	strne	r2, [r3, #4]
 8007876:	e7eb      	b.n	8007850 <_malloc_r+0xa8>
 8007878:	4623      	mov	r3, r4
 800787a:	6864      	ldr	r4, [r4, #4]
 800787c:	e7ae      	b.n	80077dc <_malloc_r+0x34>
 800787e:	463c      	mov	r4, r7
 8007880:	687f      	ldr	r7, [r7, #4]
 8007882:	e7b6      	b.n	80077f2 <_malloc_r+0x4a>
 8007884:	461a      	mov	r2, r3
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	42a3      	cmp	r3, r4
 800788a:	d1fb      	bne.n	8007884 <_malloc_r+0xdc>
 800788c:	2300      	movs	r3, #0
 800788e:	6053      	str	r3, [r2, #4]
 8007890:	e7de      	b.n	8007850 <_malloc_r+0xa8>
 8007892:	230c      	movs	r3, #12
 8007894:	6033      	str	r3, [r6, #0]
 8007896:	4630      	mov	r0, r6
 8007898:	f000 f80c 	bl	80078b4 <__malloc_unlock>
 800789c:	e794      	b.n	80077c8 <_malloc_r+0x20>
 800789e:	6005      	str	r5, [r0, #0]
 80078a0:	e7d6      	b.n	8007850 <_malloc_r+0xa8>
 80078a2:	bf00      	nop
 80078a4:	20000958 	.word	0x20000958

080078a8 <__malloc_lock>:
 80078a8:	4801      	ldr	r0, [pc, #4]	@ (80078b0 <__malloc_lock+0x8>)
 80078aa:	f7ff bf0e 	b.w	80076ca <__retarget_lock_acquire_recursive>
 80078ae:	bf00      	nop
 80078b0:	20000950 	.word	0x20000950

080078b4 <__malloc_unlock>:
 80078b4:	4801      	ldr	r0, [pc, #4]	@ (80078bc <__malloc_unlock+0x8>)
 80078b6:	f7ff bf09 	b.w	80076cc <__retarget_lock_release_recursive>
 80078ba:	bf00      	nop
 80078bc:	20000950 	.word	0x20000950

080078c0 <__sfputc_r>:
 80078c0:	6893      	ldr	r3, [r2, #8]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	b410      	push	{r4}
 80078c8:	6093      	str	r3, [r2, #8]
 80078ca:	da08      	bge.n	80078de <__sfputc_r+0x1e>
 80078cc:	6994      	ldr	r4, [r2, #24]
 80078ce:	42a3      	cmp	r3, r4
 80078d0:	db01      	blt.n	80078d6 <__sfputc_r+0x16>
 80078d2:	290a      	cmp	r1, #10
 80078d4:	d103      	bne.n	80078de <__sfputc_r+0x1e>
 80078d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078da:	f7ff bde8 	b.w	80074ae <__swbuf_r>
 80078de:	6813      	ldr	r3, [r2, #0]
 80078e0:	1c58      	adds	r0, r3, #1
 80078e2:	6010      	str	r0, [r2, #0]
 80078e4:	7019      	strb	r1, [r3, #0]
 80078e6:	4608      	mov	r0, r1
 80078e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078ec:	4770      	bx	lr

080078ee <__sfputs_r>:
 80078ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f0:	4606      	mov	r6, r0
 80078f2:	460f      	mov	r7, r1
 80078f4:	4614      	mov	r4, r2
 80078f6:	18d5      	adds	r5, r2, r3
 80078f8:	42ac      	cmp	r4, r5
 80078fa:	d101      	bne.n	8007900 <__sfputs_r+0x12>
 80078fc:	2000      	movs	r0, #0
 80078fe:	e007      	b.n	8007910 <__sfputs_r+0x22>
 8007900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007904:	463a      	mov	r2, r7
 8007906:	4630      	mov	r0, r6
 8007908:	f7ff ffda 	bl	80078c0 <__sfputc_r>
 800790c:	1c43      	adds	r3, r0, #1
 800790e:	d1f3      	bne.n	80078f8 <__sfputs_r+0xa>
 8007910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007914 <_vfiprintf_r>:
 8007914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	460d      	mov	r5, r1
 800791a:	b09d      	sub	sp, #116	@ 0x74
 800791c:	4614      	mov	r4, r2
 800791e:	4698      	mov	r8, r3
 8007920:	4606      	mov	r6, r0
 8007922:	b118      	cbz	r0, 800792c <_vfiprintf_r+0x18>
 8007924:	6a03      	ldr	r3, [r0, #32]
 8007926:	b90b      	cbnz	r3, 800792c <_vfiprintf_r+0x18>
 8007928:	f7ff fcd8 	bl	80072dc <__sinit>
 800792c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800792e:	07d9      	lsls	r1, r3, #31
 8007930:	d405      	bmi.n	800793e <_vfiprintf_r+0x2a>
 8007932:	89ab      	ldrh	r3, [r5, #12]
 8007934:	059a      	lsls	r2, r3, #22
 8007936:	d402      	bmi.n	800793e <_vfiprintf_r+0x2a>
 8007938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800793a:	f7ff fec6 	bl	80076ca <__retarget_lock_acquire_recursive>
 800793e:	89ab      	ldrh	r3, [r5, #12]
 8007940:	071b      	lsls	r3, r3, #28
 8007942:	d501      	bpl.n	8007948 <_vfiprintf_r+0x34>
 8007944:	692b      	ldr	r3, [r5, #16]
 8007946:	b99b      	cbnz	r3, 8007970 <_vfiprintf_r+0x5c>
 8007948:	4629      	mov	r1, r5
 800794a:	4630      	mov	r0, r6
 800794c:	f7ff fdee 	bl	800752c <__swsetup_r>
 8007950:	b170      	cbz	r0, 8007970 <_vfiprintf_r+0x5c>
 8007952:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007954:	07dc      	lsls	r4, r3, #31
 8007956:	d504      	bpl.n	8007962 <_vfiprintf_r+0x4e>
 8007958:	f04f 30ff 	mov.w	r0, #4294967295
 800795c:	b01d      	add	sp, #116	@ 0x74
 800795e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007962:	89ab      	ldrh	r3, [r5, #12]
 8007964:	0598      	lsls	r0, r3, #22
 8007966:	d4f7      	bmi.n	8007958 <_vfiprintf_r+0x44>
 8007968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800796a:	f7ff feaf 	bl	80076cc <__retarget_lock_release_recursive>
 800796e:	e7f3      	b.n	8007958 <_vfiprintf_r+0x44>
 8007970:	2300      	movs	r3, #0
 8007972:	9309      	str	r3, [sp, #36]	@ 0x24
 8007974:	2320      	movs	r3, #32
 8007976:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800797a:	f8cd 800c 	str.w	r8, [sp, #12]
 800797e:	2330      	movs	r3, #48	@ 0x30
 8007980:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007b30 <_vfiprintf_r+0x21c>
 8007984:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007988:	f04f 0901 	mov.w	r9, #1
 800798c:	4623      	mov	r3, r4
 800798e:	469a      	mov	sl, r3
 8007990:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007994:	b10a      	cbz	r2, 800799a <_vfiprintf_r+0x86>
 8007996:	2a25      	cmp	r2, #37	@ 0x25
 8007998:	d1f9      	bne.n	800798e <_vfiprintf_r+0x7a>
 800799a:	ebba 0b04 	subs.w	fp, sl, r4
 800799e:	d00b      	beq.n	80079b8 <_vfiprintf_r+0xa4>
 80079a0:	465b      	mov	r3, fp
 80079a2:	4622      	mov	r2, r4
 80079a4:	4629      	mov	r1, r5
 80079a6:	4630      	mov	r0, r6
 80079a8:	f7ff ffa1 	bl	80078ee <__sfputs_r>
 80079ac:	3001      	adds	r0, #1
 80079ae:	f000 80a7 	beq.w	8007b00 <_vfiprintf_r+0x1ec>
 80079b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079b4:	445a      	add	r2, fp
 80079b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80079b8:	f89a 3000 	ldrb.w	r3, [sl]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 809f 	beq.w	8007b00 <_vfiprintf_r+0x1ec>
 80079c2:	2300      	movs	r3, #0
 80079c4:	f04f 32ff 	mov.w	r2, #4294967295
 80079c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079cc:	f10a 0a01 	add.w	sl, sl, #1
 80079d0:	9304      	str	r3, [sp, #16]
 80079d2:	9307      	str	r3, [sp, #28]
 80079d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80079da:	4654      	mov	r4, sl
 80079dc:	2205      	movs	r2, #5
 80079de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079e2:	4853      	ldr	r0, [pc, #332]	@ (8007b30 <_vfiprintf_r+0x21c>)
 80079e4:	f7f8 fbfc 	bl	80001e0 <memchr>
 80079e8:	9a04      	ldr	r2, [sp, #16]
 80079ea:	b9d8      	cbnz	r0, 8007a24 <_vfiprintf_r+0x110>
 80079ec:	06d1      	lsls	r1, r2, #27
 80079ee:	bf44      	itt	mi
 80079f0:	2320      	movmi	r3, #32
 80079f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079f6:	0713      	lsls	r3, r2, #28
 80079f8:	bf44      	itt	mi
 80079fa:	232b      	movmi	r3, #43	@ 0x2b
 80079fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a00:	f89a 3000 	ldrb.w	r3, [sl]
 8007a04:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a06:	d015      	beq.n	8007a34 <_vfiprintf_r+0x120>
 8007a08:	9a07      	ldr	r2, [sp, #28]
 8007a0a:	4654      	mov	r4, sl
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	f04f 0c0a 	mov.w	ip, #10
 8007a12:	4621      	mov	r1, r4
 8007a14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a18:	3b30      	subs	r3, #48	@ 0x30
 8007a1a:	2b09      	cmp	r3, #9
 8007a1c:	d94b      	bls.n	8007ab6 <_vfiprintf_r+0x1a2>
 8007a1e:	b1b0      	cbz	r0, 8007a4e <_vfiprintf_r+0x13a>
 8007a20:	9207      	str	r2, [sp, #28]
 8007a22:	e014      	b.n	8007a4e <_vfiprintf_r+0x13a>
 8007a24:	eba0 0308 	sub.w	r3, r0, r8
 8007a28:	fa09 f303 	lsl.w	r3, r9, r3
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	9304      	str	r3, [sp, #16]
 8007a30:	46a2      	mov	sl, r4
 8007a32:	e7d2      	b.n	80079da <_vfiprintf_r+0xc6>
 8007a34:	9b03      	ldr	r3, [sp, #12]
 8007a36:	1d19      	adds	r1, r3, #4
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	9103      	str	r1, [sp, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	bfbb      	ittet	lt
 8007a40:	425b      	neglt	r3, r3
 8007a42:	f042 0202 	orrlt.w	r2, r2, #2
 8007a46:	9307      	strge	r3, [sp, #28]
 8007a48:	9307      	strlt	r3, [sp, #28]
 8007a4a:	bfb8      	it	lt
 8007a4c:	9204      	strlt	r2, [sp, #16]
 8007a4e:	7823      	ldrb	r3, [r4, #0]
 8007a50:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a52:	d10a      	bne.n	8007a6a <_vfiprintf_r+0x156>
 8007a54:	7863      	ldrb	r3, [r4, #1]
 8007a56:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a58:	d132      	bne.n	8007ac0 <_vfiprintf_r+0x1ac>
 8007a5a:	9b03      	ldr	r3, [sp, #12]
 8007a5c:	1d1a      	adds	r2, r3, #4
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	9203      	str	r2, [sp, #12]
 8007a62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a66:	3402      	adds	r4, #2
 8007a68:	9305      	str	r3, [sp, #20]
 8007a6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007b40 <_vfiprintf_r+0x22c>
 8007a6e:	7821      	ldrb	r1, [r4, #0]
 8007a70:	2203      	movs	r2, #3
 8007a72:	4650      	mov	r0, sl
 8007a74:	f7f8 fbb4 	bl	80001e0 <memchr>
 8007a78:	b138      	cbz	r0, 8007a8a <_vfiprintf_r+0x176>
 8007a7a:	9b04      	ldr	r3, [sp, #16]
 8007a7c:	eba0 000a 	sub.w	r0, r0, sl
 8007a80:	2240      	movs	r2, #64	@ 0x40
 8007a82:	4082      	lsls	r2, r0
 8007a84:	4313      	orrs	r3, r2
 8007a86:	3401      	adds	r4, #1
 8007a88:	9304      	str	r3, [sp, #16]
 8007a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a8e:	4829      	ldr	r0, [pc, #164]	@ (8007b34 <_vfiprintf_r+0x220>)
 8007a90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a94:	2206      	movs	r2, #6
 8007a96:	f7f8 fba3 	bl	80001e0 <memchr>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d03f      	beq.n	8007b1e <_vfiprintf_r+0x20a>
 8007a9e:	4b26      	ldr	r3, [pc, #152]	@ (8007b38 <_vfiprintf_r+0x224>)
 8007aa0:	bb1b      	cbnz	r3, 8007aea <_vfiprintf_r+0x1d6>
 8007aa2:	9b03      	ldr	r3, [sp, #12]
 8007aa4:	3307      	adds	r3, #7
 8007aa6:	f023 0307 	bic.w	r3, r3, #7
 8007aaa:	3308      	adds	r3, #8
 8007aac:	9303      	str	r3, [sp, #12]
 8007aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab0:	443b      	add	r3, r7
 8007ab2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ab4:	e76a      	b.n	800798c <_vfiprintf_r+0x78>
 8007ab6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aba:	460c      	mov	r4, r1
 8007abc:	2001      	movs	r0, #1
 8007abe:	e7a8      	b.n	8007a12 <_vfiprintf_r+0xfe>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	3401      	adds	r4, #1
 8007ac4:	9305      	str	r3, [sp, #20]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	f04f 0c0a 	mov.w	ip, #10
 8007acc:	4620      	mov	r0, r4
 8007ace:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ad2:	3a30      	subs	r2, #48	@ 0x30
 8007ad4:	2a09      	cmp	r2, #9
 8007ad6:	d903      	bls.n	8007ae0 <_vfiprintf_r+0x1cc>
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d0c6      	beq.n	8007a6a <_vfiprintf_r+0x156>
 8007adc:	9105      	str	r1, [sp, #20]
 8007ade:	e7c4      	b.n	8007a6a <_vfiprintf_r+0x156>
 8007ae0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ae4:	4604      	mov	r4, r0
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e7f0      	b.n	8007acc <_vfiprintf_r+0x1b8>
 8007aea:	ab03      	add	r3, sp, #12
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	462a      	mov	r2, r5
 8007af0:	4b12      	ldr	r3, [pc, #72]	@ (8007b3c <_vfiprintf_r+0x228>)
 8007af2:	a904      	add	r1, sp, #16
 8007af4:	4630      	mov	r0, r6
 8007af6:	f3af 8000 	nop.w
 8007afa:	4607      	mov	r7, r0
 8007afc:	1c78      	adds	r0, r7, #1
 8007afe:	d1d6      	bne.n	8007aae <_vfiprintf_r+0x19a>
 8007b00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b02:	07d9      	lsls	r1, r3, #31
 8007b04:	d405      	bmi.n	8007b12 <_vfiprintf_r+0x1fe>
 8007b06:	89ab      	ldrh	r3, [r5, #12]
 8007b08:	059a      	lsls	r2, r3, #22
 8007b0a:	d402      	bmi.n	8007b12 <_vfiprintf_r+0x1fe>
 8007b0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b0e:	f7ff fddd 	bl	80076cc <__retarget_lock_release_recursive>
 8007b12:	89ab      	ldrh	r3, [r5, #12]
 8007b14:	065b      	lsls	r3, r3, #25
 8007b16:	f53f af1f 	bmi.w	8007958 <_vfiprintf_r+0x44>
 8007b1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b1c:	e71e      	b.n	800795c <_vfiprintf_r+0x48>
 8007b1e:	ab03      	add	r3, sp, #12
 8007b20:	9300      	str	r3, [sp, #0]
 8007b22:	462a      	mov	r2, r5
 8007b24:	4b05      	ldr	r3, [pc, #20]	@ (8007b3c <_vfiprintf_r+0x228>)
 8007b26:	a904      	add	r1, sp, #16
 8007b28:	4630      	mov	r0, r6
 8007b2a:	f000 f879 	bl	8007c20 <_printf_i>
 8007b2e:	e7e4      	b.n	8007afa <_vfiprintf_r+0x1e6>
 8007b30:	080086d0 	.word	0x080086d0
 8007b34:	080086da 	.word	0x080086da
 8007b38:	00000000 	.word	0x00000000
 8007b3c:	080078ef 	.word	0x080078ef
 8007b40:	080086d6 	.word	0x080086d6

08007b44 <_printf_common>:
 8007b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b48:	4616      	mov	r6, r2
 8007b4a:	4698      	mov	r8, r3
 8007b4c:	688a      	ldr	r2, [r1, #8]
 8007b4e:	690b      	ldr	r3, [r1, #16]
 8007b50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b54:	4293      	cmp	r3, r2
 8007b56:	bfb8      	it	lt
 8007b58:	4613      	movlt	r3, r2
 8007b5a:	6033      	str	r3, [r6, #0]
 8007b5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b60:	4607      	mov	r7, r0
 8007b62:	460c      	mov	r4, r1
 8007b64:	b10a      	cbz	r2, 8007b6a <_printf_common+0x26>
 8007b66:	3301      	adds	r3, #1
 8007b68:	6033      	str	r3, [r6, #0]
 8007b6a:	6823      	ldr	r3, [r4, #0]
 8007b6c:	0699      	lsls	r1, r3, #26
 8007b6e:	bf42      	ittt	mi
 8007b70:	6833      	ldrmi	r3, [r6, #0]
 8007b72:	3302      	addmi	r3, #2
 8007b74:	6033      	strmi	r3, [r6, #0]
 8007b76:	6825      	ldr	r5, [r4, #0]
 8007b78:	f015 0506 	ands.w	r5, r5, #6
 8007b7c:	d106      	bne.n	8007b8c <_printf_common+0x48>
 8007b7e:	f104 0a19 	add.w	sl, r4, #25
 8007b82:	68e3      	ldr	r3, [r4, #12]
 8007b84:	6832      	ldr	r2, [r6, #0]
 8007b86:	1a9b      	subs	r3, r3, r2
 8007b88:	42ab      	cmp	r3, r5
 8007b8a:	dc26      	bgt.n	8007bda <_printf_common+0x96>
 8007b8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b90:	6822      	ldr	r2, [r4, #0]
 8007b92:	3b00      	subs	r3, #0
 8007b94:	bf18      	it	ne
 8007b96:	2301      	movne	r3, #1
 8007b98:	0692      	lsls	r2, r2, #26
 8007b9a:	d42b      	bmi.n	8007bf4 <_printf_common+0xb0>
 8007b9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ba0:	4641      	mov	r1, r8
 8007ba2:	4638      	mov	r0, r7
 8007ba4:	47c8      	blx	r9
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	d01e      	beq.n	8007be8 <_printf_common+0xa4>
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	6922      	ldr	r2, [r4, #16]
 8007bae:	f003 0306 	and.w	r3, r3, #6
 8007bb2:	2b04      	cmp	r3, #4
 8007bb4:	bf02      	ittt	eq
 8007bb6:	68e5      	ldreq	r5, [r4, #12]
 8007bb8:	6833      	ldreq	r3, [r6, #0]
 8007bba:	1aed      	subeq	r5, r5, r3
 8007bbc:	68a3      	ldr	r3, [r4, #8]
 8007bbe:	bf0c      	ite	eq
 8007bc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bc4:	2500      	movne	r5, #0
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	bfc4      	itt	gt
 8007bca:	1a9b      	subgt	r3, r3, r2
 8007bcc:	18ed      	addgt	r5, r5, r3
 8007bce:	2600      	movs	r6, #0
 8007bd0:	341a      	adds	r4, #26
 8007bd2:	42b5      	cmp	r5, r6
 8007bd4:	d11a      	bne.n	8007c0c <_printf_common+0xc8>
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	e008      	b.n	8007bec <_printf_common+0xa8>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	4652      	mov	r2, sl
 8007bde:	4641      	mov	r1, r8
 8007be0:	4638      	mov	r0, r7
 8007be2:	47c8      	blx	r9
 8007be4:	3001      	adds	r0, #1
 8007be6:	d103      	bne.n	8007bf0 <_printf_common+0xac>
 8007be8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf0:	3501      	adds	r5, #1
 8007bf2:	e7c6      	b.n	8007b82 <_printf_common+0x3e>
 8007bf4:	18e1      	adds	r1, r4, r3
 8007bf6:	1c5a      	adds	r2, r3, #1
 8007bf8:	2030      	movs	r0, #48	@ 0x30
 8007bfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007bfe:	4422      	add	r2, r4
 8007c00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c08:	3302      	adds	r3, #2
 8007c0a:	e7c7      	b.n	8007b9c <_printf_common+0x58>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	4622      	mov	r2, r4
 8007c10:	4641      	mov	r1, r8
 8007c12:	4638      	mov	r0, r7
 8007c14:	47c8      	blx	r9
 8007c16:	3001      	adds	r0, #1
 8007c18:	d0e6      	beq.n	8007be8 <_printf_common+0xa4>
 8007c1a:	3601      	adds	r6, #1
 8007c1c:	e7d9      	b.n	8007bd2 <_printf_common+0x8e>
	...

08007c20 <_printf_i>:
 8007c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c24:	7e0f      	ldrb	r7, [r1, #24]
 8007c26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c28:	2f78      	cmp	r7, #120	@ 0x78
 8007c2a:	4691      	mov	r9, r2
 8007c2c:	4680      	mov	r8, r0
 8007c2e:	460c      	mov	r4, r1
 8007c30:	469a      	mov	sl, r3
 8007c32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c36:	d807      	bhi.n	8007c48 <_printf_i+0x28>
 8007c38:	2f62      	cmp	r7, #98	@ 0x62
 8007c3a:	d80a      	bhi.n	8007c52 <_printf_i+0x32>
 8007c3c:	2f00      	cmp	r7, #0
 8007c3e:	f000 80d1 	beq.w	8007de4 <_printf_i+0x1c4>
 8007c42:	2f58      	cmp	r7, #88	@ 0x58
 8007c44:	f000 80b8 	beq.w	8007db8 <_printf_i+0x198>
 8007c48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c50:	e03a      	b.n	8007cc8 <_printf_i+0xa8>
 8007c52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c56:	2b15      	cmp	r3, #21
 8007c58:	d8f6      	bhi.n	8007c48 <_printf_i+0x28>
 8007c5a:	a101      	add	r1, pc, #4	@ (adr r1, 8007c60 <_printf_i+0x40>)
 8007c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c60:	08007cb9 	.word	0x08007cb9
 8007c64:	08007ccd 	.word	0x08007ccd
 8007c68:	08007c49 	.word	0x08007c49
 8007c6c:	08007c49 	.word	0x08007c49
 8007c70:	08007c49 	.word	0x08007c49
 8007c74:	08007c49 	.word	0x08007c49
 8007c78:	08007ccd 	.word	0x08007ccd
 8007c7c:	08007c49 	.word	0x08007c49
 8007c80:	08007c49 	.word	0x08007c49
 8007c84:	08007c49 	.word	0x08007c49
 8007c88:	08007c49 	.word	0x08007c49
 8007c8c:	08007dcb 	.word	0x08007dcb
 8007c90:	08007cf7 	.word	0x08007cf7
 8007c94:	08007d85 	.word	0x08007d85
 8007c98:	08007c49 	.word	0x08007c49
 8007c9c:	08007c49 	.word	0x08007c49
 8007ca0:	08007ded 	.word	0x08007ded
 8007ca4:	08007c49 	.word	0x08007c49
 8007ca8:	08007cf7 	.word	0x08007cf7
 8007cac:	08007c49 	.word	0x08007c49
 8007cb0:	08007c49 	.word	0x08007c49
 8007cb4:	08007d8d 	.word	0x08007d8d
 8007cb8:	6833      	ldr	r3, [r6, #0]
 8007cba:	1d1a      	adds	r2, r3, #4
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6032      	str	r2, [r6, #0]
 8007cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e09c      	b.n	8007e06 <_printf_i+0x1e6>
 8007ccc:	6833      	ldr	r3, [r6, #0]
 8007cce:	6820      	ldr	r0, [r4, #0]
 8007cd0:	1d19      	adds	r1, r3, #4
 8007cd2:	6031      	str	r1, [r6, #0]
 8007cd4:	0606      	lsls	r6, r0, #24
 8007cd6:	d501      	bpl.n	8007cdc <_printf_i+0xbc>
 8007cd8:	681d      	ldr	r5, [r3, #0]
 8007cda:	e003      	b.n	8007ce4 <_printf_i+0xc4>
 8007cdc:	0645      	lsls	r5, r0, #25
 8007cde:	d5fb      	bpl.n	8007cd8 <_printf_i+0xb8>
 8007ce0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ce4:	2d00      	cmp	r5, #0
 8007ce6:	da03      	bge.n	8007cf0 <_printf_i+0xd0>
 8007ce8:	232d      	movs	r3, #45	@ 0x2d
 8007cea:	426d      	negs	r5, r5
 8007cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf0:	4858      	ldr	r0, [pc, #352]	@ (8007e54 <_printf_i+0x234>)
 8007cf2:	230a      	movs	r3, #10
 8007cf4:	e011      	b.n	8007d1a <_printf_i+0xfa>
 8007cf6:	6821      	ldr	r1, [r4, #0]
 8007cf8:	6833      	ldr	r3, [r6, #0]
 8007cfa:	0608      	lsls	r0, r1, #24
 8007cfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d00:	d402      	bmi.n	8007d08 <_printf_i+0xe8>
 8007d02:	0649      	lsls	r1, r1, #25
 8007d04:	bf48      	it	mi
 8007d06:	b2ad      	uxthmi	r5, r5
 8007d08:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d0a:	4852      	ldr	r0, [pc, #328]	@ (8007e54 <_printf_i+0x234>)
 8007d0c:	6033      	str	r3, [r6, #0]
 8007d0e:	bf14      	ite	ne
 8007d10:	230a      	movne	r3, #10
 8007d12:	2308      	moveq	r3, #8
 8007d14:	2100      	movs	r1, #0
 8007d16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d1a:	6866      	ldr	r6, [r4, #4]
 8007d1c:	60a6      	str	r6, [r4, #8]
 8007d1e:	2e00      	cmp	r6, #0
 8007d20:	db05      	blt.n	8007d2e <_printf_i+0x10e>
 8007d22:	6821      	ldr	r1, [r4, #0]
 8007d24:	432e      	orrs	r6, r5
 8007d26:	f021 0104 	bic.w	r1, r1, #4
 8007d2a:	6021      	str	r1, [r4, #0]
 8007d2c:	d04b      	beq.n	8007dc6 <_printf_i+0x1a6>
 8007d2e:	4616      	mov	r6, r2
 8007d30:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d34:	fb03 5711 	mls	r7, r3, r1, r5
 8007d38:	5dc7      	ldrb	r7, [r0, r7]
 8007d3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d3e:	462f      	mov	r7, r5
 8007d40:	42bb      	cmp	r3, r7
 8007d42:	460d      	mov	r5, r1
 8007d44:	d9f4      	bls.n	8007d30 <_printf_i+0x110>
 8007d46:	2b08      	cmp	r3, #8
 8007d48:	d10b      	bne.n	8007d62 <_printf_i+0x142>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	07df      	lsls	r7, r3, #31
 8007d4e:	d508      	bpl.n	8007d62 <_printf_i+0x142>
 8007d50:	6923      	ldr	r3, [r4, #16]
 8007d52:	6861      	ldr	r1, [r4, #4]
 8007d54:	4299      	cmp	r1, r3
 8007d56:	bfde      	ittt	le
 8007d58:	2330      	movle	r3, #48	@ 0x30
 8007d5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d62:	1b92      	subs	r2, r2, r6
 8007d64:	6122      	str	r2, [r4, #16]
 8007d66:	f8cd a000 	str.w	sl, [sp]
 8007d6a:	464b      	mov	r3, r9
 8007d6c:	aa03      	add	r2, sp, #12
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4640      	mov	r0, r8
 8007d72:	f7ff fee7 	bl	8007b44 <_printf_common>
 8007d76:	3001      	adds	r0, #1
 8007d78:	d14a      	bne.n	8007e10 <_printf_i+0x1f0>
 8007d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7e:	b004      	add	sp, #16
 8007d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	f043 0320 	orr.w	r3, r3, #32
 8007d8a:	6023      	str	r3, [r4, #0]
 8007d8c:	4832      	ldr	r0, [pc, #200]	@ (8007e58 <_printf_i+0x238>)
 8007d8e:	2778      	movs	r7, #120	@ 0x78
 8007d90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	6831      	ldr	r1, [r6, #0]
 8007d98:	061f      	lsls	r7, r3, #24
 8007d9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d9e:	d402      	bmi.n	8007da6 <_printf_i+0x186>
 8007da0:	065f      	lsls	r7, r3, #25
 8007da2:	bf48      	it	mi
 8007da4:	b2ad      	uxthmi	r5, r5
 8007da6:	6031      	str	r1, [r6, #0]
 8007da8:	07d9      	lsls	r1, r3, #31
 8007daa:	bf44      	itt	mi
 8007dac:	f043 0320 	orrmi.w	r3, r3, #32
 8007db0:	6023      	strmi	r3, [r4, #0]
 8007db2:	b11d      	cbz	r5, 8007dbc <_printf_i+0x19c>
 8007db4:	2310      	movs	r3, #16
 8007db6:	e7ad      	b.n	8007d14 <_printf_i+0xf4>
 8007db8:	4826      	ldr	r0, [pc, #152]	@ (8007e54 <_printf_i+0x234>)
 8007dba:	e7e9      	b.n	8007d90 <_printf_i+0x170>
 8007dbc:	6823      	ldr	r3, [r4, #0]
 8007dbe:	f023 0320 	bic.w	r3, r3, #32
 8007dc2:	6023      	str	r3, [r4, #0]
 8007dc4:	e7f6      	b.n	8007db4 <_printf_i+0x194>
 8007dc6:	4616      	mov	r6, r2
 8007dc8:	e7bd      	b.n	8007d46 <_printf_i+0x126>
 8007dca:	6833      	ldr	r3, [r6, #0]
 8007dcc:	6825      	ldr	r5, [r4, #0]
 8007dce:	6961      	ldr	r1, [r4, #20]
 8007dd0:	1d18      	adds	r0, r3, #4
 8007dd2:	6030      	str	r0, [r6, #0]
 8007dd4:	062e      	lsls	r6, r5, #24
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	d501      	bpl.n	8007dde <_printf_i+0x1be>
 8007dda:	6019      	str	r1, [r3, #0]
 8007ddc:	e002      	b.n	8007de4 <_printf_i+0x1c4>
 8007dde:	0668      	lsls	r0, r5, #25
 8007de0:	d5fb      	bpl.n	8007dda <_printf_i+0x1ba>
 8007de2:	8019      	strh	r1, [r3, #0]
 8007de4:	2300      	movs	r3, #0
 8007de6:	6123      	str	r3, [r4, #16]
 8007de8:	4616      	mov	r6, r2
 8007dea:	e7bc      	b.n	8007d66 <_printf_i+0x146>
 8007dec:	6833      	ldr	r3, [r6, #0]
 8007dee:	1d1a      	adds	r2, r3, #4
 8007df0:	6032      	str	r2, [r6, #0]
 8007df2:	681e      	ldr	r6, [r3, #0]
 8007df4:	6862      	ldr	r2, [r4, #4]
 8007df6:	2100      	movs	r1, #0
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f7f8 f9f1 	bl	80001e0 <memchr>
 8007dfe:	b108      	cbz	r0, 8007e04 <_printf_i+0x1e4>
 8007e00:	1b80      	subs	r0, r0, r6
 8007e02:	6060      	str	r0, [r4, #4]
 8007e04:	6863      	ldr	r3, [r4, #4]
 8007e06:	6123      	str	r3, [r4, #16]
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e0e:	e7aa      	b.n	8007d66 <_printf_i+0x146>
 8007e10:	6923      	ldr	r3, [r4, #16]
 8007e12:	4632      	mov	r2, r6
 8007e14:	4649      	mov	r1, r9
 8007e16:	4640      	mov	r0, r8
 8007e18:	47d0      	blx	sl
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	d0ad      	beq.n	8007d7a <_printf_i+0x15a>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	079b      	lsls	r3, r3, #30
 8007e22:	d413      	bmi.n	8007e4c <_printf_i+0x22c>
 8007e24:	68e0      	ldr	r0, [r4, #12]
 8007e26:	9b03      	ldr	r3, [sp, #12]
 8007e28:	4298      	cmp	r0, r3
 8007e2a:	bfb8      	it	lt
 8007e2c:	4618      	movlt	r0, r3
 8007e2e:	e7a6      	b.n	8007d7e <_printf_i+0x15e>
 8007e30:	2301      	movs	r3, #1
 8007e32:	4632      	mov	r2, r6
 8007e34:	4649      	mov	r1, r9
 8007e36:	4640      	mov	r0, r8
 8007e38:	47d0      	blx	sl
 8007e3a:	3001      	adds	r0, #1
 8007e3c:	d09d      	beq.n	8007d7a <_printf_i+0x15a>
 8007e3e:	3501      	adds	r5, #1
 8007e40:	68e3      	ldr	r3, [r4, #12]
 8007e42:	9903      	ldr	r1, [sp, #12]
 8007e44:	1a5b      	subs	r3, r3, r1
 8007e46:	42ab      	cmp	r3, r5
 8007e48:	dcf2      	bgt.n	8007e30 <_printf_i+0x210>
 8007e4a:	e7eb      	b.n	8007e24 <_printf_i+0x204>
 8007e4c:	2500      	movs	r5, #0
 8007e4e:	f104 0619 	add.w	r6, r4, #25
 8007e52:	e7f5      	b.n	8007e40 <_printf_i+0x220>
 8007e54:	080086e1 	.word	0x080086e1
 8007e58:	080086f2 	.word	0x080086f2

08007e5c <__sflush_r>:
 8007e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e64:	0716      	lsls	r6, r2, #28
 8007e66:	4605      	mov	r5, r0
 8007e68:	460c      	mov	r4, r1
 8007e6a:	d454      	bmi.n	8007f16 <__sflush_r+0xba>
 8007e6c:	684b      	ldr	r3, [r1, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	dc02      	bgt.n	8007e78 <__sflush_r+0x1c>
 8007e72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	dd48      	ble.n	8007f0a <__sflush_r+0xae>
 8007e78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e7a:	2e00      	cmp	r6, #0
 8007e7c:	d045      	beq.n	8007f0a <__sflush_r+0xae>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e84:	682f      	ldr	r7, [r5, #0]
 8007e86:	6a21      	ldr	r1, [r4, #32]
 8007e88:	602b      	str	r3, [r5, #0]
 8007e8a:	d030      	beq.n	8007eee <__sflush_r+0x92>
 8007e8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	0759      	lsls	r1, r3, #29
 8007e92:	d505      	bpl.n	8007ea0 <__sflush_r+0x44>
 8007e94:	6863      	ldr	r3, [r4, #4]
 8007e96:	1ad2      	subs	r2, r2, r3
 8007e98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e9a:	b10b      	cbz	r3, 8007ea0 <__sflush_r+0x44>
 8007e9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e9e:	1ad2      	subs	r2, r2, r3
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ea4:	6a21      	ldr	r1, [r4, #32]
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	47b0      	blx	r6
 8007eaa:	1c43      	adds	r3, r0, #1
 8007eac:	89a3      	ldrh	r3, [r4, #12]
 8007eae:	d106      	bne.n	8007ebe <__sflush_r+0x62>
 8007eb0:	6829      	ldr	r1, [r5, #0]
 8007eb2:	291d      	cmp	r1, #29
 8007eb4:	d82b      	bhi.n	8007f0e <__sflush_r+0xb2>
 8007eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8007f60 <__sflush_r+0x104>)
 8007eb8:	40ca      	lsrs	r2, r1
 8007eba:	07d6      	lsls	r6, r2, #31
 8007ebc:	d527      	bpl.n	8007f0e <__sflush_r+0xb2>
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	6062      	str	r2, [r4, #4]
 8007ec2:	04d9      	lsls	r1, r3, #19
 8007ec4:	6922      	ldr	r2, [r4, #16]
 8007ec6:	6022      	str	r2, [r4, #0]
 8007ec8:	d504      	bpl.n	8007ed4 <__sflush_r+0x78>
 8007eca:	1c42      	adds	r2, r0, #1
 8007ecc:	d101      	bne.n	8007ed2 <__sflush_r+0x76>
 8007ece:	682b      	ldr	r3, [r5, #0]
 8007ed0:	b903      	cbnz	r3, 8007ed4 <__sflush_r+0x78>
 8007ed2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ed6:	602f      	str	r7, [r5, #0]
 8007ed8:	b1b9      	cbz	r1, 8007f0a <__sflush_r+0xae>
 8007eda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ede:	4299      	cmp	r1, r3
 8007ee0:	d002      	beq.n	8007ee8 <__sflush_r+0x8c>
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f7ff fbf4 	bl	80076d0 <_free_r>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	6363      	str	r3, [r4, #52]	@ 0x34
 8007eec:	e00d      	b.n	8007f0a <__sflush_r+0xae>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	47b0      	blx	r6
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	1c50      	adds	r0, r2, #1
 8007ef8:	d1c9      	bne.n	8007e8e <__sflush_r+0x32>
 8007efa:	682b      	ldr	r3, [r5, #0]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d0c6      	beq.n	8007e8e <__sflush_r+0x32>
 8007f00:	2b1d      	cmp	r3, #29
 8007f02:	d001      	beq.n	8007f08 <__sflush_r+0xac>
 8007f04:	2b16      	cmp	r3, #22
 8007f06:	d11e      	bne.n	8007f46 <__sflush_r+0xea>
 8007f08:	602f      	str	r7, [r5, #0]
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	e022      	b.n	8007f54 <__sflush_r+0xf8>
 8007f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f12:	b21b      	sxth	r3, r3
 8007f14:	e01b      	b.n	8007f4e <__sflush_r+0xf2>
 8007f16:	690f      	ldr	r7, [r1, #16]
 8007f18:	2f00      	cmp	r7, #0
 8007f1a:	d0f6      	beq.n	8007f0a <__sflush_r+0xae>
 8007f1c:	0793      	lsls	r3, r2, #30
 8007f1e:	680e      	ldr	r6, [r1, #0]
 8007f20:	bf08      	it	eq
 8007f22:	694b      	ldreq	r3, [r1, #20]
 8007f24:	600f      	str	r7, [r1, #0]
 8007f26:	bf18      	it	ne
 8007f28:	2300      	movne	r3, #0
 8007f2a:	eba6 0807 	sub.w	r8, r6, r7
 8007f2e:	608b      	str	r3, [r1, #8]
 8007f30:	f1b8 0f00 	cmp.w	r8, #0
 8007f34:	dde9      	ble.n	8007f0a <__sflush_r+0xae>
 8007f36:	6a21      	ldr	r1, [r4, #32]
 8007f38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f3a:	4643      	mov	r3, r8
 8007f3c:	463a      	mov	r2, r7
 8007f3e:	4628      	mov	r0, r5
 8007f40:	47b0      	blx	r6
 8007f42:	2800      	cmp	r0, #0
 8007f44:	dc08      	bgt.n	8007f58 <__sflush_r+0xfc>
 8007f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f4e:	81a3      	strh	r3, [r4, #12]
 8007f50:	f04f 30ff 	mov.w	r0, #4294967295
 8007f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f58:	4407      	add	r7, r0
 8007f5a:	eba8 0800 	sub.w	r8, r8, r0
 8007f5e:	e7e7      	b.n	8007f30 <__sflush_r+0xd4>
 8007f60:	20400001 	.word	0x20400001

08007f64 <_fflush_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	690b      	ldr	r3, [r1, #16]
 8007f68:	4605      	mov	r5, r0
 8007f6a:	460c      	mov	r4, r1
 8007f6c:	b913      	cbnz	r3, 8007f74 <_fflush_r+0x10>
 8007f6e:	2500      	movs	r5, #0
 8007f70:	4628      	mov	r0, r5
 8007f72:	bd38      	pop	{r3, r4, r5, pc}
 8007f74:	b118      	cbz	r0, 8007f7e <_fflush_r+0x1a>
 8007f76:	6a03      	ldr	r3, [r0, #32]
 8007f78:	b90b      	cbnz	r3, 8007f7e <_fflush_r+0x1a>
 8007f7a:	f7ff f9af 	bl	80072dc <__sinit>
 8007f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0f3      	beq.n	8007f6e <_fflush_r+0xa>
 8007f86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f88:	07d0      	lsls	r0, r2, #31
 8007f8a:	d404      	bmi.n	8007f96 <_fflush_r+0x32>
 8007f8c:	0599      	lsls	r1, r3, #22
 8007f8e:	d402      	bmi.n	8007f96 <_fflush_r+0x32>
 8007f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f92:	f7ff fb9a 	bl	80076ca <__retarget_lock_acquire_recursive>
 8007f96:	4628      	mov	r0, r5
 8007f98:	4621      	mov	r1, r4
 8007f9a:	f7ff ff5f 	bl	8007e5c <__sflush_r>
 8007f9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fa0:	07da      	lsls	r2, r3, #31
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	d4e4      	bmi.n	8007f70 <_fflush_r+0xc>
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	059b      	lsls	r3, r3, #22
 8007faa:	d4e1      	bmi.n	8007f70 <_fflush_r+0xc>
 8007fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fae:	f7ff fb8d 	bl	80076cc <__retarget_lock_release_recursive>
 8007fb2:	e7dd      	b.n	8007f70 <_fflush_r+0xc>

08007fb4 <__swhatbuf_r>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fbc:	2900      	cmp	r1, #0
 8007fbe:	b096      	sub	sp, #88	@ 0x58
 8007fc0:	4615      	mov	r5, r2
 8007fc2:	461e      	mov	r6, r3
 8007fc4:	da0d      	bge.n	8007fe2 <__swhatbuf_r+0x2e>
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	bf14      	ite	ne
 8007fd2:	2340      	movne	r3, #64	@ 0x40
 8007fd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fd8:	2000      	movs	r0, #0
 8007fda:	6031      	str	r1, [r6, #0]
 8007fdc:	602b      	str	r3, [r5, #0]
 8007fde:	b016      	add	sp, #88	@ 0x58
 8007fe0:	bd70      	pop	{r4, r5, r6, pc}
 8007fe2:	466a      	mov	r2, sp
 8007fe4:	f000 f848 	bl	8008078 <_fstat_r>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	dbec      	blt.n	8007fc6 <__swhatbuf_r+0x12>
 8007fec:	9901      	ldr	r1, [sp, #4]
 8007fee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ff2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ff6:	4259      	negs	r1, r3
 8007ff8:	4159      	adcs	r1, r3
 8007ffa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ffe:	e7eb      	b.n	8007fd8 <__swhatbuf_r+0x24>

08008000 <__smakebuf_r>:
 8008000:	898b      	ldrh	r3, [r1, #12]
 8008002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008004:	079d      	lsls	r5, r3, #30
 8008006:	4606      	mov	r6, r0
 8008008:	460c      	mov	r4, r1
 800800a:	d507      	bpl.n	800801c <__smakebuf_r+0x1c>
 800800c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	6123      	str	r3, [r4, #16]
 8008014:	2301      	movs	r3, #1
 8008016:	6163      	str	r3, [r4, #20]
 8008018:	b003      	add	sp, #12
 800801a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800801c:	ab01      	add	r3, sp, #4
 800801e:	466a      	mov	r2, sp
 8008020:	f7ff ffc8 	bl	8007fb4 <__swhatbuf_r>
 8008024:	9f00      	ldr	r7, [sp, #0]
 8008026:	4605      	mov	r5, r0
 8008028:	4639      	mov	r1, r7
 800802a:	4630      	mov	r0, r6
 800802c:	f7ff fbbc 	bl	80077a8 <_malloc_r>
 8008030:	b948      	cbnz	r0, 8008046 <__smakebuf_r+0x46>
 8008032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008036:	059a      	lsls	r2, r3, #22
 8008038:	d4ee      	bmi.n	8008018 <__smakebuf_r+0x18>
 800803a:	f023 0303 	bic.w	r3, r3, #3
 800803e:	f043 0302 	orr.w	r3, r3, #2
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	e7e2      	b.n	800800c <__smakebuf_r+0xc>
 8008046:	89a3      	ldrh	r3, [r4, #12]
 8008048:	6020      	str	r0, [r4, #0]
 800804a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	9b01      	ldr	r3, [sp, #4]
 8008052:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008056:	b15b      	cbz	r3, 8008070 <__smakebuf_r+0x70>
 8008058:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800805c:	4630      	mov	r0, r6
 800805e:	f000 f81d 	bl	800809c <_isatty_r>
 8008062:	b128      	cbz	r0, 8008070 <__smakebuf_r+0x70>
 8008064:	89a3      	ldrh	r3, [r4, #12]
 8008066:	f023 0303 	bic.w	r3, r3, #3
 800806a:	f043 0301 	orr.w	r3, r3, #1
 800806e:	81a3      	strh	r3, [r4, #12]
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	431d      	orrs	r5, r3
 8008074:	81a5      	strh	r5, [r4, #12]
 8008076:	e7cf      	b.n	8008018 <__smakebuf_r+0x18>

08008078 <_fstat_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4d07      	ldr	r5, [pc, #28]	@ (8008098 <_fstat_r+0x20>)
 800807c:	2300      	movs	r3, #0
 800807e:	4604      	mov	r4, r0
 8008080:	4608      	mov	r0, r1
 8008082:	4611      	mov	r1, r2
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	f7f8 ffd4 	bl	8001032 <_fstat>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	d102      	bne.n	8008094 <_fstat_r+0x1c>
 800808e:	682b      	ldr	r3, [r5, #0]
 8008090:	b103      	cbz	r3, 8008094 <_fstat_r+0x1c>
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	bd38      	pop	{r3, r4, r5, pc}
 8008096:	bf00      	nop
 8008098:	2000094c 	.word	0x2000094c

0800809c <_isatty_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d06      	ldr	r5, [pc, #24]	@ (80080b8 <_isatty_r+0x1c>)
 80080a0:	2300      	movs	r3, #0
 80080a2:	4604      	mov	r4, r0
 80080a4:	4608      	mov	r0, r1
 80080a6:	602b      	str	r3, [r5, #0]
 80080a8:	f7f8 ffd3 	bl	8001052 <_isatty>
 80080ac:	1c43      	adds	r3, r0, #1
 80080ae:	d102      	bne.n	80080b6 <_isatty_r+0x1a>
 80080b0:	682b      	ldr	r3, [r5, #0]
 80080b2:	b103      	cbz	r3, 80080b6 <_isatty_r+0x1a>
 80080b4:	6023      	str	r3, [r4, #0]
 80080b6:	bd38      	pop	{r3, r4, r5, pc}
 80080b8:	2000094c 	.word	0x2000094c

080080bc <_sbrk_r>:
 80080bc:	b538      	push	{r3, r4, r5, lr}
 80080be:	4d06      	ldr	r5, [pc, #24]	@ (80080d8 <_sbrk_r+0x1c>)
 80080c0:	2300      	movs	r3, #0
 80080c2:	4604      	mov	r4, r0
 80080c4:	4608      	mov	r0, r1
 80080c6:	602b      	str	r3, [r5, #0]
 80080c8:	f7f8 ffdc 	bl	8001084 <_sbrk>
 80080cc:	1c43      	adds	r3, r0, #1
 80080ce:	d102      	bne.n	80080d6 <_sbrk_r+0x1a>
 80080d0:	682b      	ldr	r3, [r5, #0]
 80080d2:	b103      	cbz	r3, 80080d6 <_sbrk_r+0x1a>
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	bd38      	pop	{r3, r4, r5, pc}
 80080d8:	2000094c 	.word	0x2000094c

080080dc <_init>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	bf00      	nop
 80080e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080e2:	bc08      	pop	{r3}
 80080e4:	469e      	mov	lr, r3
 80080e6:	4770      	bx	lr

080080e8 <_fini>:
 80080e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ea:	bf00      	nop
 80080ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ee:	bc08      	pop	{r3}
 80080f0:	469e      	mov	lr, r3
 80080f2:	4770      	bx	lr
