/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [22:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  reg [20:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[95] ? in_data[35] : in_data[11];
  assign celloutsig_0_56z = celloutsig_0_37z ? _00_ : celloutsig_0_26z[5];
  assign celloutsig_1_18z = celloutsig_1_10z[12] ? celloutsig_1_14z[2] : in_data[138];
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_30z = celloutsig_0_6z ? celloutsig_0_23z[8] : celloutsig_0_4z[1];
  assign celloutsig_0_48z = ~(celloutsig_0_3z & celloutsig_0_43z);
  assign celloutsig_1_0z = ~(in_data[144] & in_data[189]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[5] & celloutsig_0_0z);
  assign celloutsig_1_12z = ~(in_data[136] & celloutsig_1_5z[4]);
  assign celloutsig_0_35z = ~celloutsig_0_15z;
  assign celloutsig_0_21z = ~celloutsig_0_13z[7];
  assign celloutsig_0_24z = ~celloutsig_0_14z;
  assign celloutsig_0_29z = ~celloutsig_0_10z;
  assign celloutsig_0_41z = ~((celloutsig_0_6z | celloutsig_0_39z) & celloutsig_0_24z);
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_10z[11]) & celloutsig_1_2z);
  assign celloutsig_0_68z = celloutsig_0_19z[1] | ~(celloutsig_0_60z[6]);
  assign celloutsig_0_6z = celloutsig_0_5z[4] | ~(in_data[95]);
  assign celloutsig_1_2z = in_data[118] | ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[118] | ~(celloutsig_1_1z);
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_1z;
  assign celloutsig_1_19z = celloutsig_1_11z ^ celloutsig_1_14z[1];
  assign celloutsig_0_42z = ~(celloutsig_0_18z ^ celloutsig_0_7z);
  assign celloutsig_1_10z = { celloutsig_1_4z[8:6], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z } + { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_4z[6:3], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_19z } + { in_data[88:69], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z };
  reg [3:0] _26_;
  always_ff @(negedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_45z[5], celloutsig_0_42z, celloutsig_0_12z, celloutsig_0_8z };
  assign { _00_, _01_[2:0] } = _26_;
  assign celloutsig_0_55z = { celloutsig_0_28z, celloutsig_0_44z, celloutsig_0_25z, celloutsig_0_52z } & { celloutsig_0_27z, celloutsig_0_52z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_67z = celloutsig_0_55z[6:3] & celloutsig_0_16z[3:0];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } >= { celloutsig_1_5z[2:1], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_5z[9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z } >= celloutsig_0_4z[6:3];
  assign celloutsig_0_15z = { celloutsig_0_13z[3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z[9:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z } >= { celloutsig_0_5z[14:10], celloutsig_0_3z, celloutsig_0_13z[9:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_13z[9:1], celloutsig_0_3z } >= { celloutsig_0_13z[9:2], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_37z = celloutsig_0_32z[2:0] <= { in_data[35], celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_1_11z = { celloutsig_1_4z[3:2], celloutsig_1_9z, celloutsig_1_1z } <= { in_data[136:134], celloutsig_1_0z };
  assign celloutsig_0_28z = celloutsig_0_16z[7:0] <= { celloutsig_0_26z[4:2], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } && in_data[116:113];
  assign celloutsig_0_43z = ! { celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_52z = ! celloutsig_0_45z[5:2];
  assign celloutsig_0_1z = ! in_data[27:21];
  assign celloutsig_1_1z = { in_data[189:185], celloutsig_1_0z, celloutsig_1_0z } < in_data[159:153];
  assign celloutsig_0_44z = { celloutsig_0_24z, celloutsig_0_22z } % { 1'h1, celloutsig_0_4z[5:3] };
  assign celloutsig_0_26z = { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_19z } % { 1'h1, celloutsig_0_16z[6:3], celloutsig_0_25z };
  assign celloutsig_1_4z = celloutsig_1_3z ? { in_data[140:136], celloutsig_1_1z, 2'h3, celloutsig_1_2z } : { in_data[138], 1'h0, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, 1'h0, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_13z[9:1] = celloutsig_0_4z[4] ? { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z } : { celloutsig_0_5z[17:10], celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_8z ? { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_14z } : { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_19z = in_data[10] ? { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z } : { celloutsig_0_17z[2:1], celloutsig_0_8z };
  assign celloutsig_0_16z = ~ { in_data[93:87], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_36z = & { celloutsig_0_26z[1:0], celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_1_8z = & { celloutsig_1_5z, celloutsig_1_4z[7:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_40z = celloutsig_0_23z[3] & celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_4z[3] & celloutsig_0_6z;
  assign celloutsig_0_10z = ~^ { in_data[45:41], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_4z[5:1], celloutsig_0_6z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_60z = { celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_35z, _00_, _01_[2:0] } << { celloutsig_0_56z, celloutsig_0_36z, celloutsig_0_54z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_29z };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_15z } << { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z } ^ { celloutsig_0_23z[7:3], celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_45z = in_data[41:32] ^ { celloutsig_0_13z[9:1], celloutsig_0_39z };
  assign celloutsig_0_39z = ~((celloutsig_0_27z & celloutsig_0_9z) | celloutsig_0_28z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z & celloutsig_0_10z) | celloutsig_0_7z);
  assign celloutsig_0_27z = ~((celloutsig_0_19z[0] & celloutsig_0_9z) | celloutsig_0_26z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[29:23];
  always_latch
    if (clkin_data[96]) celloutsig_0_5z = 21'h000000;
    else if (celloutsig_1_19z) celloutsig_0_5z = in_data[41:21];
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_5z = in_data[101:97];
  assign celloutsig_0_54z = ~((celloutsig_0_48z & celloutsig_0_16z[1]) | (celloutsig_0_28z & celloutsig_0_16z[2]));
  assign celloutsig_1_6z[21:1] = in_data[157:137] ^ { in_data[163:144], celloutsig_1_3z };
  assign celloutsig_1_14z[2:1] = { celloutsig_1_13z, celloutsig_1_12z } ^ celloutsig_1_6z[21:20];
  assign _01_[3] = _00_;
  assign celloutsig_0_13z[0] = celloutsig_0_3z;
  assign celloutsig_1_14z[0] = 1'h0;
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
