// Seed: 1926575068
module module_0;
  logic id_1, id_2 = $clog2(15);
  ;
  assign id_1 = id_1;
  logic [7:0] id_3, id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4[1 : ~1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire _id_10;
  input wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign #1 id_7 = id_1[id_10];
endmodule
