<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LabProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BuzzerTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BuzzerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BuzzerTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockDivider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockDivider.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ClockDivider.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ClockTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CounterTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LabProject.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LabProject.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LabProject.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LabProject.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LabProject.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LabProject.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LabProject.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LabProject.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LabProject.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LabProject_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LabProject_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LabProject_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LabProject_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LabProject_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoryTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MorseDecoderTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557825116" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557825116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557923333" xil_pn:in_ck="-4009810156999602348" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1557923333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BuzzerInterface.vhd"/>
      <outfile xil_pn:name="BuzzerTest.vhd"/>
      <outfile xil_pn:name="ClockDivider.vhd"/>
      <outfile xil_pn:name="ClockTest.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="CounterTest.vhd"/>
      <outfile xil_pn:name="LabProject.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="MemoryTest.vhd"/>
      <outfile xil_pn:name="MorseDecoder.vhd"/>
      <outfile xil_pn:name="MorseDecoderTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1557922605" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4902312792040533448" xil_pn:start_ts="1557922605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557922605" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3632379149160530688" xil_pn:start_ts="1557922605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825116" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1472818772040284336" xil_pn:start_ts="1557825116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557923333" xil_pn:in_ck="-4009810156999602348" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1557923333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BuzzerInterface.vhd"/>
      <outfile xil_pn:name="BuzzerTest.vhd"/>
      <outfile xil_pn:name="ClockDivider.vhd"/>
      <outfile xil_pn:name="ClockTest.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="CounterTest.vhd"/>
      <outfile xil_pn:name="LabProject.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="MemoryTest.vhd"/>
      <outfile xil_pn:name="MorseDecoder.vhd"/>
      <outfile xil_pn:name="MorseDecoderTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1557923337" xil_pn:in_ck="-4009810156999602348" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6018240143488139086" xil_pn:start_ts="1557923333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BuzzerTest_beh.prj"/>
      <outfile xil_pn:name="BuzzerTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1557923337" xil_pn:in_ck="9035915199570646158" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8784057193710892699" xil_pn:start_ts="1557923337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BuzzerTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7099332542796284785" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1472818772040284336" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2521590684972614729" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303118697548" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825540" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2214918544366436122" xil_pn:start_ts="1557825540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825691" xil_pn:in_ck="4790857446505495425" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3247378748047761239" xil_pn:start_ts="1557825684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="LabProject.lso"/>
      <outfile xil_pn:name="LabProject.ngc"/>
      <outfile xil_pn:name="LabProject.ngr"/>
      <outfile xil_pn:name="LabProject.prj"/>
      <outfile xil_pn:name="LabProject.stx"/>
      <outfile xil_pn:name="LabProject.syr"/>
      <outfile xil_pn:name="LabProject.xst"/>
      <outfile xil_pn:name="LabProject_vhdl.prj"/>
      <outfile xil_pn:name="LabProject_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557825549" xil_pn:in_ck="3549522632934" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="445354075282343006" xil_pn:start_ts="1557825549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557825697" xil_pn:in_ck="6499205283656855346" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9083407368049868487" xil_pn:start_ts="1557825691">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LabProject.bld"/>
      <outfile xil_pn:name="LabProject_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
