

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun May 07 01:30:46 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=2,class=CODE,delta=1
    13                           	psect	text6,global,reloc=2,class=CODE,delta=1
    14                           	psect	text7,global,reloc=4,class=CODE,delta=1
    15                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20  0000                     
    21                           ; Generated 17/06/2022 GMT
    22                           ; 
    23                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     _OSCFRQbits	set	177
    56  0000                     _OSCCON1bits	set	173
    57  0000                     _TMR0	set	792
    58  0000                     _TMR0L	set	792
    59  0000                     _TMR0H	set	793
    60  0000                     _T0CON1bits	set	795
    61  0000                     _T0CON0bits	set	794
    62  0000                     _T0CON1	set	795
    63  0000                     _T0CON0	set	794
    64  0000                     _TRISF	set	1227
    65  0000                     _INTCON0	set	1238
    66  0000                     _LATF	set	1219
    67  0000                     _PIR3	set	1201
    68  0000                     _PIE3	set	1185
    69                           
    70                           ; #config settings
    71                           
    72                           	psect	cinit
    73  000266                     __pcinit:
    74                           	callstack 0
    75  000266                     start_initialization:
    76                           	callstack 0
    77  000266                     __initialization:
    78                           	callstack 0
    79                           
    80                           ;
    81                           ; Setup IVTBASE
    82                           ;
    83  000266  0104               	movlb	4
    84  000268  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    85  00026A  6F5D               	movwf	93,b
    86  00026C  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    87  00026E  6F5E               	movwf	94,b
    88  000270  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    89  000272  6F5F               	movwf	95,b
    90  000274                     end_of_initialization:
    91                           	callstack 0
    92  000274                     __end_of__initialization:
    93                           	callstack 0
    94  000274  0100               	movlb	0
    95  000276  EF1B  F001         	goto	_main	;jump to C main() function
    96                           
    97                           	psect	cstackCOMRAM
    98  000501                     __pcstackCOMRAM:
    99                           	callstack 0
   100  000501                     FM_Timer0_Init@timer_configs:
   101                           	callstack 0
   102  000501                     FM_Hfintosc_Init@clock_params:
   103                           	callstack 0
   104                           
   105                           ; 2 bytes @ 0x0
   106  000501                     	ds	2
   107  000503                     ??_FM_Hfintosc_Init:
   108  000503                     ??_FM_Timer0_Init:
   109                           
   110                           ; 1 bytes @ 0x2
   111  000503                     	ds	1
   112  000504                     Init_Internal_Oscillator@my_clock:
   113                           	callstack 0
   114                           
   115                           ; 2 bytes @ 0x3
   116  000504                     	ds	1
   117  000505                     Init_Timer_0@my_timer0:
   118                           	callstack 0
   119                           
   120                           ; 6 bytes @ 0x4
   121  000505                     	ds	6
   122  00050B                     
   123                           ; 1 bytes @ 0xA
   124 ;;
   125 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   126 ;;
   127 ;; *************** function _main *****************
   128 ;; Defined at:
   129 ;;		line 56 in file "main.c"
   130 ;; Parameters:    Size  Location     Type
   131 ;;		None
   132 ;; Auto vars:     Size  Location     Type
   133 ;;		None
   134 ;; Return value:  Size  Location     Type
   135 ;;                  2   56[None  ] int 
   136 ;; Registers used:
   137 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   138 ;; Tracked objects:
   139 ;;		On entry : 0/0
   140 ;;		On exit  : 0/0
   141 ;;		Unchanged: 0/0
   142 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   143 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   144 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   145 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   146 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   147 ;;Total ram usage:        0 bytes
   148 ;; Hardware stack levels required when called: 3
   149 ;; This function calls:
   150 ;;		_Init_Gpio_System
   151 ;;		_Init_Internal_Oscillator
   152 ;;		_Init_Timer_0
   153 ;;		_Init_Timer_Interrupts
   154 ;; This function is called by:
   155 ;;		Startup code after reset
   156 ;; This function uses a non-reentrant model
   157 ;;
   158                           
   159                           	psect	text0
   160  000236                     __ptext0:
   161                           	callstack 0
   162  000236                     _main:
   163                           	callstack 124
   164  000236                     
   165                           ;main.c: 59:     Init_Internal_Oscillator();
   166  000236  EC28  F001         	call	_Init_Internal_Oscillator	;wreg free
   167  00023A                     
   168                           ;main.c: 61:     Init_Timer_Interrupts();
   169  00023A  EC3D  F001         	call	_Init_Timer_Interrupts	;wreg free
   170  00023E                     
   171                           ;main.c: 63:     Init_Timer_0();
   172  00023E  EC05  F001         	call	_Init_Timer_0	;wreg free
   173  000242                     
   174                           ;main.c: 65:     Init_Gpio_System();
   175  000242  EC43  F001         	call	_Init_Gpio_System	;wreg free
   176  000246                     l859:
   177                           
   178                           ;main.c: 69:     {;main.c: 70:         __nop();
   179  000246  F000               	nop	
   180  000248  EF23  F001         	goto	l859
   181  00024C  EF81  F000         	goto	start
   182  000250                     __end_of_main:
   183                           	callstack 0
   184                           
   185 ;; *************** function _Init_Timer_Interrupts *****************
   186 ;; Defined at:
   187 ;;		line 79 in file "main.c"
   188 ;; Parameters:    Size  Location     Type
   189 ;;		None
   190 ;; Auto vars:     Size  Location     Type
   191 ;;		None
   192 ;; Return value:  Size  Location     Type
   193 ;;                  1    wreg      void 
   194 ;; Registers used:
   195 ;;		wreg, status,2, status,0
   196 ;; Tracked objects:
   197 ;;		On entry : 0/0
   198 ;;		On exit  : 0/0
   199 ;;		Unchanged: 0/0
   200 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   201 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   202 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   203 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;Total ram usage:        0 bytes
   206 ;; Hardware stack levels used: 1
   207 ;; Hardware stack levels required when called: 1
   208 ;; This function calls:
   209 ;;		Nothing
   210 ;; This function is called by:
   211 ;;		_main
   212 ;; This function uses a non-reentrant model
   213 ;;
   214                           
   215                           	psect	text1
   216  00027A                     __ptext1:
   217                           	callstack 0
   218  00027A                     _Init_Timer_Interrupts:
   219                           	callstack 125
   220  00027A                     
   221                           ;main.c: 82:     INTCON0 &= ~(1 << 0x5);
   222  00027A  9AD6               	bcf	214,5,c	;volatile
   223                           
   224                           ;main.c: 83:     INTCON0 |= (1 << 0x7);
   225  00027C  8ED6               	bsf	214,7,c	;volatile
   226                           
   227                           ;main.c: 86:     PIE3 |= (1 << 0x7);
   228  00027E  8EA1               	bsf	161,7,c	;volatile
   229  000280                     
   230                           ;main.c: 87:     PIR3 &= (1 << 0x7);
   231  000280  0E80               	movlw	128
   232  000282  16B1               	andwf	177,f,c	;volatile
   233  000284  0012               	return		;funcret
   234  000286                     __end_of_Init_Timer_Interrupts:
   235                           	callstack 0
   236                           
   237 ;; *************** function _Init_Timer_0 *****************
   238 ;; Defined at:
   239 ;;		line 96 in file "main.c"
   240 ;; Parameters:    Size  Location     Type
   241 ;;		None
   242 ;; Auto vars:     Size  Location     Type
   243 ;;  my_timer0       6    4[COMRAM] struct .
   244 ;; Return value:  Size  Location     Type
   245 ;;                  1    wreg      void 
   246 ;; Registers used:
   247 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   248 ;; Tracked objects:
   249 ;;		On entry : 0/0
   250 ;;		On exit  : 0/0
   251 ;;		Unchanged: 0/0
   252 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   253 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   254 ;;      Locals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   255 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   256 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   257 ;;Total ram usage:        6 bytes
   258 ;; Hardware stack levels used: 1
   259 ;; Hardware stack levels required when called: 2
   260 ;; This function calls:
   261 ;;		_FM_Timer0_Init
   262 ;; This function is called by:
   263 ;;		_main
   264 ;; This function uses a non-reentrant model
   265 ;;
   266                           
   267                           	psect	text2
   268  00020A                     __ptext2:
   269                           	callstack 0
   270  00020A                     _Init_Timer_0:
   271                           	callstack 124
   272  00020A                     
   273                           ;main.c: 98:     _timer0_params_config_t my_timer0;;main.c: 99:     my_timer0.timer0_ena
      +                          ble = TMR0_Enable;
   274  00020A  0E01               	movlw	1
   275  00020C  6E05               	movwf	Init_Timer_0@my_timer0^(0+1280),c
   276                           
   277                           ;main.c: 100:     my_timer0.timer0_bits = TMR0_16bits;
   278  00020E  0E01               	movlw	1
   279  000210  6E06               	movwf	(Init_Timer_0@my_timer0+1)^(0+1280),c
   280                           
   281                           ;main.c: 101:     my_timer0.timer0_clock_source = TMR0_Fosc_div_4;
   282  000212  0E02               	movlw	2
   283  000214  6E08               	movwf	(Init_Timer_0@my_timer0+3)^(0+1280),c
   284                           
   285                           ;main.c: 102:     my_timer0.timer0_counter_sync = TMR0_Counter_Not_Sync;
   286  000216  0E01               	movlw	1
   287  000218  6E09               	movwf	(Init_Timer_0@my_timer0+4)^(0+1280),c
   288                           
   289                           ;main.c: 103:     my_timer0.timer0_prescaler = TMR0_Prescaler_1_8;
   290  00021A  0E03               	movlw	3
   291  00021C  6E0A               	movwf	(Init_Timer_0@my_timer0+5)^(0+1280),c
   292                           
   293                           ;main.c: 104:     my_timer0.timer0_postecaler = TMR0_Post_1_1;
   294  00021E  0E00               	movlw	0
   295  000220  6E07               	movwf	(Init_Timer_0@my_timer0+2)^(0+1280),c
   296  000222                     
   297                           ;main.c: 126:     FM_Timer0_Init(&my_timer0);
   298  000222  0E05               	movlw	low Init_Timer_0@my_timer0
   299  000224  6E01               	movwf	FM_Timer0_Init@timer_configs^(0+1280),c
   300  000226  0E05               	movlw	high Init_Timer_0@my_timer0
   301  000228  6E02               	movwf	(FM_Timer0_Init@timer_configs+1)^(0+1280),c
   302  00022A  EC83  F000         	call	_FM_Timer0_Init	;wreg free
   303  00022E                     
   304                           ;main.c: 128:     TMR0 = 3036;
   305  00022E  0EDC               	movlw	220
   306  000230  0103               	movlb	3	; () banked
   307  000232  6F18               	movwf	24,b	;volatile
   308  000234                     
   309                           ; BSR set to: 3
   310  000234  0012               	return		;funcret
   311  000236                     __end_of_Init_Timer_0:
   312                           	callstack 0
   313                           
   314 ;; *************** function _FM_Timer0_Init *****************
   315 ;; Defined at:
   316 ;;		line 7 in file "FM_Timer0.c"
   317 ;; Parameters:    Size  Location     Type
   318 ;;  timer_config    2    0[COMRAM] PTR struct .
   319 ;;		 -> Init_Timer_0@my_timer0(6), 
   320 ;; Auto vars:     Size  Location     Type
   321 ;;		None
   322 ;; Return value:  Size  Location     Type
   323 ;;                  1    wreg      void 
   324 ;; Registers used:
   325 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   326 ;; Tracked objects:
   327 ;;		On entry : 0/0
   328 ;;		On exit  : 0/0
   329 ;;		Unchanged: 0/0
   330 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   331 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   332 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   333 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   334 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   335 ;;Total ram usage:        4 bytes
   336 ;; Hardware stack levels used: 1
   337 ;; Hardware stack levels required when called: 1
   338 ;; This function calls:
   339 ;;		Nothing
   340 ;; This function is called by:
   341 ;;		_Init_Timer_0
   342 ;; This function uses a non-reentrant model
   343 ;;
   344                           
   345                           	psect	text3
   346  000106                     __ptext3:
   347                           	callstack 0
   348  000106                     _FM_Timer0_Init:
   349                           	callstack 124
   350  000106                     
   351                           ;FM_Timer0.c: 7: void FM_Timer0_Init (_timer0_params_config_t *timer_configs);FM_Timer0.
      +                          c: 8: {;FM_Timer0.c: 11:     T0CON0 = 0x00;
   352  000106  0E00               	movlw	0
   353  000108  0103               	movlb	3	; () banked
   354  00010A  6F1A               	movwf	26,b	;volatile
   355                           
   356                           ;FM_Timer0.c: 12:     T0CON1 = 0x00;
   357  00010C  0E00               	movlw	0
   358  00010E  6F1B               	movwf	27,b	;volatile
   359  000110                     
   360                           ; BSR set to: 3
   361                           ;FM_Timer0.c: 16:     T0CON0 |= (timer_configs->timer0_enable << 0x7);
   362  000110  0061  F404  F4D9   	movff	FM_Timer0_Init@timer_configs,fsr2l
   363  000116  0061  F408  F4DA   	movff	FM_Timer0_Init@timer_configs+1,fsr2h
   364  00011C  50DF               	movf	indf2,w,c
   365  00011E  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   366  000120  0E00               	movlw	0
   367  000122  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   368  000124  0E80               	movlw	128
   369  000126  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   370  000128  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   371  00012A  131A               	iorwf	26,f,b	;volatile
   372  00012C                     
   373                           ; BSR set to: 3
   374                           ;FM_Timer0.c: 17:     T0CON0 |= (timer_configs->timer0_bits << 0x4);
   375  00012C  EE20 F001          	lfsr	2,1
   376  000130  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   377  000132  26D9               	addwf	fsr2l,f,c
   378  000134  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   379  000136  22DA               	addwfc	fsr2h,f,c
   380  000138  50DF               	movf	indf2,w,c
   381  00013A  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   382  00013C  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   383  00013E  0BF0               	andlw	240
   384  000140  131A               	iorwf	26,f,b	;volatile
   385  000142                     
   386                           ; BSR set to: 3
   387                           ;FM_Timer0.c: 18:     T0CON0 |= (timer_configs->timer0_postecaler << 0x0);
   388  000142  EE20 F002          	lfsr	2,2
   389  000146  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   390  000148  26D9               	addwf	fsr2l,f,c
   391  00014A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   392  00014C  22DA               	addwfc	fsr2h,f,c
   393  00014E  50DF               	movf	indf2,w,c
   394  000150  131A               	iorwf	26,f,b	;volatile
   395  000152                     
   396                           ; BSR set to: 3
   397                           ;FM_Timer0.c: 21:     T0CON1 |= (timer_configs->timer0_clock_source << 0x5);
   398  000152  EE20 F003          	lfsr	2,3
   399  000156  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   400  000158  26D9               	addwf	fsr2l,f,c
   401  00015A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   402  00015C  22DA               	addwfc	fsr2h,f,c
   403  00015E  50DF               	movf	indf2,w,c
   404  000160  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   405  000162  0E05               	movlw	5
   406  000164  6E04               	movwf	(??_FM_Timer0_Init+1)^(0+1280),c
   407  000166                     u55:
   408  000166  90D8               	bcf	status,0,c
   409  000168  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   410  00016A  2E04               	decfsz	(??_FM_Timer0_Init+1)^(0+1280),f,c
   411  00016C  EFB3  F000         	goto	u55
   412  000170  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   413  000172  131B               	iorwf	27,f,b	;volatile
   414  000174                     
   415                           ; BSR set to: 3
   416                           ;FM_Timer0.c: 22:     T0CON1 |= (timer_configs->timer0_counter_sync << 0x4);
   417  000174  EE20 F004          	lfsr	2,4
   418  000178  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   419  00017A  26D9               	addwf	fsr2l,f,c
   420  00017C  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   421  00017E  22DA               	addwfc	fsr2h,f,c
   422  000180  50DF               	movf	indf2,w,c
   423  000182  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   424  000184  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   425  000186  0BF0               	andlw	240
   426  000188  131B               	iorwf	27,f,b	;volatile
   427  00018A                     
   428                           ; BSR set to: 3
   429                           ;FM_Timer0.c: 23:     T0CON1 |= (timer_configs->timer0_prescaler << 0x0);
   430  00018A  EE20 F005          	lfsr	2,5
   431  00018E  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   432  000190  26D9               	addwf	fsr2l,f,c
   433  000192  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   434  000194  22DA               	addwfc	fsr2h,f,c
   435  000196  50DF               	movf	indf2,w,c
   436  000198  131B               	iorwf	27,f,b	;volatile
   437  00019A                     
   438                           ; BSR set to: 3
   439  00019A  0012               	return		;funcret
   440  00019C                     __end_of_FM_Timer0_Init:
   441                           	callstack 0
   442                           
   443 ;; *************** function _Init_Internal_Oscillator *****************
   444 ;; Defined at:
   445 ;;		line 131 in file "main.c"
   446 ;; Parameters:    Size  Location     Type
   447 ;;		None
   448 ;; Auto vars:     Size  Location     Type
   449 ;;  my_clock        2    3[COMRAM] struct .
   450 ;; Return value:  Size  Location     Type
   451 ;;                  1    wreg      void 
   452 ;; Registers used:
   453 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   454 ;; Tracked objects:
   455 ;;		On entry : 0/0
   456 ;;		On exit  : 0/0
   457 ;;		Unchanged: 0/0
   458 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   459 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   460 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   461 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   462 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   463 ;;Total ram usage:        2 bytes
   464 ;; Hardware stack levels used: 1
   465 ;; Hardware stack levels required when called: 2
   466 ;; This function calls:
   467 ;;		_FM_Hfintosc_Init
   468 ;; This function is called by:
   469 ;;		_main
   470 ;; This function uses a non-reentrant model
   471 ;;
   472                           
   473                           	psect	text4
   474  000250                     __ptext4:
   475                           	callstack 0
   476  000250                     _Init_Internal_Oscillator:
   477                           	callstack 124
   478  000250                     
   479                           ;main.c: 133:     _clock_hfintosc_params_t my_clock;;main.c: 134:     my_clock.divisor_c
      +                          lock = clock_div_1;
   480  000250  0E00               	movlw	0
   481  000252  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   482                           
   483                           ;main.c: 135:     my_clock.frecuencia_clock = freq_clk_4MHZ;
   484  000254  0E02               	movlw	2
   485  000256  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   486  000258                     
   487                           ;main.c: 137:     FM_Hfintosc_Init(&my_clock);
   488  000258  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   489  00025A  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   490  00025C  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   491  00025E  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   492  000260  ECCE  F000         	call	_FM_Hfintosc_Init	;wreg free
   493  000264  0012               	return		;funcret
   494  000266                     __end_of_Init_Internal_Oscillator:
   495                           	callstack 0
   496                           
   497 ;; *************** function _FM_Hfintosc_Init *****************
   498 ;; Defined at:
   499 ;;		line 8 in file "system_config.c"
   500 ;; Parameters:    Size  Location     Type
   501 ;;  clock_params    2    0[COMRAM] PTR struct .
   502 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   503 ;; Auto vars:     Size  Location     Type
   504 ;;		None
   505 ;; Return value:  Size  Location     Type
   506 ;;                  1    wreg      void 
   507 ;; Registers used:
   508 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   509 ;; Tracked objects:
   510 ;;		On entry : 0/0
   511 ;;		On exit  : 0/0
   512 ;;		Unchanged: 0/0
   513 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   514 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   515 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   516 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   517 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   518 ;;Total ram usage:        3 bytes
   519 ;; Hardware stack levels used: 1
   520 ;; Hardware stack levels required when called: 1
   521 ;; This function calls:
   522 ;;		Nothing
   523 ;; This function is called by:
   524 ;;		_Init_Internal_Oscillator
   525 ;; This function uses a non-reentrant model
   526 ;;
   527                           
   528                           	psect	text5
   529  00019C                     __ptext5:
   530                           	callstack 0
   531  00019C                     _FM_Hfintosc_Init:
   532                           	callstack 124
   533  00019C                     
   534                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   535  00019C  0100               	movlb	0	; () banked
   536  00019E  51AD               	movf	173,w,b	;volatile
   537  0001A0  0B8F               	andlw	-113
   538  0001A2  0960               	iorlw	96
   539  0001A4  6FAD               	movwf	173,b	;volatile
   540  0001A6                     
   541                           ; BSR set to: 0
   542                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   543  0001A6  0061  F404  F4D9   	movff	FM_Hfintosc_Init@clock_params,fsr2l
   544  0001AC  0061  F408  F4DA   	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   545  0001B2  50DF               	movf	indf2,w,c
   546  0001B4  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   547  0001B6  51AD               	movf	173,w,b	;volatile
   548  0001B8  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   549  0001BA  0BF0               	andlw	-16
   550  0001BC  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   551  0001BE  6FAD               	movwf	173,b	;volatile
   552  0001C0                     
   553                           ; BSR set to: 0
   554                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   555  0001C0  EE20 F001          	lfsr	2,1
   556  0001C4  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   557  0001C6  26D9               	addwf	fsr2l,f,c
   558  0001C8  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   559  0001CA  22DA               	addwfc	fsr2h,f,c
   560  0001CC  50DF               	movf	indf2,w,c
   561  0001CE  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   562  0001D0  51B1               	movf	177,w,b	;volatile
   563  0001D2  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   564  0001D4  0BF0               	andlw	-16
   565  0001D6  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   566  0001D8  6FB1               	movwf	177,b	;volatile
   567  0001DA                     
   568                           ; BSR set to: 0
   569  0001DA  0012               	return		;funcret
   570  0001DC                     __end_of_FM_Hfintosc_Init:
   571                           	callstack 0
   572                           
   573 ;; *************** function _Init_Gpio_System *****************
   574 ;; Defined at:
   575 ;;		line 90 in file "main.c"
   576 ;; Parameters:    Size  Location     Type
   577 ;;		None
   578 ;; Auto vars:     Size  Location     Type
   579 ;;		None
   580 ;; Return value:  Size  Location     Type
   581 ;;                  1    wreg      void 
   582 ;; Registers used:
   583 ;;		status,2, status,0
   584 ;; Tracked objects:
   585 ;;		On entry : 0/0
   586 ;;		On exit  : 0/0
   587 ;;		Unchanged: 0/0
   588 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   589 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   590 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   591 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   592 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   593 ;;Total ram usage:        0 bytes
   594 ;; Hardware stack levels used: 1
   595 ;; Hardware stack levels required when called: 1
   596 ;; This function calls:
   597 ;;		Nothing
   598 ;; This function is called by:
   599 ;;		_main
   600 ;; This function uses a non-reentrant model
   601 ;;
   602                           
   603                           	psect	text6
   604  000286                     __ptext6:
   605                           	callstack 0
   606  000286                     _Init_Gpio_System:
   607                           	callstack 125
   608  000286                     
   609                           ;main.c: 92:     TRISF &= ~(1 << 3);
   610  000286  96CB               	bcf	203,3,c	;volatile
   611                           
   612                           ;main.c: 93:     LATF |= (1 << 3);;
   613  000288  86C3               	bsf	195,3,c	;volatile
   614  00028A  0012               	return		;funcret
   615  00028C                     __end_of_Init_Gpio_System:
   616                           	callstack 0
   617                           
   618 ;; *************** function _Timer_Interrupt *****************
   619 ;; Defined at:
   620 ;;		line 31 in file "main.c"
   621 ;; Parameters:    Size  Location     Type
   622 ;;		None
   623 ;; Auto vars:     Size  Location     Type
   624 ;;		None
   625 ;; Return value:  Size  Location     Type
   626 ;;                  1    wreg      void 
   627 ;; Registers used:
   628 ;;		wreg, status,2, status,0
   629 ;; Tracked objects:
   630 ;;		On entry : 0/0
   631 ;;		On exit  : 0/0
   632 ;;		Unchanged: 0/0
   633 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   634 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   635 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   636 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   637 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   638 ;;Total ram usage:        0 bytes
   639 ;; Hardware stack levels used: 1
   640 ;; This function calls:
   641 ;;		Nothing
   642 ;; This function is called by:
   643 ;;		Interrupt level 2
   644 ;; This function uses a non-reentrant model
   645 ;;
   646                           
   647                           	psect	text7
   648  0001DC                     __ptext7:
   649                           	callstack 0
   650  0001DC                     _Timer_Interrupt:
   651                           	callstack 124
   652  0001DC                     
   653                           ;main.c: 33:     if ((PIE3 & (1 << 0x7)) && (PIR3 & (1 << 0x7)))
   654  0001DC  AEA1               	btfss	161,7,c	;volatile
   655  0001DE  EFF3  F000         	goto	i2u3_41
   656  0001E2  EFF5  F000         	goto	i2u3_40
   657  0001E6                     i2u3_41:
   658  0001E6  EF04  F001         	goto	i2l52
   659  0001EA                     i2u3_40:
   660  0001EA  AEB1               	btfss	177,7,c	;volatile
   661  0001EC  EFFA  F000         	goto	i2u4_41
   662  0001F0  EFFC  F000         	goto	i2u4_40
   663  0001F4                     i2u4_41:
   664  0001F4  EF04  F001         	goto	i2l52
   665  0001F8                     i2u4_40:
   666  0001F8                     
   667                           ;main.c: 34:     {;main.c: 35:         LATF ^= (1 << 3);;
   668  0001F8  0E08               	movlw	8
   669  0001FA  1AC3               	xorwf	195,f,c	;volatile
   670  0001FC                     
   671                           ;main.c: 37:         TMR0H = 0x0B;
   672  0001FC  0E0B               	movlw	11
   673  0001FE  0103               	movlb	3	; () banked
   674  000200  6F19               	movwf	25,b	;volatile
   675  000202                     
   676                           ; BSR set to: 3
   677                           ;main.c: 38:         TMR0L = 0xDC;
   678  000202  0EDC               	movlw	220
   679  000204  6F18               	movwf	24,b	;volatile
   680  000206                     
   681                           ; BSR set to: 3
   682                           ;main.c: 39:         PIR3 &= ~(1 << 0x7);
   683  000206  9EB1               	bcf	177,7,c	;volatile
   684  000208                     i2l52:
   685  000208  0011               	retfie		f
   686  00020A                     __end_of_Timer_Interrupt:
   687                           	callstack 0
   688                           
   689                           ;
   690                           ; Interrupt Vector Table @ 0x8
   691                           ;
   692                           
   693                           	psect	ivt0x8
   694  000008                     __pivt0x8:
   695                           	callstack 0
   696  000008                     ivt0x8_base:
   697                           	callstack 0
   698                           
   699                           ; Vector 0 : SWINT
   700  000008  0040               	dw	ivt0x8_undefint shr (0+2)
   701                           
   702                           ; Vector 1 : HLVD
   703  00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   704                           
   705                           ; Vector 2 : OSF
   706  00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   707                           
   708                           ; Vector 3 : CSW
   709  00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   710                           
   711                           ; Vector 4 : Undefined
   712  000010  0040               	dw	ivt0x8_undefint shr (0+2)
   713                           
   714                           ; Vector 5 : CLC1
   715  000012  0040               	dw	ivt0x8_undefint shr (0+2)
   716                           
   717                           ; Vector 6 : Undefined
   718  000014  0040               	dw	ivt0x8_undefint shr (0+2)
   719                           
   720                           ; Vector 7 : IOC
   721  000016  0040               	dw	ivt0x8_undefint shr (0+2)
   722                           
   723                           ; Vector 8 : INT0
   724  000018  0040               	dw	ivt0x8_undefint shr (0+2)
   725                           
   726                           ; Vector 9 : ZCD
   727  00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   728                           
   729                           ; Vector 10 : AD
   730  00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   731                           
   732                           ; Vector 11 : ACT
   733  00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   734                           
   735                           ; Vector 12 : CMP1
   736  000020  0040               	dw	ivt0x8_undefint shr (0+2)
   737                           
   738                           ; Vector 13 : SMT1
   739  000022  0040               	dw	ivt0x8_undefint shr (0+2)
   740                           
   741                           ; Vector 14 : SMT1PRA
   742  000024  0040               	dw	ivt0x8_undefint shr (0+2)
   743                           
   744                           ; Vector 15 : SMT1PRW
   745  000026  0040               	dw	ivt0x8_undefint shr (0+2)
   746                           
   747                           ; Vector 16 : ADT
   748  000028  0040               	dw	ivt0x8_undefint shr (0+2)
   749                           
   750                           ; Vector 17 : Undefined
   751  00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   752                           
   753                           ; Vector 18 : Undefined
   754  00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   755                           
   756                           ; Vector 19 : Undefined
   757  00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   758                           
   759                           ; Vector 20 : DMA1SCNT
   760  000030  0040               	dw	ivt0x8_undefint shr (0+2)
   761                           
   762                           ; Vector 21 : DMA1DCNT
   763  000032  0040               	dw	ivt0x8_undefint shr (0+2)
   764                           
   765                           ; Vector 22 : DMA1OR
   766  000034  0040               	dw	ivt0x8_undefint shr (0+2)
   767                           
   768                           ; Vector 23 : DMA1A
   769  000036  0040               	dw	ivt0x8_undefint shr (0+2)
   770                           
   771                           ; Vector 24 : SPI1RX
   772  000038  0040               	dw	ivt0x8_undefint shr (0+2)
   773                           
   774                           ; Vector 25 : SPI1TX
   775  00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   776                           
   777                           ; Vector 26 : SPI1
   778  00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   779                           
   780                           ; Vector 27 : TMR2
   781  00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   782                           
   783                           ; Vector 28 : TMR1
   784  000040  0040               	dw	ivt0x8_undefint shr (0+2)
   785                           
   786                           ; Vector 29 : TMR1G
   787  000042  0040               	dw	ivt0x8_undefint shr (0+2)
   788                           
   789                           ; Vector 30 : CCP1
   790  000044  0040               	dw	ivt0x8_undefint shr (0+2)
   791                           
   792                           ; Vector 31 : TMR0
   793  000046  0077               	dw	_Timer_Interrupt shr (0+2)
   794                           
   795                           ; Vector 32 : U1RX
   796  000048  0040               	dw	ivt0x8_undefint shr (0+2)
   797                           
   798                           ; Vector 33 : U1TX
   799  00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   800                           
   801                           ; Vector 34 : U1E
   802  00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   803                           
   804                           ; Vector 35 : U1
   805  00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   806                           
   807                           ; Vector 36 : Undefined
   808  000050  0040               	dw	ivt0x8_undefint shr (0+2)
   809                           
   810                           ; Vector 37 : Undefined
   811  000052  0040               	dw	ivt0x8_undefint shr (0+2)
   812                           
   813                           ; Vector 38 : PWM1PR
   814  000054  0040               	dw	ivt0x8_undefint shr (0+2)
   815                           
   816                           ; Vector 39 : PWM1
   817  000056  0040               	dw	ivt0x8_undefint shr (0+2)
   818                           
   819                           ; Vector 40 : SPI2RX
   820  000058  0040               	dw	ivt0x8_undefint shr (0+2)
   821                           
   822                           ; Vector 41 : SPI2TX
   823  00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   824                           
   825                           ; Vector 42 : SPI2
   826  00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   827                           
   828                           ; Vector 43 : Undefined
   829  00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   830                           
   831                           ; Vector 44 : TMR3
   832  000060  0040               	dw	ivt0x8_undefint shr (0+2)
   833                           
   834                           ; Vector 45 : TMR3G
   835  000062  0040               	dw	ivt0x8_undefint shr (0+2)
   836                           
   837                           ; Vector 46 : PWM2PR
   838  000064  0040               	dw	ivt0x8_undefint shr (0+2)
   839                           
   840                           ; Vector 47 : PWM2
   841  000066  0040               	dw	ivt0x8_undefint shr (0+2)
   842                           
   843                           ; Vector 48 : INT1
   844  000068  0040               	dw	ivt0x8_undefint shr (0+2)
   845                           
   846                           ; Vector 49 : CLC2
   847  00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   848                           
   849                           ; Vector 50 : CWG1
   850  00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   851                           
   852                           ; Vector 51 : NCO1
   853  00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   854                           
   855                           ; Vector 52 : DMA2SCNT
   856  000070  0040               	dw	ivt0x8_undefint shr (0+2)
   857                           
   858                           ; Vector 53 : DMA2DCNT
   859  000072  0040               	dw	ivt0x8_undefint shr (0+2)
   860                           
   861                           ; Vector 54 : DMA2OR
   862  000074  0040               	dw	ivt0x8_undefint shr (0+2)
   863                           
   864                           ; Vector 55 : DMA2A
   865  000076  0040               	dw	ivt0x8_undefint shr (0+2)
   866                           
   867                           ; Vector 56 : I2C1RX
   868  000078  0040               	dw	ivt0x8_undefint shr (0+2)
   869                           
   870                           ; Vector 57 : I2C1TX
   871  00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   872                           
   873                           ; Vector 58 : I2C1
   874  00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   875                           
   876                           ; Vector 59 : I2C1E
   877  00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   878                           
   879                           ; Vector 60 : Undefined
   880  000080  0040               	dw	ivt0x8_undefint shr (0+2)
   881                           
   882                           ; Vector 61 : CLC3
   883  000082  0040               	dw	ivt0x8_undefint shr (0+2)
   884                           
   885                           ; Vector 62 : PWM3PR
   886  000084  0040               	dw	ivt0x8_undefint shr (0+2)
   887                           
   888                           ; Vector 63 : PWM3
   889  000086  0040               	dw	ivt0x8_undefint shr (0+2)
   890                           
   891                           ; Vector 64 : U2RX
   892  000088  0040               	dw	ivt0x8_undefint shr (0+2)
   893                           
   894                           ; Vector 65 : U2TX
   895  00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   896                           
   897                           ; Vector 66 : U2E
   898  00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   899                           
   900                           ; Vector 67 : U2
   901  00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   902                           
   903                           ; Vector 68 : TMR5
   904  000090  0040               	dw	ivt0x8_undefint shr (0+2)
   905                           
   906                           ; Vector 69 : TMR5G
   907  000092  0040               	dw	ivt0x8_undefint shr (0+2)
   908                           
   909                           ; Vector 70 : CCP2
   910  000094  0040               	dw	ivt0x8_undefint shr (0+2)
   911                           
   912                           ; Vector 71 : SCAN
   913  000096  0040               	dw	ivt0x8_undefint shr (0+2)
   914                           
   915                           ; Vector 72 : U3RX
   916  000098  0040               	dw	ivt0x8_undefint shr (0+2)
   917                           
   918                           ; Vector 73 : U3TX
   919  00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   920                           
   921                           ; Vector 74 : U3E
   922  00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   923                           
   924                           ; Vector 75 : U3
   925  00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   926                           
   927                           ; Vector 76 : Undefined
   928  0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   929                           
   930                           ; Vector 77 : CLC4
   931  0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   932                           
   933                           ; Vector 78 : Undefined
   934  0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   935                           
   936                           ; Vector 79 : Undefined
   937  0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   938                           
   939                           ; Vector 80 : INT2
   940  0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   941                           
   942                           ; Vector 81 : CLC5
   943  0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   944                           
   945                           ; Vector 82 : CWG2
   946  0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   947                           
   948                           ; Vector 83 : NCO2
   949  0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   950                           
   951                           ; Vector 84 : DMA3SCNT
   952  0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   953                           
   954                           ; Vector 85 : DMA3DCNT
   955  0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   956                           
   957                           ; Vector 86 : DMA3OR
   958  0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   959                           
   960                           ; Vector 87 : DMA3A
   961  0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   962                           
   963                           ; Vector 88 : CCP3
   964  0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   965                           
   966                           ; Vector 89 : CLC6
   967  0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   968                           
   969                           ; Vector 90 : CWG3
   970  0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   971                           
   972                           ; Vector 91 : TMR4
   973  0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   974                           
   975                           ; Vector 92 : DMA4SCNT
   976  0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   977                           
   978                           ; Vector 93 : DMA4DCNT
   979  0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   980                           
   981                           ; Vector 94 : DMA4OR
   982  0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   983                           
   984                           ; Vector 95 : DMA4A
   985  0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   986                           
   987                           ; Vector 96 : U4RX
   988  0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   989                           
   990                           ; Vector 97 : U4TX
   991  0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   992                           
   993                           ; Vector 98 : U4E
   994  0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   995                           
   996                           ; Vector 99 : U4
   997  0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   998                           
   999                           ; Vector 100 : DMA5SCNT
  1000  0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
  1001                           
  1002                           ; Vector 101 : DMA5DCNT
  1003  0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
  1004                           
  1005                           ; Vector 102 : DMA5OR
  1006  0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
  1007                           
  1008                           ; Vector 103 : DMA5A
  1009  0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
  1010                           
  1011                           ; Vector 104 : U5RX
  1012  0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
  1013                           
  1014                           ; Vector 105 : U5TX
  1015  0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
  1016                           
  1017                           ; Vector 106 : U5E
  1018  0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
  1019                           
  1020                           ; Vector 107 : U5
  1021  0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
  1022                           
  1023                           ; Vector 108 : DMA6SCNT
  1024  0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
  1025                           
  1026                           ; Vector 109 : DMA6DCNT
  1027  0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
  1028                           
  1029                           ; Vector 110 : DMA6OR
  1030  0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
  1031                           
  1032                           ; Vector 111 : DMA6A
  1033  0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
  1034                           
  1035                           ; Vector 112 : Undefined
  1036  0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
  1037                           
  1038                           ; Vector 113 : CLC7
  1039  0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
  1040                           
  1041                           ; Vector 114 : CMP2
  1042  0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
  1043                           
  1044                           ; Vector 115 : NCO3
  1045  0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
  1046                           
  1047                           ; Vector 116 : Undefined
  1048  0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
  1049                           
  1050                           ; Vector 117 : Undefined
  1051  0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
  1052                           
  1053                           ; Vector 118 : Undefined
  1054  0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
  1055                           
  1056                           ; Vector 119 : Undefined
  1057  0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
  1058                           
  1059                           ; Vector 120 : NVM
  1060  0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
  1061                           
  1062                           ; Vector 121 : CLC8
  1063  0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
  1064                           
  1065                           ; Vector 122 : CRC
  1066  0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
  1067                           
  1068                           ; Vector 123 : TMR6
  1069  0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
  1070  000100                     ivt0x8_undefint:
  1071                           	callstack 0
  1072  000100  00FF               	reset	
  1073  0000                     
  1074                           	psect	rparam
  1075  0000                     
  1076                           	psect	idloc
  1077                           
  1078                           ;Config register IDLOC0 @ 0x200000
  1079                           ;	unspecified, using default values
  1080  200000                     	org	2097152
  1081  200000  0FFF               	dw	4095
  1082                           
  1083                           ;Config register IDLOC1 @ 0x200002
  1084                           ;	unspecified, using default values
  1085  200002                     	org	2097154
  1086  200002  0FFF               	dw	4095
  1087                           
  1088                           ;Config register IDLOC2 @ 0x200004
  1089                           ;	unspecified, using default values
  1090  200004                     	org	2097156
  1091  200004  0FFF               	dw	4095
  1092                           
  1093                           ;Config register IDLOC3 @ 0x200006
  1094                           ;	unspecified, using default values
  1095  200006                     	org	2097158
  1096  200006  0FFF               	dw	4095
  1097                           
  1098                           ;Config register IDLOC4 @ 0x200008
  1099                           ;	unspecified, using default values
  1100  200008                     	org	2097160
  1101  200008  0FFF               	dw	4095
  1102                           
  1103                           ;Config register IDLOC5 @ 0x20000A
  1104                           ;	unspecified, using default values
  1105  20000A                     	org	2097162
  1106  20000A  0FFF               	dw	4095
  1107                           
  1108                           ;Config register IDLOC6 @ 0x20000C
  1109                           ;	unspecified, using default values
  1110  20000C                     	org	2097164
  1111  20000C  0FFF               	dw	4095
  1112                           
  1113                           ;Config register IDLOC7 @ 0x20000E
  1114                           ;	unspecified, using default values
  1115  20000E                     	org	2097166
  1116  20000E  0FFF               	dw	4095
  1117                           
  1118                           ;Config register IDLOC8 @ 0x200010
  1119                           ;	unspecified, using default values
  1120  200010                     	org	2097168
  1121  200010  0FFF               	dw	4095
  1122                           
  1123                           ;Config register IDLOC9 @ 0x200012
  1124                           ;	unspecified, using default values
  1125  200012                     	org	2097170
  1126  200012  0FFF               	dw	4095
  1127                           
  1128                           ;Config register IDLOC10 @ 0x200014
  1129                           ;	unspecified, using default values
  1130  200014                     	org	2097172
  1131  200014  0FFF               	dw	4095
  1132                           
  1133                           ;Config register IDLOC11 @ 0x200016
  1134                           ;	unspecified, using default values
  1135  200016                     	org	2097174
  1136  200016  0FFF               	dw	4095
  1137                           
  1138                           ;Config register IDLOC12 @ 0x200018
  1139                           ;	unspecified, using default values
  1140  200018                     	org	2097176
  1141  200018  0FFF               	dw	4095
  1142                           
  1143                           ;Config register IDLOC13 @ 0x20001A
  1144                           ;	unspecified, using default values
  1145  20001A                     	org	2097178
  1146  20001A  0FFF               	dw	4095
  1147                           
  1148                           ;Config register IDLOC14 @ 0x20001C
  1149                           ;	unspecified, using default values
  1150  20001C                     	org	2097180
  1151  20001C  0FFF               	dw	4095
  1152                           
  1153                           ;Config register IDLOC15 @ 0x20001E
  1154                           ;	unspecified, using default values
  1155  20001E                     	org	2097182
  1156  20001E  0FFF               	dw	4095
  1157                           
  1158                           ;Config register IDLOC16 @ 0x200020
  1159                           ;	unspecified, using default values
  1160  200020                     	org	2097184
  1161  200020  0FFF               	dw	4095
  1162                           
  1163                           ;Config register IDLOC17 @ 0x200022
  1164                           ;	unspecified, using default values
  1165  200022                     	org	2097186
  1166  200022  0FFF               	dw	4095
  1167                           
  1168                           ;Config register IDLOC18 @ 0x200024
  1169                           ;	unspecified, using default values
  1170  200024                     	org	2097188
  1171  200024  0FFF               	dw	4095
  1172                           
  1173                           ;Config register IDLOC19 @ 0x200026
  1174                           ;	unspecified, using default values
  1175  200026                     	org	2097190
  1176  200026  0FFF               	dw	4095
  1177                           
  1178                           ;Config register IDLOC20 @ 0x200028
  1179                           ;	unspecified, using default values
  1180  200028                     	org	2097192
  1181  200028  0FFF               	dw	4095
  1182                           
  1183                           ;Config register IDLOC21 @ 0x20002A
  1184                           ;	unspecified, using default values
  1185  20002A                     	org	2097194
  1186  20002A  0FFF               	dw	4095
  1187                           
  1188                           ;Config register IDLOC22 @ 0x20002C
  1189                           ;	unspecified, using default values
  1190  20002C                     	org	2097196
  1191  20002C  0FFF               	dw	4095
  1192                           
  1193                           ;Config register IDLOC23 @ 0x20002E
  1194                           ;	unspecified, using default values
  1195  20002E                     	org	2097198
  1196  20002E  0FFF               	dw	4095
  1197                           
  1198                           ;Config register IDLOC24 @ 0x200030
  1199                           ;	unspecified, using default values
  1200  200030                     	org	2097200
  1201  200030  0FFF               	dw	4095
  1202                           
  1203                           ;Config register IDLOC25 @ 0x200032
  1204                           ;	unspecified, using default values
  1205  200032                     	org	2097202
  1206  200032  0FFF               	dw	4095
  1207                           
  1208                           ;Config register IDLOC26 @ 0x200034
  1209                           ;	unspecified, using default values
  1210  200034                     	org	2097204
  1211  200034  0FFF               	dw	4095
  1212                           
  1213                           ;Config register IDLOC27 @ 0x200036
  1214                           ;	unspecified, using default values
  1215  200036                     	org	2097206
  1216  200036  0FFF               	dw	4095
  1217                           
  1218                           ;Config register IDLOC28 @ 0x200038
  1219                           ;	unspecified, using default values
  1220  200038                     	org	2097208
  1221  200038  0FFF               	dw	4095
  1222                           
  1223                           ;Config register IDLOC29 @ 0x20003A
  1224                           ;	unspecified, using default values
  1225  20003A                     	org	2097210
  1226  20003A  0FFF               	dw	4095
  1227                           
  1228                           ;Config register IDLOC30 @ 0x20003C
  1229                           ;	unspecified, using default values
  1230  20003C                     	org	2097212
  1231  20003C  0FFF               	dw	4095
  1232                           
  1233                           ;Config register IDLOC31 @ 0x20003E
  1234                           ;	unspecified, using default values
  1235  20003E                     	org	2097214
  1236  20003E  0FFF               	dw	4095
  1237                           
  1238                           	psect	config
  1239                           
  1240                           ;Config register CONFIG1 @ 0x300000
  1241                           ;	External Oscillator Selection
  1242                           ;	FEXTOSC = OFF, Oscillator not enabled
  1243                           ;	Reset Oscillator Selection
  1244                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1245  300000                     	org	3145728
  1246  300000  8C                 	db	140
  1247                           
  1248                           ;Config register CONFIG2 @ 0x300001
  1249                           ;	Clock out Enable bit
  1250                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1251                           ;	PRLOCKED One-Way Set Enable bit
  1252                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1253                           ;	Clock Switch Enable bit
  1254                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1255                           ;	Fail-Safe Clock Monitor Enable bit
  1256                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1257  300001                     	org	3145729
  1258  300001  D5                 	db	213
  1259                           
  1260                           ;Config register CONFIG3 @ 0x300002
  1261                           ;	MCLR Enable bit
  1262                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1263                           ;	Power-up timer selection bits
  1264                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1265                           ;	Multi-vector enable bit
  1266                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1267                           ;	IVTLOCK bit One-way set enable bit
  1268                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1269                           ;	Low Power BOR Enable bit
  1270                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1271                           ;	Brown-out Reset Enable bits
  1272                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1273  300002                     	org	3145730
  1274  300002  EF                 	db	239
  1275                           
  1276                           ;Config register CONFIG4 @ 0x300003
  1277                           ;	Brown-out Reset Voltage Selection bits
  1278                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1279                           ;	ZCD Disable bit
  1280                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1281                           ;	PPSLOCK bit One-Way Set Enable bit
  1282                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1283                           ;	Stack Full/Underflow Reset Enable bit
  1284                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1285                           ;	Low Voltage Programming Enable bit
  1286                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1287                           ;	Extended Instruction Set Enable bit
  1288                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1289  300003                     	org	3145731
  1290  300003  C7                 	db	199
  1291                           
  1292                           ;Config register CONFIG5 @ 0x300004
  1293                           ;	WDT Period selection bits
  1294                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1295                           ;	WDT operating mode
  1296                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1297  300004                     	org	3145732
  1298  300004  9F                 	db	159
  1299                           
  1300                           ;Config register CONFIG6 @ 0x300005
  1301                           ;	WDT Window Select bits
  1302                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1303                           ;	WDT input clock selector
  1304                           ;	WDTCCS = SC, Software Control
  1305  300005                     	org	3145733
  1306  300005  FF                 	db	255
  1307                           
  1308                           ;Config register CONFIG7 @ 0x300006
  1309                           ;	Boot Block Size selection bits
  1310                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1311                           ;	Boot Block enable bit
  1312                           ;	BBEN = OFF, Boot block disabled
  1313                           ;	Storage Area Flash enable bit
  1314                           ;	SAFEN = OFF, SAF disabled
  1315                           ;	Background Debugger
  1316                           ;	DEBUG = OFF, Background Debugger disabled
  1317  300006                     	org	3145734
  1318  300006  FF                 	db	255
  1319                           
  1320                           ;Config register CONFIG8 @ 0x300007
  1321                           ;	Boot Block Write Protection bit
  1322                           ;	WRTB = OFF, Boot Block not Write protected
  1323                           ;	Configuration Register Write Protection bit
  1324                           ;	WRTC = OFF, Configuration registers not Write protected
  1325                           ;	Data EEPROM Write Protection bit
  1326                           ;	WRTD = OFF, Data EEPROM not Write protected
  1327                           ;	SAF Write protection bit
  1328                           ;	WRTSAF = OFF, SAF not Write Protected
  1329                           ;	Application Block write protection bit
  1330                           ;	WRTAPP = OFF, Application Block not write protected
  1331  300007                     	org	3145735
  1332  300007  FF                 	db	255
  1333                           
  1334                           ; Padding undefined space
  1335  300008                     	org	3145736
  1336  300008  FF                 	db	255
  1337                           
  1338                           ;Config register CONFIG10 @ 0x300009
  1339                           ;	PFM and Data EEPROM Code Protection bit
  1340                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1341  300009                     	org	3145737
  1342  300009  FF                 	db	255
  1343                           tosu	equ	0x4FF
  1344                           tosh	equ	0x4FE
  1345                           tosl	equ	0x4FD
  1346                           stkptr	equ	0x4FC
  1347                           pclatu	equ	0x4FB
  1348                           pclath	equ	0x4FA
  1349                           pcl	equ	0x4F9
  1350                           tblptru	equ	0x4F8
  1351                           tblptrh	equ	0x4F7
  1352                           tblptrl	equ	0x4F6
  1353                           tablat	equ	0x4F5
  1354                           prodh	equ	0x4F4
  1355                           prodl	equ	0x4F3
  1356                           indf0	equ	0x4EF
  1357                           postinc0	equ	0x4EE
  1358                           postdec0	equ	0x4ED
  1359                           preinc0	equ	0x4EC
  1360                           plusw0	equ	0x4EB
  1361                           fsr0h	equ	0x4EA
  1362                           fsr0l	equ	0x4E9
  1363                           wreg	equ	0x4E8
  1364                           indf1	equ	0x4E7
  1365                           postinc1	equ	0x4E6
  1366                           postdec1	equ	0x4E5
  1367                           preinc1	equ	0x4E4
  1368                           plusw1	equ	0x4E3
  1369                           fsr1h	equ	0x4E2
  1370                           fsr1l	equ	0x4E1
  1371                           bsr	equ	0x4E0
  1372                           indf2	equ	0x4DF
  1373                           postinc2	equ	0x4DE
  1374                           postdec2	equ	0x4DD
  1375                           preinc2	equ	0x4DC
  1376                           plusw2	equ	0x4DB
  1377                           fsr2h	equ	0x4DA
  1378                           fsr2l	equ	0x4D9
  1379                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     10      10
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 

    FM_Timer0_Init@timer_configs	PTR struct . size(2) Largest target is 6
		 -> Init_Timer_0@my_timer0(COMRAM[6]), 


Critical Paths under _main in COMRAM

    _main->_Init_Timer_0
    _Init_Timer_0->_FM_Timer0_Init
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _Timer_Interrupt in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_Interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_Interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_Interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _Timer_Interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _Timer_Interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _Timer_Interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _Timer_Interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _Timer_Interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _Timer_Interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _Timer_Interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _Timer_Interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _Timer_Interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _Timer_Interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _Timer_Interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _Timer_Interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _Timer_Interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _Timer_Interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _Timer_Interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _Timer_Interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _Timer_Interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _Timer_Interrupt in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _Timer_Interrupt in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _Timer_Interrupt in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _Timer_Interrupt in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _Timer_Interrupt in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _Timer_Interrupt in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _Timer_Interrupt in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _Timer_Interrupt in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _Timer_Interrupt in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _Timer_Interrupt in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _Timer_Interrupt in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _Timer_Interrupt in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     526
                   _Init_Gpio_System
           _Init_Internal_Oscillator
                       _Init_Timer_0
              _Init_Timer_Interrupts
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_Interrupts                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_0                                         6     6      0     357
                                              4 COMRAM     6     6      0
                     _FM_Timer0_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Timer0_Init                                       4     2      2     208
                                              0 COMRAM     4     2      2
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _Timer_Interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_Timer_0
     _FM_Timer0_Init
   _Init_Timer_Interrupts

 _Timer_Interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      A       A       1       10.5%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
ABS                  0      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun May 07 01:30:46 2023

                               l11 019A                                 l63 0284  
                               l72 0264                                 l66 028A  
                               l69 0234                                 l79 01DA  
                               u55 0166                                l821 0106  
                              l831 0174                                l823 0110  
                              l841 0250                                l833 018A  
                              l825 012C                                l835 019C  
                              l843 0258                                l827 0142  
                              l851 0236                                l837 01A6  
                              l829 0152                                l845 020A  
                              l781 0280                                l853 023A  
                              l839 01C0                                l847 0222  
                              l855 023E                                l849 022E  
                              l857 0242                                l779 027A  
                              l859 0246                                l789 0286  
                             _LATF 0004C3                               _PIE3 0004A1  
                             _PIR3 0004B1                               i2l52 0208  
                             _TMR0 000318                  ?_FM_Hfintosc_Init 0501  
                             _main 0236                               fsr2h 0004DA  
                             indf2 0004DF                               fsr2l 0004D9  
               ??_FM_Hfintosc_Init 0503                               start 0102  
                     ___param_bank 000000                      ?_Init_Timer_0 0501  
                ?_Init_Gpio_System 0501                              ?_main 0501  
                            i2l801 01EA                              i2l803 01F8  
                            i2l805 01FC                              i2l807 0202  
                            i2l809 0206                              i2l799 01DC  
               ??_Init_Gpio_System 0501                              _TMR0H 000319  
                            _TMR0L 000318                              _TRISF 0004CB  
 Init_Internal_Oscillator@my_clock 0504                              status 0004D8  
           ?_Init_Timer_Interrupts 0501                    __initialization 0266  
                     __end_of_main 0250                     ??_Init_Timer_0 0505  
                           ??_main 050B                      __activetblptr 000000  
                           _T0CON0 00031A                             _T0CON1 00031B  
                           i2u3_40 01EA                             i2u3_41 01E6  
                           i2u4_40 01F8                             i2u4_41 01F4  
                 ??_FM_Timer0_Init 0503                             isa$std 000001  
                       __accesstop 0560            __end_of__initialization 0274  
                    ___rparam_used 000001                     __pcstackCOMRAM 0501  
                   ivt0x8_undefint 0100       FM_Hfintosc_Init@clock_params 0501  
             __end_of_Init_Timer_0 0236              Init_Timer_0@my_timer0 0505  
                          IVTBASEH 00045E                            IVTBASEL 00045D  
                          IVTBASEU 00045F          __size_of_FM_Hfintosc_Init 0040  
         __size_of_Timer_Interrupt 002E  __size_of_Init_Internal_Oscillator 0016  
        ?_Init_Internal_Oscillator 0501                            _INTCON0 0004D6  
        __size_of_Init_Gpio_System 0006            ??_Init_Timer_Interrupts 0501  
                          __Hparam 0000                            __Lparam 0000  
                          __pcinit 0266                            __ramtop 2500  
                          __ptext0 0236                            __ptext1 027A  
                          __ptext2 020A                            __ptext3 0106  
                          __ptext4 0250                            __ptext5 019C  
                          __ptext6 0286                            __ptext7 01DC  
             end_of_initialization 0274              __size_of_Init_Timer_0 002C  
                ??_Timer_Interrupt 0501                   _FM_Hfintosc_Init 019C  
                     _Init_Timer_0 020A                start_initialization 0266  
                       ivt0x8_base 0008                   _Init_Gpio_System 0286  
 __end_of_Init_Internal_Oscillator 0266            __size_of_FM_Timer0_Init 0096  
   __size_of_Init_Timer_Interrupts 000C      __end_of_Init_Timer_Interrupts 0286  
         _Init_Internal_Oscillator 0250                    _Timer_Interrupt 01DC  
      FM_Timer0_Init@timer_configs 0501           __end_of_FM_Hfintosc_Init 01DC  
                         __Hrparam 0000                           __Lrparam 0000  
         __end_of_Init_Gpio_System 028C                     _FM_Timer0_Init 0106  
                       _T0CON0bits 00031A                         _T0CON1bits 00031B  
                         __pivt0x8 0008                        _OSCCON1bits 0000AD  
                    __size_of_main 001A            __end_of_Timer_Interrupt 020A  
                         isa$xinst 000000             __end_of_FM_Timer0_Init 019C  
                         intlevel2 0000                         _OSCFRQbits 0000B1  
                  ?_FM_Timer0_Init 0501         ??_Init_Internal_Oscillator 0504  
                 ?_Timer_Interrupt 0501              _Init_Timer_Interrupts 027A  
