
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _158_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sum[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.011836    0.059613    0.039981    0.039981 ^ clk (in)
                                                         clk (net)
                      0.059614    0.000000    0.039981 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018575    0.040640    0.129431    0.169412 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040640    0.000113    0.169525 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.036200    0.056441    0.137646    0.307171 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.056441    0.000142    0.307313 ^ _158_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.002207    0.037338    0.299422    0.606735 ^ _158_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net21 (net)
                      0.037338    0.000005    0.606740 ^ output21/A (sky130_fd_sc_hd__buf_2)
     1    0.034344    0.170468    0.195610    0.802349 ^ output21/X (sky130_fd_sc_hd__buf_2)
                                                         sum[0] (net)
                      0.170468    0.000198    0.802547 ^ sum[0] (out)
                                              0.802547   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.802547   data arrival time
---------------------------------------------------------------------------------------------
                                             18.947453   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     13     -3 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 2
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 2
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
