library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity multiplexor2 is
	Port ( E0 : in  STD_LOGIC_VECTOR(0 to 3);
          E1 : in  STD_LOGIC_VECTOR(0 to 3);
          E2 : in  STD_LOGIC_VECTOR(0 to 3);
          E3 : in  STD_LOGIC_VECTOR(0 to 3);
          S0 : in  STD_LOGIC_VECTOR(0 to 3);
          S1 : in  STD_LOGIC_VECTOR(0 to 3);
          F : out  STD_LOGIC);
end multiplexor2;

