{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741273565259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2024  Intel Corporation. All rights reserved. " "Copyright (C) 2024  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:06:05 2025 " "Processing started: Thu Mar  6 10:06:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741273565263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273565263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map system " "Command: quartus_map system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273565263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741273565693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741273565693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/system.sv 4 3 " "Found 4 design units, including 3 entities, in source file source/system.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_types_pkg (SystemVerilog) " "Found design unit 1: cpu_types_pkg (SystemVerilog)" {  } { { "source/cpu_types_pkg.vh" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/cpu_types_pkg.vh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575568 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_if " "Found entity 1: register_file_if" {  } { { "source/register_file_if.vh" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575568 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_if " "Found entity 2: alu_if" {  } { { "source/alu_if.vh" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575568 ""} { "Info" "ISGN_ENTITY_NAME" "3 system " "Found entity 3: system" {  } { { "source/system.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/system_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/system_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "source/system_tb.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "source/register_file.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/alu_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "source/alu_fpga.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_fpga.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/system_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/system_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_fpga " "Found entity 1: system_fpga" {  } { { "source/system_fpga.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system_fpga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741273575624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273575624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "peak_found system_tb.sv(30) " "Verilog HDL Implicit Net warning at system_tb.sv(30): created implicit net for \"peak_found\"" {  } { { "source/system_tb.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273575626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741273575989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 system.sv(58) " "Verilog HDL assignment warning at system.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "source/system.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741273575992 "|system"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "system.sv(76) " "Verilog HDL Case Statement warning at system.sv(76): incomplete case statement has no default case item" {  } { { "source/system.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1741273575992 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_if register_file_if:rfif " "Elaborating entity \"register_file_if\" for hierarchy \"register_file_if:rfif\"" {  } { { "source/system.sv" "rfif" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273575994 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_file_if " "Entity \"register_file_if\" contains only dangling pins" {  } { { "source/system.sv" "rfif" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 16 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1741273575997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "source/system.sv" "RF" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273576019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_if alu_if:aluif " "Elaborating entity \"alu_if\" for hierarchy \"alu_if:aluif\"" {  } { { "source/system.sv" "aluif" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273576030 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "alu_if " "Entity \"alu_if\" contains only dangling pins" {  } { { "source/system.sv" "aluif" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 19 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1741273576031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "source/system.sv" "ALU" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/system.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273576049 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.sv(43) " "Verilog HDL warning at alu.sv(43): converting signed shift amount to unsigned" {  } { { "source/alu.sv" "" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu.sv" 43 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1741273576052 "|system|alu:ALU"}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel2\[4\] " "Node \"register_file_if:rfif\|register_file_if.rsel2\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel2\[4\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576244 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel2\[3\] " "Node \"register_file_if:rfif\|register_file_if.rsel2\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel2\[3\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576244 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel2\[2\] " "Node \"register_file_if:rfif\|register_file_if.rsel2\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel2\[2\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576244 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel2\[1\] " "Node \"register_file_if:rfif\|register_file_if.rsel2\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel2\[1\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel2\[0\] " "Node \"register_file_if:rfif\|register_file_if.rsel2\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel2\[0\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel1\[4\] " "Node \"register_file_if:rfif\|register_file_if.rsel1\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel1\[4\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel1\[3\] " "Node \"register_file_if:rfif\|register_file_if.rsel1\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel1\[3\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel1\[2\] " "Node \"register_file_if:rfif\|register_file_if.rsel1\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel1\[2\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel1\[1\] " "Node \"register_file_if:rfif\|register_file_if.rsel1\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel1\[1\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "register_file_if:rfif\|register_file_if.rsel1\[0\] " "Node \"register_file_if:rfif\|register_file_if.rsel1\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/register_file_if.vh" "register_file_if.rsel1\[0\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/register_file_if.vh" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[9\] " "Node \"alu_if:aluif\|alu_if.port_b\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[9\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[8\] " "Node \"alu_if:aluif\|alu_if.port_b\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[8\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[7\] " "Node \"alu_if:aluif\|alu_if.port_b\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[7\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[6\] " "Node \"alu_if:aluif\|alu_if.port_b\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[6\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[5\] " "Node \"alu_if:aluif\|alu_if.port_b\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[5\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576245 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[4\] " "Node \"alu_if:aluif\|alu_if.port_b\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[4\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[3\] " "Node \"alu_if:aluif\|alu_if.port_b\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[3\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[31\] " "Node \"alu_if:aluif\|alu_if.port_b\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[31\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[30\] " "Node \"alu_if:aluif\|alu_if.port_b\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[30\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[2\] " "Node \"alu_if:aluif\|alu_if.port_b\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[2\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[29\] " "Node \"alu_if:aluif\|alu_if.port_b\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[29\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[28\] " "Node \"alu_if:aluif\|alu_if.port_b\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[28\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[27\] " "Node \"alu_if:aluif\|alu_if.port_b\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[27\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[26\] " "Node \"alu_if:aluif\|alu_if.port_b\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[26\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[25\] " "Node \"alu_if:aluif\|alu_if.port_b\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[25\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[24\] " "Node \"alu_if:aluif\|alu_if.port_b\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[24\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[23\] " "Node \"alu_if:aluif\|alu_if.port_b\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[23\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[22\] " "Node \"alu_if:aluif\|alu_if.port_b\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[22\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[21\] " "Node \"alu_if:aluif\|alu_if.port_b\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[21\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[20\] " "Node \"alu_if:aluif\|alu_if.port_b\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[20\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[1\] " "Node \"alu_if:aluif\|alu_if.port_b\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[1\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576246 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[19\] " "Node \"alu_if:aluif\|alu_if.port_b\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[19\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[18\] " "Node \"alu_if:aluif\|alu_if.port_b\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[18\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[17\] " "Node \"alu_if:aluif\|alu_if.port_b\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[17\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[16\] " "Node \"alu_if:aluif\|alu_if.port_b\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[16\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[15\] " "Node \"alu_if:aluif\|alu_if.port_b\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[15\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[14\] " "Node \"alu_if:aluif\|alu_if.port_b\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[14\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[13\] " "Node \"alu_if:aluif\|alu_if.port_b\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[13\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[12\] " "Node \"alu_if:aluif\|alu_if.port_b\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[12\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[11\] " "Node \"alu_if:aluif\|alu_if.port_b\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[11\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[10\] " "Node \"alu_if:aluif\|alu_if.port_b\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[10\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_b\[0\] " "Node \"alu_if:aluif\|alu_if.port_b\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_b\[0\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[9\] " "Node \"alu_if:aluif\|alu_if.port_a\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[9\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[8\] " "Node \"alu_if:aluif\|alu_if.port_a\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[8\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[7\] " "Node \"alu_if:aluif\|alu_if.port_a\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[7\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[6\] " "Node \"alu_if:aluif\|alu_if.port_a\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[6\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[5\] " "Node \"alu_if:aluif\|alu_if.port_a\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[5\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[4\] " "Node \"alu_if:aluif\|alu_if.port_a\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[4\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576247 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[3\] " "Node \"alu_if:aluif\|alu_if.port_a\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[3\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[31\] " "Node \"alu_if:aluif\|alu_if.port_a\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[31\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[30\] " "Node \"alu_if:aluif\|alu_if.port_a\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[30\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[2\] " "Node \"alu_if:aluif\|alu_if.port_a\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[2\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[29\] " "Node \"alu_if:aluif\|alu_if.port_a\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[29\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[28\] " "Node \"alu_if:aluif\|alu_if.port_a\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[28\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[27\] " "Node \"alu_if:aluif\|alu_if.port_a\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[27\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[26\] " "Node \"alu_if:aluif\|alu_if.port_a\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[26\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[25\] " "Node \"alu_if:aluif\|alu_if.port_a\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[25\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[24\] " "Node \"alu_if:aluif\|alu_if.port_a\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[24\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[23\] " "Node \"alu_if:aluif\|alu_if.port_a\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[23\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[22\] " "Node \"alu_if:aluif\|alu_if.port_a\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[22\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[21\] " "Node \"alu_if:aluif\|alu_if.port_a\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[21\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[20\] " "Node \"alu_if:aluif\|alu_if.port_a\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[20\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[1\] " "Node \"alu_if:aluif\|alu_if.port_a\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[1\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[19\] " "Node \"alu_if:aluif\|alu_if.port_a\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[19\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[18\] " "Node \"alu_if:aluif\|alu_if.port_a\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[18\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576248 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[17\] " "Node \"alu_if:aluif\|alu_if.port_a\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[17\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[16\] " "Node \"alu_if:aluif\|alu_if.port_a\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[16\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[15\] " "Node \"alu_if:aluif\|alu_if.port_a\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[15\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[14\] " "Node \"alu_if:aluif\|alu_if.port_a\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[14\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[13\] " "Node \"alu_if:aluif\|alu_if.port_a\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[13\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[12\] " "Node \"alu_if:aluif\|alu_if.port_a\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[12\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[11\] " "Node \"alu_if:aluif\|alu_if.port_a\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[11\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[10\] " "Node \"alu_if:aluif\|alu_if.port_a\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[10\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.port_a\[0\] " "Node \"alu_if:aluif\|alu_if.port_a\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.port_a\[0\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.aluop\[3\] " "Node \"alu_if:aluif\|alu_if.aluop\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.aluop\[3\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.aluop\[2\] " "Node \"alu_if:aluif\|alu_if.aluop\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.aluop\[2\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.aluop\[1\] " "Node \"alu_if:aluif\|alu_if.aluop\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.aluop\[1\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Warning" "WSGN_WIRE_LOOP" "alu_if:aluif\|alu_if.aluop\[0\] " "Node \"alu_if:aluif\|alu_if.aluop\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "source/alu_if.vh" "alu_if.aluop\[0\]" { Text "/home/shay/a/kadakia0/ECE49022/fpga_test/source/alu_if.vh" 9 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1741273576249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741273576576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741273577077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741273577077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741273577187 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741273577187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741273577187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741273577187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741273577221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:06:17 2025 " "Processing ended: Thu Mar  6 10:06:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741273577221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741273577221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741273577221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741273577221 ""}
