Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 17:10:41 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mmul_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (578)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (578)
--------------------------------
 There are 578 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.771        0.000                      0                  575        0.180        0.000                      0                  575        1.358        0.000                       0                  1043  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.771        0.000                      0                  575        0.180        0.000                      0                  575        1.358        0.000                       0                  1043  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.485ns (16.692%)  route 2.421ns (83.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_pp0_iter1_reg_reg[0]/Q
                         net (fo=26, unplaced)        0.482     1.252    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/and_ln8_reg_1404_pp0_iter1_reg
                         LUT4 (Prop_lut4_I1_O)        0.123     1.375 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263/O
                         net (fo=16, unplaced)        0.324     1.699    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_263_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.742 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_255/O
                         net (fo=1, unplaced)         0.407     2.149    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_255_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.192 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_172/O
                         net (fo=1, unplaced)         0.742     2.934    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_172_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.977 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_32/O
                         net (fo=1, unplaced)         0.466     3.443    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  0.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.370 f  bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter2_reg_reg[2]/Q
                         net (fo=1, unplaced)         0.095     0.465    bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter2_reg[2]
                         LUT3 (Prop_lut3_I2_O)        0.064     0.529 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.529    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/C
                         clock pessimism              0.000     0.280    
                         FDRE (Hold_fdre_C_D)         0.069     0.349    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462                bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358                bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358                bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK



