Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May 28 21:32:05 2022
| Host         : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   531 |
|    Minimum number of control sets                        |   531 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1172 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   531 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    71 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     6 |
| >= 16              |   306 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1557 |          518 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             737 |          320 |
| Yes          | No                    | No                     |            6733 |         1900 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            6739 |         1751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                        | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_8                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_8                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                                                                                                | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                             | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                                                                                                | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state58                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/icmp_ln125_reg_44940                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_pp4_stage1                                                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[35]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_4                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/wreq_throttle/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_4                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln111_reg_43640                                                                                                                                                                                                          | design_1_i/conv_combined_0/inst/select_ln111_1_reg_4374                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                        | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__0_n_4                                                                                                                                                                         | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_8                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__1_n_8                                                                                                                                                                     | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__0_n_4                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                        | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_8                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__2_n_8                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                     | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                     | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/m_axi_gmem2_WREADY_0[0]                                                                                                                                                                              | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                  | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln1118_6_reg_44140                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/dwbuf_V_addr_2_reg_44240                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[27]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/trunc_ln1118_1_reg_43840                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln23_reg_527_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/p_43_in                                                                                                                                                                                        | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_4                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/p_43_in                                                                                                                                                                                        | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_4                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln23_reg_527_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm162_out                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/p_mid1155_reg_43520                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/empty_81_reg_43420                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/select_ln110_2_reg_43220                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/trunc_ln1118_1_reg_43840                                                                                                                                                                                                     | design_1_i/conv_combined_0/inst/trunc_ln113_reg_4399[12]_i_1_n_8                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state157                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln110_reg_42960                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln111_reg_43640                                                                                                                                                                                                          | design_1_i/conv_combined_0/inst/select_ln110_reg_4347[12]_i_1_n_8                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/addr_cmp_reg_44450                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln26_reg_5520                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/icmp_ln108_reg_41980                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/reuse_addr_reg_fu_264034_out                                                                                                                                                                                                 | design_1_i/conv_combined_0/inst/mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/D[0]                                                                                                                                                |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln26_reg_5520                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/empty_64_reg_1133[0]_i_1_n_8                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm[140]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                          | design_1_i/conv_combined_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY_1[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                             | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[2][0]                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/empty_61_reg_1101[15]_i_1_n_8                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter1_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                       | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/dout_valid_reg                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state92                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln36_reg_471_pp0_iter2_reg_reg[0]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[2][0]                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/empty_78_reg_859[0]_i_1_n_8                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/reuse_reg_fu_2680                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/D[0]                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[101][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/p_0_in__1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/p_0_in__0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[27][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                       | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/dout_valid_reg                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[35][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter1_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln127_reg_4584_reg[0]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY_0[0]                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln36_reg_471_pp0_iter2_reg_reg[0]_0[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                          | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/wreq_throttle/m_axi_gmem2_WREADY_0[0]                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/wreq_throttle/SR[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[36][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[88][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state88                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                        | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_pp4_stage1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_0[0]                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_0[0]                                                                                                                                                            | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             23 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/gmem_WVALID                                                                                                                                                                                   | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/gmem_WVALID                                                                                                                                                                                   | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             26 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln111_reg_43640                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/D[0]                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             29 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/i_1_reg_2300                                                                                                                                                                                  | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_NS_fsm1                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/ap_CS_fsm_reg[88]                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_reg_2520                                                                                                                                                                                       | design_1_i/InputLayer_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/i_2_reg_2630                                                                                                                                                                                     | design_1_i/InputLayer_1/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp6_iter0_reg                                                                                                                                                                | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/I_AWVALID1151_out                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                          | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                          | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_1_reg_7220                                                                                                                                                                                  | design_1_i/conv_combined_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/l_1_reg_8030                                                                                                                                                                                  | design_1_i/conv_combined_0/inst/ap_CS_fsm_state71                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/l_reg_7110                                                                                                                                                                                    | design_1_i/conv_combined_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rdata/i_reg_2520                                                                                                                                                                                       | design_1_i/InputLayer_1/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_3_reg_7330                                                                                                                                                                                  | design_1_i/conv_combined_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/ap_CS_fsm_state27                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp5_iter0_reg                                                                                                                                                                | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[94]                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/buff_wdata/i_3_reg_2410                                                                                                                                                                                  | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[7]                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_3_reg_2410                                                                                                                                                                                  | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[7]                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_1_reg_2300                                                                                                                                                                                  | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_NS_fsm1                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/p_mid1189_reg_45580                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/fw_reg_11220                                                                                                                                                                                                                 | design_1_i/conv_combined_0/inst/ap_NS_fsm162_out                                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state108                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state112                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/p_mid1100_reg_40840                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_2_reg_2630                                                                                                                                                                                     | design_1_i/InputLayer_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_addr_1_reg_38880                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_debug_x[31]_i_1_n_8                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_wt[31]_i_1_n_8                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_dwt[31]_i_1_n_8                                                                                                                                                                                          | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_F[31]_i_1_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/control_s_axi_U/int_dim[31]_i_1_n_4                                                                                                                                                                                             | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/control_s_axi_U/int_dx[31]_i_1_n_4                                                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/rdata[31]_i_2_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/control_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/control_s_axi_U/int_x[31]_i_1_n_4                                                                                                                                                                                               | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_W[31]_i_1_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/i_2_reg_1007[0]_i_2_n_8                                                                                                                                                                                                      | design_1_i/conv_combined_0/inst/i_2_reg_1007                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_debug_dx[31]_i_1_n_8                                                                                                                                                                                     | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_db[31]_i_1_n_8                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_b[31]_i_1_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_dim[31]_i_1_n_4                                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_H[31]_i_1_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/dbbuf_V_U/conv_combined_bbuf_V_ram_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/p_43_in                                                                                                                                                                                        | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/p_43_in                                                                                                                                                                                        | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                      | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_dx[31]_i_1_n_4                                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_FW[31]_i_1_n_8                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_FH[31]_i_1_n_8                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/control_s_axi_U/int_C[31]_i_1_n_8                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_x[31]_i_1_n_4                                                                                                                                                                                               | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/icmp_ln125_reg_44940                                                                                                                                  | design_1_i/conv_combined_0/inst/select_ln125_reg_4521[31]_i_1_n_8                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/select_ln50_reg_3813[31]_i_1_n_8                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state168                                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp9_iter1_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state158                                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/select_ln76_reg_4835[31]_i_1_n_8                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp9_iter1_reg                                                                                                                                                                  | design_1_i/conv_combined_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/add_ln144_reg_49220                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state60                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/select_ln98_reg_4052[31]_i_1_n_8                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/ap_CS_fsm_reg[10]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state106                                                                                                                                                                                                           | design_1_i/conv_combined_0/inst/ap_CS_fsm_state89                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                       | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state84                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/select_ln107_reg_4220[31]_i_1_n_8                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/reg_12230                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state160                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/ap_CS_fsm_reg[111]                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/icmp_ln49_reg_3658_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop                                                                                                                                                                               | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop                                                                                                                                                                               | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[145][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             38 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state109                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             38 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             38 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             39 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               15 |             39 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state154                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             40 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                        | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               23 |             41 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln128_4_reg_45740                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln53_4_reg_38350                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln101_4_reg_41050                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             42 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               16 |             42 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/fh_1_reg_9050                                                                                                                                                                                                                | design_1_i/conv_combined_0/inst/fh_1_reg_905                                                                                                                                                                                                                                  |               19 |             45 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln112_reg_44090                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             46 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state153                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             52 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             62 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state62                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state110                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               14 |             62 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm163_out                                                                                                                                                                                                             | design_1_i/conv_combined_0/inst/indvar_flatten36_reg_1065[63]                                                                                                                                                                                                                 |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm173_out                                                                                                                                                                    | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                                                     |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             63 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state75                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/indvar_flatten102_reg_779[63]                                                                                                                                                                                                                 |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/indvar_flatten_reg_675[63]                                                                                                                                                                                                                    |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               24 |             63 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state82                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                         | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/indvar_flatten138_reg_8940                                                                                                                                                                                                   | design_1_i/conv_combined_0/inst/indvar_flatten138_reg_894                                                                                                                                                                                                                     |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/icmp_ln110_reg_4292_reg[0]                                                                                                                         | design_1_i/conv_combined_0/inst/select_ln111_4_reg_4337                                                                                                                                                                                                                       |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state52                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state139                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state76                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                          | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                           | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               23 |             67 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             69 |         4.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |               13 |             69 |         5.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state60                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               24 |             70 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln111_2_reg_43320                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             70 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                       | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               23 |             75 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                      | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               17 |             75 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                       | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               19 |             75 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                      | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               21 |             75 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                   | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                  | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                    | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |               22 |             75 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               36 |             93 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               19 |             94 |         4.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               18 |             94 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm163_out                                                                                                                                                                                                             | design_1_i/conv_combined_0/inst/indvar_flatten57_reg_10530_in[95]                                                                                                                                                                                                             |               24 |             95 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/add_ln110_1_reg_43060                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |             96 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state144                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               21 |             96 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state57                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               24 |             97 |         4.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             97 |         4.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state107                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               28 |            101 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/E[0]                                                                                                                               | design_1_i/conv_combined_0/inst/mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/SR[0]                                                                                                                                               |               29 |            108 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/icmp_ln110_reg_4292_reg[0]                                                                                                                         | design_1_i/conv_combined_0/inst/c_1_reg_882                                                                                                                                                                                                                                   |               30 |            109 |         3.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/InputLayer_1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               50 |            123 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               47 |            123 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state59                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               34 |            126 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state150                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state149                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               27 |            128 |         4.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/ap_CS_fsm_reg[7]                                                                                                                                                        |               56 |            189 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state75                                                                                                                                                                                                            | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/ap_CS_fsm_reg[50]                                                                                                                                                      |               50 |            189 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm173_out                                                                                                                                                                    | design_1_i/conv_combined_0/inst/mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/ap_CS_fsm_reg[73]                                                                                                                                                      |               52 |            189 |         3.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               55 |            191 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_NS_fsm163_out                                                                                                                                                                                                             | design_1_i/conv_combined_0/inst/c_reg_1041                                                                                                                                                                                                                                    |               53 |            198 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                        |              118 |            255 |         2.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv_combined_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |              104 |            350 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              519 |           1568 |         3.02 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


