
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c2  00800200  000017aa  0000183e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  008002c2  008002c2  00001900  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001900  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000270  00000000  00000000  0000195c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000202a  00000000  00000000  00001bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010bf  00000000  00000000  00003bf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000015bc  00000000  00000000  00004cb5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000054c  00000000  00000000  00006274  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000074a  00000000  00000000  000067c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000dcc  00000000  00000000  00006f0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b0  00000000  00000000  00007cd6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c1       	rjmp	.+722    	; 0x2e0 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	81 c4       	rjmp	.+2306   	; 0x9a0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	eb 04       	cpc	r14, r11
      e6:	3d 05       	cpc	r19, r13
      e8:	3d 05       	cpc	r19, r13
      ea:	3d 05       	cpc	r19, r13
      ec:	3d 05       	cpc	r19, r13
      ee:	3d 05       	cpc	r19, r13
      f0:	3d 05       	cpc	r19, r13
      f2:	3d 05       	cpc	r19, r13
      f4:	eb 04       	cpc	r14, r11
      f6:	3d 05       	cpc	r19, r13
      f8:	3d 05       	cpc	r19, r13
      fa:	3d 05       	cpc	r19, r13
      fc:	3d 05       	cpc	r19, r13
      fe:	3d 05       	cpc	r19, r13
     100:	3d 05       	cpc	r19, r13
     102:	3d 05       	cpc	r19, r13
     104:	ed 04       	cpc	r14, r13
     106:	3d 05       	cpc	r19, r13
     108:	3d 05       	cpc	r19, r13
     10a:	3d 05       	cpc	r19, r13
     10c:	3d 05       	cpc	r19, r13
     10e:	3d 05       	cpc	r19, r13
     110:	3d 05       	cpc	r19, r13
     112:	3d 05       	cpc	r19, r13
     114:	3d 05       	cpc	r19, r13
     116:	3d 05       	cpc	r19, r13
     118:	3d 05       	cpc	r19, r13
     11a:	3d 05       	cpc	r19, r13
     11c:	3d 05       	cpc	r19, r13
     11e:	3d 05       	cpc	r19, r13
     120:	3d 05       	cpc	r19, r13
     122:	3d 05       	cpc	r19, r13
     124:	ed 04       	cpc	r14, r13
     126:	3d 05       	cpc	r19, r13
     128:	3d 05       	cpc	r19, r13
     12a:	3d 05       	cpc	r19, r13
     12c:	3d 05       	cpc	r19, r13
     12e:	3d 05       	cpc	r19, r13
     130:	3d 05       	cpc	r19, r13
     132:	3d 05       	cpc	r19, r13
     134:	3d 05       	cpc	r19, r13
     136:	3d 05       	cpc	r19, r13
     138:	3d 05       	cpc	r19, r13
     13a:	3d 05       	cpc	r19, r13
     13c:	3d 05       	cpc	r19, r13
     13e:	3d 05       	cpc	r19, r13
     140:	3d 05       	cpc	r19, r13
     142:	3d 05       	cpc	r19, r13
     144:	39 05       	cpc	r19, r9
     146:	3d 05       	cpc	r19, r13
     148:	3d 05       	cpc	r19, r13
     14a:	3d 05       	cpc	r19, r13
     14c:	3d 05       	cpc	r19, r13
     14e:	3d 05       	cpc	r19, r13
     150:	3d 05       	cpc	r19, r13
     152:	3d 05       	cpc	r19, r13
     154:	16 05       	cpc	r17, r6
     156:	3d 05       	cpc	r19, r13
     158:	3d 05       	cpc	r19, r13
     15a:	3d 05       	cpc	r19, r13
     15c:	3d 05       	cpc	r19, r13
     15e:	3d 05       	cpc	r19, r13
     160:	3d 05       	cpc	r19, r13
     162:	3d 05       	cpc	r19, r13
     164:	3d 05       	cpc	r19, r13
     166:	3d 05       	cpc	r19, r13
     168:	3d 05       	cpc	r19, r13
     16a:	3d 05       	cpc	r19, r13
     16c:	3d 05       	cpc	r19, r13
     16e:	3d 05       	cpc	r19, r13
     170:	3d 05       	cpc	r19, r13
     172:	3d 05       	cpc	r19, r13
     174:	0a 05       	cpc	r16, r10
     176:	3d 05       	cpc	r19, r13
     178:	3d 05       	cpc	r19, r13
     17a:	3d 05       	cpc	r19, r13
     17c:	3d 05       	cpc	r19, r13
     17e:	3d 05       	cpc	r19, r13
     180:	3d 05       	cpc	r19, r13
     182:	3d 05       	cpc	r19, r13
     184:	28 05       	cpc	r18, r8

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ea       	ldi	r30, 0xAA	; 170
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3c       	cpi	r26, 0xC2	; 194
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 ec       	ldi	r26, 0xC2	; 194
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 3d       	cpi	r26, 0xDA	; 218
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	67 d1       	rcall	.+718    	; 0x490 <main>
     1c2:	0c 94 d3 0b 	jmp	0x17a6	; 0x17a6 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	
	for (int i = 0; i < message->length; i++){
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
}
     1c8:	40 e6       	ldi	r20, 0x60	; 96
     1ca:	60 e6       	ldi	r22, 0x60	; 96
     1cc:	80 e6       	ldi	r24, 0x60	; 96
     1ce:	02 d1       	rcall	.+516    	; 0x3d4 <MCP_bit_modify>
     1d0:	40 e6       	ldi	r20, 0x60	; 96
     1d2:	60 e6       	ldi	r22, 0x60	; 96
     1d4:	80 e7       	ldi	r24, 0x70	; 112
     1d6:	fe d0       	rcall	.+508    	; 0x3d4 <MCP_bit_modify>
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	64 e0       	ldi	r22, 0x04	; 4
     1dc:	80 e6       	ldi	r24, 0x60	; 96
     1de:	fa d0       	rcall	.+500    	; 0x3d4 <MCP_bit_modify>
     1e0:	44 e0       	ldi	r20, 0x04	; 4
     1e2:	64 e0       	ldi	r22, 0x04	; 4
     1e4:	80 e7       	ldi	r24, 0x70	; 112
     1e6:	f6 d0       	rcall	.+492    	; 0x3d4 <MCP_bit_modify>
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	f2 d0       	rcall	.+484    	; 0x3d4 <MCP_bit_modify>
     1f0:	8e e0       	ldi	r24, 0x0E	; 14
     1f2:	be d0       	rcall	.+380    	; 0x370 <MCP_read>
     1f4:	80 7e       	andi	r24, 0xE0	; 224
     1f6:	31 f0       	breq	.+12     	; 0x204 <CAN_init+0x3c>
     1f8:	82 e1       	ldi	r24, 0x12	; 18
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	cb d6       	rcall	.+3478   	; 0xf94 <puts>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	63 e0       	ldi	r22, 0x03	; 3
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	d2 d0       	rcall	.+420    	; 0x3ae <MCP_write>
     20a:	e9 e6       	ldi	r30, 0x69	; 105
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	80 62       	ori	r24, 0x20	; 32
     212:	80 83       	st	Z, r24
     214:	ea 9a       	sbi	0x1d, 2	; 29
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	08 95       	ret

0000021c <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     21c:	cf 92       	push	r12
     21e:	df 92       	push	r13
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	7c 01       	movw	r14, r24
     22e:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	86 0f       	add	r24, r22
     234:	9d d0       	rcall	.+314    	; 0x370 <MCP_read>
     236:	d8 2f       	mov	r29, r24
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	8c 0f       	add	r24, r28
     23c:	99 d0       	rcall	.+306    	; 0x370 <MCP_read>
     23e:	48 2f       	mov	r20, r24
     240:	42 95       	swap	r20
     242:	46 95       	lsr	r20
     244:	47 70       	andi	r20, 0x07	; 7
     246:	2d 2f       	mov	r18, r29
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	88 0f       	add	r24, r24
     24e:	99 1f       	adc	r25, r25
     250:	88 0f       	add	r24, r24
     252:	99 1f       	adc	r25, r25
     254:	88 0f       	add	r24, r24
     256:	99 1f       	adc	r25, r25
     258:	84 2b       	or	r24, r20
     25a:	f7 01       	movw	r30, r14
     25c:	91 83       	std	Z+1, r25	; 0x01
     25e:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     260:	85 e0       	ldi	r24, 0x05	; 5
     262:	8c 0f       	add	r24, r28
     264:	85 d0       	rcall	.+266    	; 0x370 <MCP_read>
     266:	8f 70       	andi	r24, 0x0F	; 15
     268:	f7 01       	movw	r30, r14
     26a:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     26c:	88 23       	and	r24, r24
     26e:	f1 f0       	breq	.+60     	; 0x2ac <CAN_msg_receive+0x90>
     270:	0f 2e       	mov	r0, r31
     272:	f6 e0       	ldi	r31, 0x06	; 6
     274:	df 2e       	mov	r13, r31
     276:	f0 2d       	mov	r31, r0
     278:	dc 0e       	add	r13, r28
     27a:	87 01       	movw	r16, r14
     27c:	0d 5f       	subi	r16, 0xFD	; 253
     27e:	1f 4f       	sbci	r17, 0xFF	; 255
     280:	0f 2e       	mov	r0, r31
     282:	fe e0       	ldi	r31, 0x0E	; 14
     284:	cf 2e       	mov	r12, r31
     286:	f0 2d       	mov	r31, r0
     288:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     28a:	c0 e0       	ldi	r28, 0x00	; 0
     28c:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     28e:	8d 2d       	mov	r24, r13
     290:	6f d0       	rcall	.+222    	; 0x370 <MCP_read>
     292:	f8 01       	movw	r30, r16
     294:	81 93       	st	Z+, r24
     296:	8f 01       	movw	r16, r30
		i++;
     298:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     29a:	f7 01       	movw	r30, r14
     29c:	22 81       	ldd	r18, Z+2	; 0x02
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	c2 17       	cp	r28, r18
     2a2:	d3 07       	cpc	r29, r19
     2a4:	1c f4       	brge	.+6      	; 0x2ac <CAN_msg_receive+0x90>
     2a6:	d3 94       	inc	r13
     2a8:	dc 10       	cpse	r13, r12
     2aa:	f1 cf       	rjmp	.-30     	; 0x28e <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	1f 91       	pop	r17
     2b2:	0f 91       	pop	r16
     2b4:	ff 90       	pop	r15
     2b6:	ef 90       	pop	r14
     2b8:	df 90       	pop	r13
     2ba:	cf 90       	pop	r12
     2bc:	08 95       	ret

000002be <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     2be:	20 91 c2 02 	lds	r18, 0x02C2
     2c2:	21 30       	cpi	r18, 0x01	; 1
     2c4:	19 f0       	breq	.+6      	; 0x2cc <CAN_handle_interrupt+0xe>
     2c6:	22 30       	cpi	r18, 0x02	; 2
     2c8:	31 f0       	breq	.+12     	; 0x2d6 <CAN_handle_interrupt+0x18>
     2ca:	08 95       	ret
		case no_flag:
		//printf("no interrupt 1\n");
			break;
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     2cc:	60 e6       	ldi	r22, 0x60	; 96
     2ce:	a6 df       	rcall	.-180    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2d0:	10 92 c2 02 	sts	0x02C2, r1
			//printf("interrupt handled 1\n");
			break;
     2d4:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     2d6:	60 e7       	ldi	r22, 0x70	; 112
     2d8:	a1 df       	rcall	.-190    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2da:	10 92 c2 02 	sts	0x02C2, r1
     2de:	08 95       	ret

000002e0 <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     2e0:	1f 92       	push	r1
     2e2:	0f 92       	push	r0
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	0f 92       	push	r0
     2e8:	11 24       	eor	r1, r1
     2ea:	0b b6       	in	r0, 0x3b	; 59
     2ec:	0f 92       	push	r0
     2ee:	2f 93       	push	r18
     2f0:	3f 93       	push	r19
     2f2:	4f 93       	push	r20
     2f4:	5f 93       	push	r21
     2f6:	6f 93       	push	r22
     2f8:	7f 93       	push	r23
     2fa:	8f 93       	push	r24
     2fc:	9f 93       	push	r25
     2fe:	af 93       	push	r26
     300:	bf 93       	push	r27
     302:	ef 93       	push	r30
     304:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     306:	8c e2       	ldi	r24, 0x2C	; 44
     308:	33 d0       	rcall	.+102    	; 0x370 <MCP_read>

	if (interrupt & MCP_RX0IF){
     30a:	80 ff       	sbrs	r24, 0
     30c:	08 c0       	rjmp	.+16     	; 0x31e <__vector_3+0x3e>
		interrupt_flag = RX0;
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	80 93 c2 02 	sts	0x02C2, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     314:	40 e0       	ldi	r20, 0x00	; 0
     316:	61 e0       	ldi	r22, 0x01	; 1
     318:	8c e2       	ldi	r24, 0x2C	; 44
     31a:	5c d0       	rcall	.+184    	; 0x3d4 <MCP_bit_modify>
     31c:	09 c0       	rjmp	.+18     	; 0x330 <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     31e:	81 ff       	sbrs	r24, 1
     320:	07 c0       	rjmp	.+14     	; 0x330 <__vector_3+0x50>
		interrupt_flag = RX1;
     322:	82 e0       	ldi	r24, 0x02	; 2
     324:	80 93 c2 02 	sts	0x02C2, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     328:	40 e0       	ldi	r20, 0x00	; 0
     32a:	62 e0       	ldi	r22, 0x02	; 2
     32c:	8c e2       	ldi	r24, 0x2C	; 44
     32e:	52 d0       	rcall	.+164    	; 0x3d4 <MCP_bit_modify>
	}
	
}
     330:	ff 91       	pop	r31
     332:	ef 91       	pop	r30
     334:	bf 91       	pop	r27
     336:	af 91       	pop	r26
     338:	9f 91       	pop	r25
     33a:	8f 91       	pop	r24
     33c:	7f 91       	pop	r23
     33e:	6f 91       	pop	r22
     340:	5f 91       	pop	r21
     342:	4f 91       	pop	r20
     344:	3f 91       	pop	r19
     346:	2f 91       	pop	r18
     348:	0f 90       	pop	r0
     34a:	0b be       	out	0x3b, r0	; 59
     34c:	0f 90       	pop	r0
     34e:	0f be       	out	0x3f, r0	; 63
     350:	0f 90       	pop	r0
     352:	1f 90       	pop	r1
     354:	18 95       	reti

00000356 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	67 d0       	rcall	.+206    	; 0x42a <SPI_set_ss>
     35c:	80 ec       	ldi	r24, 0xC0	; 192
     35e:	5b d0       	rcall	.+182    	; 0x416 <SPI_transmit_receive>
     360:	82 e4       	ldi	r24, 0x42	; 66
     362:	8a 95       	dec	r24
     364:	f1 f7       	brne	.-4      	; 0x362 <MCP_reset+0xc>
     366:	00 c0       	rjmp	.+0      	; 0x368 <MCP_reset+0x12>
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	90 e0       	ldi	r25, 0x00	; 0
     36c:	5e c0       	rjmp	.+188    	; 0x42a <SPI_set_ss>
     36e:	08 95       	ret

00000370 <MCP_read>:
     370:	cf 93       	push	r28
     372:	c8 2f       	mov	r28, r24
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	58 d0       	rcall	.+176    	; 0x42a <SPI_set_ss>
     37a:	83 e0       	ldi	r24, 0x03	; 3
     37c:	4c d0       	rcall	.+152    	; 0x416 <SPI_transmit_receive>
     37e:	8c 2f       	mov	r24, r28
     380:	4a d0       	rcall	.+148    	; 0x416 <SPI_transmit_receive>
     382:	80 e0       	ldi	r24, 0x00	; 0
     384:	48 d0       	rcall	.+144    	; 0x416 <SPI_transmit_receive>
     386:	c8 2f       	mov	r28, r24
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	4e d0       	rcall	.+156    	; 0x42a <SPI_set_ss>
     38e:	8c 2f       	mov	r24, r28
     390:	cf 91       	pop	r28
     392:	08 95       	ret

00000394 <MCP_init>:
     394:	e0 df       	rcall	.-64     	; 0x356 <MCP_reset>
     396:	8e e0       	ldi	r24, 0x0E	; 14
     398:	eb df       	rcall	.-42     	; 0x370 <MCP_read>
     39a:	80 7e       	andi	r24, 0xE0	; 224
     39c:	80 38       	cpi	r24, 0x80	; 128
     39e:	29 f0       	breq	.+10     	; 0x3aa <MCP_init+0x16>
     3a0:	8f e3       	ldi	r24, 0x3F	; 63
     3a2:	92 e0       	ldi	r25, 0x02	; 2
     3a4:	f7 d5       	rcall	.+3054   	; 0xf94 <puts>
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	08 95       	ret
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	08 95       	ret

000003ae <MCP_write>:
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	d8 2f       	mov	r29, r24
     3b4:	c6 2f       	mov	r28, r22
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	37 d0       	rcall	.+110    	; 0x42a <SPI_set_ss>
     3bc:	82 e0       	ldi	r24, 0x02	; 2
     3be:	2b d0       	rcall	.+86     	; 0x416 <SPI_transmit_receive>
     3c0:	8d 2f       	mov	r24, r29
     3c2:	29 d0       	rcall	.+82     	; 0x416 <SPI_transmit_receive>
     3c4:	8c 2f       	mov	r24, r28
     3c6:	27 d0       	rcall	.+78     	; 0x416 <SPI_transmit_receive>
     3c8:	81 e0       	ldi	r24, 0x01	; 1
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	2e d0       	rcall	.+92     	; 0x42a <SPI_set_ss>
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3d4:	1f 93       	push	r17
     3d6:	cf 93       	push	r28
     3d8:	df 93       	push	r29
     3da:	18 2f       	mov	r17, r24
     3dc:	d6 2f       	mov	r29, r22
     3de:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	22 d0       	rcall	.+68     	; 0x42a <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     3e6:	85 e0       	ldi	r24, 0x05	; 5
     3e8:	16 d0       	rcall	.+44     	; 0x416 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     3ea:	81 2f       	mov	r24, r17
     3ec:	14 d0       	rcall	.+40     	; 0x416 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     3ee:	8d 2f       	mov	r24, r29
     3f0:	12 d0       	rcall	.+36     	; 0x416 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     3f2:	8c 2f       	mov	r24, r28
     3f4:	10 d0       	rcall	.+32     	; 0x416 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     3f6:	81 e0       	ldi	r24, 0x01	; 1
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	17 d0       	rcall	.+46     	; 0x42a <SPI_set_ss>
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	1f 91       	pop	r17
     402:	08 95       	ret

00000404 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     404:	84 b1       	in	r24, 0x04	; 4
     406:	87 68       	ori	r24, 0x87	; 135
     408:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     40a:	81 e1       	ldi	r24, 0x11	; 17
     40c:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     40e:	8c b5       	in	r24, 0x2c	; 44
     410:	80 64       	ori	r24, 0x40	; 64
     412:	8c bd       	out	0x2c, r24	; 44
     414:	08 95       	ret

00000416 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     416:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     418:	0d b4       	in	r0, 0x2d	; 45
     41a:	07 fe       	sbrs	r0, 7
     41c:	fd cf       	rjmp	.-6      	; 0x418 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     41e:	82 e4       	ldi	r24, 0x42	; 66
     420:	8a 95       	dec	r24
     422:	f1 f7       	brne	.-4      	; 0x420 <SPI_transmit_receive+0xa>
     424:	00 c0       	rjmp	.+0      	; 0x426 <SPI_transmit_receive+0x10>
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     426:	8e b5       	in	r24, 0x2e	; 46
	
}
     428:	08 95       	ret

0000042a <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	91 05       	cpc	r25, r1
     42e:	11 f4       	brne	.+4      	; 0x434 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     430:	2f 9a       	sbi	0x05, 7	; 5
     432:	08 95       	ret
	}
	else if (val == 0){
     434:	89 2b       	or	r24, r25
     436:	09 f4       	brne	.+2      	; 0x43a <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     438:	2f 98       	cbi	0x05, 7	; 5
     43a:	08 95       	ret

0000043c <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     43c:	e0 ec       	ldi	r30, 0xC0	; 192
     43e:	f0 e0       	ldi	r31, 0x00	; 0
     440:	90 81       	ld	r25, Z
     442:	95 ff       	sbrs	r25, 5
     444:	fd cf       	rjmp	.-6      	; 0x440 <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     446:	80 93 c6 00 	sts	0x00C6, r24
     44a:	08 95       	ret

0000044c <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     44c:	e0 ec       	ldi	r30, 0xC0	; 192
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	80 81       	ld	r24, Z
     452:	88 23       	and	r24, r24
     454:	ec f7       	brge	.-6      	; 0x450 <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     456:	80 91 c6 00 	lds	r24, 0x00C6
     45a:	08 95       	ret

0000045c <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     45c:	e5 ec       	ldi	r30, 0xC5	; 197
     45e:	f0 e0       	ldi	r31, 0x00	; 0
     460:	20 81       	ld	r18, Z
     462:	92 2b       	or	r25, r18
     464:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     466:	e4 ec       	ldi	r30, 0xC4	; 196
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	90 81       	ld	r25, Z
     46c:	89 2b       	or	r24, r25
     46e:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     470:	e1 ec       	ldi	r30, 0xC1	; 193
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	88 61       	ori	r24, 0x18	; 24
     478:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     47a:	e2 ec       	ldi	r30, 0xC2	; 194
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	8e 60       	ori	r24, 0x0E	; 14
     482:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     484:	66 e2       	ldi	r22, 0x26	; 38
     486:	72 e0       	ldi	r23, 0x02	; 2
     488:	8e e1       	ldi	r24, 0x1E	; 30
     48a:	92 e0       	ldi	r25, 0x02	; 2
     48c:	28 c5       	rjmp	.+2640   	; 0xede <fdevopen>
     48e:	08 95       	ret

00000490 <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	2b 97       	sbiw	r28, 0x0b	; 11
     49a:	0f b6       	in	r0, 0x3f	; 63
     49c:	f8 94       	cli
     49e:	de bf       	out	0x3e, r29	; 62
     4a0:	0f be       	out	0x3f, r0	; 63
     4a2:	cd bf       	out	0x3d, r28	; 61
	cli();
     4a4:	f8 94       	cli
	printf("Initializations\n");
     4a6:	80 e7       	ldi	r24, 0x70	; 112
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	74 d5       	rcall	.+2792   	; 0xf94 <puts>
	UART_Init( MYUBRR );
     4ac:	87 e6       	ldi	r24, 0x67	; 103
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	d5 df       	rcall	.-86     	; 0x45c <UART_Init>
	SPI_init();
     4b2:	a8 df       	rcall	.-176    	; 0x404 <SPI_init>
	MCP_init();
     4b4:	6f df       	rcall	.-290    	; 0x394 <MCP_init>
	CAN_init();
     4b6:	88 de       	rcall	.-752    	; 0x1c8 <CAN_init>
	COUNTER_init();
     4b8:	d1 d0       	rcall	.+418    	; 0x65c <COUNTER_init>
	ADC_init_2560();
     4ba:	ca d0       	rcall	.+404    	; 0x650 <ADC_init_2560>
	MOTOR_init();
     4bc:	f2 d0       	rcall	.+484    	; 0x6a2 <MOTOR_init>
	printf("\n\n\nInit done\n");
     4be:	80 e8       	ldi	r24, 0x80	; 128
     4c0:	92 e0       	ldi	r25, 0x02	; 2
     4c2:	68 d5       	rcall	.+2768   	; 0xf94 <puts>
	sei();
     4c4:	78 94       	sei
	
	MOTOR_find_limits();
     4c6:	4d d1       	rcall	.+666    	; 0x762 <MOTOR_find_limits>
	int16_t velocity;
	float encoder_pos;
	float y;
	float u;
	float reference;
	uint8_t prev_data = 0;
     4c8:	51 2c       	mov	r5, r1
				
		}
		y = MOTOR_read_scaled_encoder();
		if (y < 0){ y = 0; }
		u = CONTROLLER_run(y, reference);
		MOTOR_set_dir(y > reference);
     4ca:	66 24       	eor	r6, r6
     4cc:	63 94       	inc	r6
     4ce:	71 2c       	mov	r7, r1
     4d0:	31 2c       	mov	r3, r1
     4d2:	41 2c       	mov	r4, r1
	float u;
	float reference;
	uint8_t prev_data = 0;
	
	while(1){
		CAN_handle_interrupt(&receive);
     4d4:	ce 01       	movw	r24, r28
     4d6:	01 96       	adiw	r24, 0x01	; 1
     4d8:	f2 de       	rcall	.-540    	; 0x2be <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     4da:	8c 81       	ldd	r24, Y+4	; 0x04
     4dc:	88 23       	and	r24, r24
     4de:	19 f0       	breq	.+6      	; 0x4e6 <main+0x56>
     4e0:	83 30       	cpi	r24, 0x03	; 3
     4e2:	39 f0       	breq	.+14     	; 0x4f2 <main+0x62>
     4e4:	0a c0       	rjmp	.+20     	; 0x4fa <main+0x6a>
			case CAN_JOY_POS_X:
				if (receive.data[1] != prev_data){
     4e6:	8d 81       	ldd	r24, Y+5	; 0x05
     4e8:	85 15       	cp	r24, r5
     4ea:	39 f0       	breq	.+14     	; 0x4fa <main+0x6a>
					//printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
					SERVO_set_position(receive.data[1]);
     4ec:	ce d1       	rcall	.+924    	; 0x88a <SERVO_set_position>
					prev_data=receive.data[1];
     4ee:	5d 80       	ldd	r5, Y+5	; 0x05
     4f0:	04 c0       	rjmp	.+8      	; 0x4fa <main+0x6a>
			case CAN_SLIDER_POS_R:
				//printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
				reference =(float)receive.data[1];
				//printf("\t\t\t Received data before: %d\n", receive.data[1]);
				//printf("\t\t\t Reference before: %d\n", (int)reference);
				reference = CONTROLLER_set_reference(receive.data[1]);
     4f2:	8d 81       	ldd	r24, Y+5	; 0x05
     4f4:	2b d0       	rcall	.+86     	; 0x54c <CONTROLLER_set_reference>
     4f6:	4b 01       	movw	r8, r22
     4f8:	5c 01       	movw	r10, r24
					//MOTOR_set_velocity((uint8_t)velocity);
				//}
				break;
				
		}
		y = MOTOR_read_scaled_encoder();
     4fa:	72 d1       	rcall	.+740    	; 0x7e0 <MOTOR_read_scaled_encoder>
     4fc:	6b 01       	movw	r12, r22
     4fe:	7c 01       	movw	r14, r24
		if (y < 0){ y = 0; }
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	a9 01       	movw	r20, r18
     506:	34 d3       	rcall	.+1640   	; 0xb70 <__cmpsf2>
     508:	88 23       	and	r24, r24
     50a:	1c f4       	brge	.+6      	; 0x512 <main+0x82>
     50c:	c1 2c       	mov	r12, r1
     50e:	d1 2c       	mov	r13, r1
     510:	76 01       	movw	r14, r12
		u = CONTROLLER_run(y, reference);
     512:	a5 01       	movw	r20, r10
     514:	94 01       	movw	r18, r8
     516:	c7 01       	movw	r24, r14
     518:	b6 01       	movw	r22, r12
     51a:	38 d0       	rcall	.+112    	; 0x58c <CONTROLLER_run>
     51c:	28 2e       	mov	r2, r24
		MOTOR_set_dir(y > reference);
     51e:	06 2d       	mov	r16, r6
     520:	17 2d       	mov	r17, r7
     522:	a5 01       	movw	r20, r10
     524:	94 01       	movw	r18, r8
     526:	c7 01       	movw	r24, r14
     528:	b6 01       	movw	r22, r12
     52a:	6c d4       	rcall	.+2264   	; 0xe04 <__gesf2>
     52c:	18 16       	cp	r1, r24
     52e:	14 f0       	brlt	.+4      	; 0x534 <main+0xa4>
     530:	03 2d       	mov	r16, r3
     532:	14 2d       	mov	r17, r4
     534:	80 2f       	mov	r24, r16
     536:	91 2f       	mov	r25, r17
     538:	c5 d0       	rcall	.+394    	; 0x6c4 <MOTOR_set_dir>
		//printf("\t\t\t Reference: %.1f\n", (int)reference);
		//printf("\t\t\t Received data: %d\n", receive.data[1]);
		MOTOR_set_velocity(u);		
     53a:	82 2d       	mov	r24, r2
     53c:	d4 d0       	rcall	.+424    	; 0x6e6 <MOTOR_set_velocity>
     53e:	8f ec       	ldi	r24, 0xCF	; 207
     540:	97 e0       	ldi	r25, 0x07	; 7
     542:	01 97       	sbiw	r24, 0x01	; 1
     544:	f1 f7       	brne	.-4      	; 0x542 <main+0xb2>
     546:	00 c0       	rjmp	.+0      	; 0x548 <main+0xb8>
     548:	00 00       	nop
     54a:	c4 cf       	rjmp	.-120    	; 0x4d4 <main+0x44>

0000054c <CONTROLLER_set_reference>:
float Ki = 0.8;

volatile uint16_t *timer = &TCNT1;

float CONTROLLER_set_reference(uint8_t reference)
{
     54c:	cf 93       	push	r28
     54e:	df 93       	push	r29
	float reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     550:	90 e0       	ldi	r25, 0x00	; 0
     552:	8f 5f       	subi	r24, 0xFF	; 255
     554:	91 09       	sbc	r25, r1
     556:	ec 01       	movw	r28, r24
     558:	99 23       	and	r25, r25
     55a:	24 f4       	brge	.+8      	; 0x564 <CONTROLLER_set_reference+0x18>
     55c:	cc 27       	eor	r28, r28
     55e:	dd 27       	eor	r29, r29
     560:	c8 1b       	sub	r28, r24
     562:	d9 0b       	sbc	r29, r25
	printf("\n\nReference: (%d) \n", (int)reff);
     564:	df 93       	push	r29
     566:	cf 93       	push	r28
     568:	8d e8       	ldi	r24, 0x8D	; 141
     56a:	92 e0       	ldi	r25, 0x02	; 2
     56c:	9f 93       	push	r25
     56e:	8f 93       	push	r24
     570:	00 d5       	rcall	.+2560   	; 0xf72 <printf>

float CONTROLLER_set_reference(uint8_t reference)
{
	float reff;
	//printf("\nReference: (%d)\n", reference);
	reff = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     572:	be 01       	movw	r22, r28
     574:	88 27       	eor	r24, r24
     576:	77 fd       	sbrc	r23, 7
     578:	80 95       	com	r24
     57a:	98 2f       	mov	r25, r24
     57c:	93 d3       	rcall	.+1830   	; 0xca4 <__floatsisf>
	printf("\n\nReference: (%d) \n", (int)reff);
	return reff;
     57e:	0f 90       	pop	r0
     580:	0f 90       	pop	r0
     582:	0f 90       	pop	r0
     584:	0f 90       	pop	r0
	
}
     586:	df 91       	pop	r29
     588:	cf 91       	pop	r28
     58a:	08 95       	ret

0000058c <CONTROLLER_run>:

uint8_t CONTROLLER_run(float y, float reference)
{
     58c:	8f 92       	push	r8
     58e:	9f 92       	push	r9
     590:	af 92       	push	r10
     592:	bf 92       	push	r11
     594:	cf 92       	push	r12
     596:	df 92       	push	r13
     598:	ef 92       	push	r14
     59a:	ff 92       	push	r15
     59c:	4b 01       	movw	r8, r22
     59e:	5c 01       	movw	r10, r24
     5a0:	ca 01       	movw	r24, r20
     5a2:	b9 01       	movw	r22, r18
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5a4:	e0 91 06 02 	lds	r30, 0x0206
     5a8:	f0 91 07 02 	lds	r31, 0x0207
     5ac:	e0 80       	ld	r14, Z
     5ae:	f1 80       	ldd	r15, Z+1	; 0x01
	*timer = 0;
     5b0:	11 82       	std	Z+1, r1	; 0x01
     5b2:	10 82       	st	Z, r1
	
	
	error = reference - y;
     5b4:	a5 01       	movw	r20, r10
     5b6:	94 01       	movw	r18, r8
     5b8:	76 d2       	rcall	.+1260   	; 0xaa6 <__subsf3>
     5ba:	4b 01       	movw	r8, r22
     5bc:	5c 01       	movw	r10, r24
uint8_t CONTROLLER_run(float y, float reference)
{
	static float integral;
	float error;
	float u;
	float dt = (float)*timer/F_CPU;
     5be:	b7 01       	movw	r22, r14
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	6d d3       	rcall	.+1754   	; 0xca0 <__floatunsisf>
     5c6:	20 e0       	ldi	r18, 0x00	; 0
     5c8:	34 e2       	ldi	r19, 0x24	; 36
     5ca:	44 e7       	ldi	r20, 0x74	; 116
     5cc:	5b e4       	ldi	r21, 0x4B	; 75
     5ce:	d4 d2       	rcall	.+1448   	; 0xb78 <__divsf3>
     5d0:	9b 01       	movw	r18, r22
     5d2:	ac 01       	movw	r20, r24
	*timer = 0;
	
	
	error = reference - y;
	integral = integral + error*dt;
     5d4:	c5 01       	movw	r24, r10
     5d6:	b4 01       	movw	r22, r8
     5d8:	19 d4       	rcall	.+2098   	; 0xe0c <__mulsf3>
     5da:	20 91 c3 02 	lds	r18, 0x02C3
     5de:	30 91 c4 02 	lds	r19, 0x02C4
     5e2:	40 91 c5 02 	lds	r20, 0x02C5
     5e6:	50 91 c6 02 	lds	r21, 0x02C6
     5ea:	5e d2       	rcall	.+1212   	; 0xaa8 <__addsf3>
     5ec:	6b 01       	movw	r12, r22
     5ee:	7c 01       	movw	r14, r24
     5f0:	60 93 c3 02 	sts	0x02C3, r22
     5f4:	70 93 c4 02 	sts	0x02C4, r23
     5f8:	80 93 c5 02 	sts	0x02C5, r24
     5fc:	90 93 c6 02 	sts	0x02C6, r25
	u = Kp*error + Ki*integral;
     600:	20 91 0c 02 	lds	r18, 0x020C
     604:	30 91 0d 02 	lds	r19, 0x020D
     608:	40 91 0e 02 	lds	r20, 0x020E
     60c:	50 91 0f 02 	lds	r21, 0x020F
     610:	c5 01       	movw	r24, r10
     612:	b4 01       	movw	r22, r8
     614:	fb d3       	rcall	.+2038   	; 0xe0c <__mulsf3>
     616:	4b 01       	movw	r8, r22
     618:	5c 01       	movw	r10, r24
     61a:	20 91 08 02 	lds	r18, 0x0208
     61e:	30 91 09 02 	lds	r19, 0x0209
     622:	40 91 0a 02 	lds	r20, 0x020A
     626:	50 91 0b 02 	lds	r21, 0x020B
     62a:	c7 01       	movw	r24, r14
     62c:	b6 01       	movw	r22, r12
     62e:	ee d3       	rcall	.+2012   	; 0xe0c <__mulsf3>
     630:	9b 01       	movw	r18, r22
     632:	ac 01       	movw	r20, r24
     634:	c5 01       	movw	r24, r10
     636:	b4 01       	movw	r22, r8
     638:	37 d2       	rcall	.+1134   	; 0xaa8 <__addsf3>
	//printf("Output y: %d\n", (int)y);
	//printf("Reference: %d\n", (int)reference);
	//printf("Error: %d\n", (int)error);
	//printf("Integral: %d\n\n", (int)integral);
	
	return (uint8_t)u;
     63a:	06 d3       	rcall	.+1548   	; 0xc48 <__fixunssfsi>
     63c:	86 2f       	mov	r24, r22
}
     63e:	ff 90       	pop	r15
     640:	ef 90       	pop	r14
     642:	df 90       	pop	r13
     644:	cf 90       	pop	r12
     646:	bf 90       	pop	r11
     648:	af 90       	pop	r10
     64a:	9f 90       	pop	r9
     64c:	8f 90       	pop	r8
     64e:	08 95       	ret

00000650 <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     650:	ea e7       	ldi	r30, 0x7A	; 122
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	80 81       	ld	r24, Z
     656:	87 68       	ori	r24, 0x87	; 135
     658:	80 83       	st	Z, r24
     65a:	08 95       	ret

0000065c <COUNTER_init>:
#include <avr/io.h>

void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     65c:	a0 e8       	ldi	r26, 0x80	; 128
     65e:	b0 e0       	ldi	r27, 0x00	; 0
     660:	8c 91       	ld	r24, X
     662:	80 68       	ori	r24, 0x80	; 128
     664:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     666:	e1 e8       	ldi	r30, 0x81	; 129
     668:	f0 e0       	ldi	r31, 0x00	; 0
     66a:	80 81       	ld	r24, Z
     66c:	88 61       	ori	r24, 0x18	; 24
     66e:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     670:	8c 91       	ld	r24, X
     672:	82 60       	ori	r24, 0x02	; 2
     674:	8c 93       	st	X, r24
	
	// Set prescaler to 1/8
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     676:	80 81       	ld	r24, Z
     678:	83 60       	ori	r24, 0x03	; 3
     67a:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// trekke fra 1?
	ICR1 = F_CPU/(64*50);
     67c:	88 e8       	ldi	r24, 0x88	; 136
     67e:	93 e1       	ldi	r25, 0x13	; 19
     680:	90 93 87 00 	sts	0x0087, r25
     684:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     688:	25 9a       	sbi	0x04, 5	; 4
     68a:	08 95       	ret

0000068c <COUNTER_set_pulse_width>:
}

void COUNTER_set_pulse_width(float pulse_width_ms)
{
	OCR1A = F_CPU/64/1000 * pulse_width_ms;
     68c:	20 e0       	ldi	r18, 0x00	; 0
     68e:	30 e0       	ldi	r19, 0x00	; 0
     690:	4a e7       	ldi	r20, 0x7A	; 122
     692:	53 e4       	ldi	r21, 0x43	; 67
     694:	bb d3       	rcall	.+1910   	; 0xe0c <__mulsf3>
     696:	d8 d2       	rcall	.+1456   	; 0xc48 <__fixunssfsi>
     698:	70 93 89 00 	sts	0x0089, r23
     69c:	60 93 88 00 	sts	0x0088, r22
     6a0:	08 95       	ret

000006a2 <MOTOR_init>:
uint8_t max_velocity = 0x50;


void MOTOR_init()
{
	TWI_Master_Initialise();
     6a2:	38 d1       	rcall	.+624    	; 0x914 <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     6a4:	e1 e0       	ldi	r30, 0x01	; 1
     6a6:	f1 e0       	ldi	r31, 0x01	; 1
     6a8:	80 81       	ld	r24, Z
     6aa:	82 61       	ori	r24, 0x12	; 18
     6ac:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     6ae:	a2 e0       	ldi	r26, 0x02	; 2
     6b0:	b1 e0       	ldi	r27, 0x01	; 1
     6b2:	8c 91       	ld	r24, X
     6b4:	82 61       	ori	r24, 0x12	; 18
     6b6:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     6b8:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     6bc:	80 81       	ld	r24, Z
     6be:	88 66       	ori	r24, 0x68	; 104
     6c0:	80 83       	st	Z, r24
     6c2:	08 95       	ret

000006c4 <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     6c4:	81 30       	cpi	r24, 0x01	; 1
     6c6:	91 05       	cpc	r25, r1
     6c8:	31 f4       	brne	.+12     	; 0x6d6 <MOTOR_set_dir+0x12>
		// retning høyre
		PORTH |= (1 << PH1);
     6ca:	e2 e0       	ldi	r30, 0x02	; 2
     6cc:	f1 e0       	ldi	r31, 0x01	; 1
     6ce:	80 81       	ld	r24, Z
     6d0:	82 60       	ori	r24, 0x02	; 2
     6d2:	80 83       	st	Z, r24
     6d4:	08 95       	ret
	}
	else if (dir == 0){
     6d6:	89 2b       	or	r24, r25
     6d8:	29 f4       	brne	.+10     	; 0x6e4 <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     6da:	e2 e0       	ldi	r30, 0x02	; 2
     6dc:	f1 e0       	ldi	r31, 0x01	; 1
     6de:	80 81       	ld	r24, Z
     6e0:	8d 7f       	andi	r24, 0xFD	; 253
     6e2:	80 83       	st	Z, r24
     6e4:	08 95       	ret

000006e6 <MOTOR_set_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_velocity(uint8_t vel)
{
     6e6:	cf 93       	push	r28
     6e8:	df 93       	push	r29
     6ea:	1f 92       	push	r1
     6ec:	cd b7       	in	r28, 0x3d	; 61
     6ee:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     6f0:	90 91 10 02 	lds	r25, 0x0210
     6f4:	89 17       	cp	r24, r25
     6f6:	10 f4       	brcc	.+4      	; 0x6fc <MOTOR_set_velocity+0x16>
     6f8:	89 83       	std	Y+1, r24	; 0x01
     6fa:	01 c0       	rjmp	.+2      	; 0x6fe <MOTOR_set_velocity+0x18>
	else{ velocity[0] = max_velocity; }
     6fc:	99 83       	std	Y+1, r25	; 0x01
	TWI_send_address_and_data(velocity, 1);
     6fe:	61 e0       	ldi	r22, 0x01	; 1
     700:	70 e0       	ldi	r23, 0x00	; 0
     702:	ce 01       	movw	r24, r28
     704:	01 96       	adiw	r24, 0x01	; 1
     706:	a2 d0       	rcall	.+324    	; 0x84c <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     708:	0f d1       	rcall	.+542    	; 0x928 <TWI_Transceiver_Busy>
     70a:	81 11       	cpse	r24, r1
     70c:	09 c0       	rjmp	.+18     	; 0x720 <MOTOR_set_velocity+0x3a>
     70e:	80 91 c8 02 	lds	r24, 0x02C8
     712:	80 fd       	sbrc	r24, 0
     714:	05 c0       	rjmp	.+10     	; 0x720 <MOTOR_set_velocity+0x3a>
		printf("TWI error\n");
     716:	81 ea       	ldi	r24, 0xA1	; 161
     718:	92 e0       	ldi	r25, 0x02	; 2
     71a:	3c d4       	rcall	.+2168   	; 0xf94 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     71c:	09 d1       	rcall	.+530    	; 0x930 <TWI_Get_State_Info>
     71e:	85 d0       	rcall	.+266    	; 0x82a <TWI_act_on_failure_in_last_transmission>
	}
}
     720:	0f 90       	pop	r0
     722:	df 91       	pop	r29
     724:	cf 91       	pop	r28
     726:	08 95       	ret

00000728 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     728:	e2 e0       	ldi	r30, 0x02	; 2
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	80 81       	ld	r24, Z
     72e:	8f 7d       	andi	r24, 0xDF	; 223
     730:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     732:	80 81       	ld	r24, Z
     734:	87 7f       	andi	r24, 0xF7	; 247
     736:	80 83       	st	Z, r24
     738:	8a e6       	ldi	r24, 0x6A	; 106
     73a:	8a 95       	dec	r24
     73c:	f1 f7       	brne	.-4      	; 0x73a <MOTOR_read_encoder+0x12>
     73e:	00 c0       	rjmp	.+0      	; 0x740 <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     740:	20 91 06 01 	lds	r18, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     744:	80 81       	ld	r24, Z
     746:	88 60       	ori	r24, 0x08	; 8
     748:	80 83       	st	Z, r24
     74a:	8a e6       	ldi	r24, 0x6A	; 106
     74c:	8a 95       	dec	r24
     74e:	f1 f7       	brne	.-4      	; 0x74c <MOTOR_read_encoder+0x24>
     750:	00 c0       	rjmp	.+0      	; 0x752 <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     752:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     756:	90 81       	ld	r25, Z
     758:	90 62       	ori	r25, 0x20	; 32
     75a:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     75c:	90 e0       	ldi	r25, 0x00	; 0
	//printf("\tEncoder value: %x\n", total_encoder_value);
	
	return total_encoder_value;
	
}
     75e:	92 2b       	or	r25, r18
     760:	08 95       	ret

00000762 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     762:	81 e0       	ldi	r24, 0x01	; 1
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	ae df       	rcall	.-164    	; 0x6c4 <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     768:	80 91 10 02 	lds	r24, 0x0210
     76c:	bc df       	rcall	.-136    	; 0x6e6 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76e:	2f ef       	ldi	r18, 0xFF	; 255
     770:	87 ea       	ldi	r24, 0xA7	; 167
     772:	91 e6       	ldi	r25, 0x61	; 97
     774:	21 50       	subi	r18, 0x01	; 1
     776:	80 40       	sbci	r24, 0x00	; 0
     778:	90 40       	sbci	r25, 0x00	; 0
     77a:	e1 f7       	brne	.-8      	; 0x774 <MOTOR_find_limits+0x12>
     77c:	00 c0       	rjmp	.+0      	; 0x77e <MOTOR_find_limits+0x1c>
     77e:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity((uint8_t)1);
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	b1 df       	rcall	.-158    	; 0x6e6 <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     784:	e2 e0       	ldi	r30, 0x02	; 2
     786:	f1 e0       	ldi	r31, 0x01	; 1
     788:	80 81       	ld	r24, Z
     78a:	8f 7b       	andi	r24, 0xBF	; 191
     78c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     78e:	2a e6       	ldi	r18, 0x6A	; 106
     790:	2a 95       	dec	r18
     792:	f1 f7       	brne	.-4      	; 0x790 <MOTOR_find_limits+0x2e>
     794:	00 c0       	rjmp	.+0      	; 0x796 <MOTOR_find_limits+0x34>
	_delay_us(20);
	PORTH |= (1 << PH6);
     796:	80 81       	ld	r24, Z
     798:	80 64       	ori	r24, 0x40	; 64
     79a:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	91 df       	rcall	.-222    	; 0x6c4 <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     7a2:	80 91 10 02 	lds	r24, 0x0210
     7a6:	9f df       	rcall	.-194    	; 0x6e6 <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7a8:	8f ef       	ldi	r24, 0xFF	; 255
     7aa:	97 ea       	ldi	r25, 0xA7	; 167
     7ac:	21 e6       	ldi	r18, 0x61	; 97
     7ae:	81 50       	subi	r24, 0x01	; 1
     7b0:	90 40       	sbci	r25, 0x00	; 0
     7b2:	20 40       	sbci	r18, 0x00	; 0
     7b4:	e1 f7       	brne	.-8      	; 0x7ae <MOTOR_find_limits+0x4c>
     7b6:	00 c0       	rjmp	.+0      	; 0x7b8 <MOTOR_find_limits+0x56>
     7b8:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     7ba:	80 e0       	ldi	r24, 0x00	; 0
     7bc:	94 df       	rcall	.-216    	; 0x6e6 <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     7be:	b4 df       	rcall	.-152    	; 0x728 <MOTOR_read_encoder>
     7c0:	80 93 ce 02 	sts	0x02CE, r24
     7c4:	90 93 cf 02 	sts	0x02CF, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     7c8:	9f 93       	push	r25
     7ca:	8f 93       	push	r24
     7cc:	8b ea       	ldi	r24, 0xAB	; 171
     7ce:	92 e0       	ldi	r25, 0x02	; 2
     7d0:	9f 93       	push	r25
     7d2:	8f 93       	push	r24
     7d4:	ce d3       	rcall	.+1948   	; 0xf72 <printf>
     7d6:	0f 90       	pop	r0
     7d8:	0f 90       	pop	r0
     7da:	0f 90       	pop	r0
     7dc:	0f 90       	pop	r0
     7de:	08 95       	ret

000007e0 <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

float MOTOR_read_scaled_encoder()
{
     7e0:	cf 92       	push	r12
     7e2:	df 92       	push	r13
     7e4:	ef 92       	push	r14
     7e6:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 255; //Scaled between 0 and 255
     7e8:	9f df       	rcall	.-194    	; 0x728 <MOTOR_read_encoder>
     7ea:	bc 01       	movw	r22, r24
     7ec:	88 27       	eor	r24, r24
     7ee:	77 fd       	sbrc	r23, 7
     7f0:	80 95       	com	r24
     7f2:	98 2f       	mov	r25, r24
     7f4:	57 d2       	rcall	.+1198   	; 0xca4 <__floatsisf>
     7f6:	6b 01       	movw	r12, r22
     7f8:	7c 01       	movw	r14, r24
     7fa:	60 91 ce 02 	lds	r22, 0x02CE
     7fe:	70 91 cf 02 	lds	r23, 0x02CF
     802:	88 27       	eor	r24, r24
     804:	77 fd       	sbrc	r23, 7
     806:	80 95       	com	r24
     808:	98 2f       	mov	r25, r24
     80a:	4c d2       	rcall	.+1176   	; 0xca4 <__floatsisf>
     80c:	9b 01       	movw	r18, r22
     80e:	ac 01       	movw	r20, r24
     810:	c7 01       	movw	r24, r14
     812:	b6 01       	movw	r22, r12
     814:	b1 d1       	rcall	.+866    	; 0xb78 <__divsf3>
     816:	20 e0       	ldi	r18, 0x00	; 0
     818:	30 e0       	ldi	r19, 0x00	; 0
     81a:	4f e7       	ldi	r20, 0x7F	; 127
     81c:	53 e4       	ldi	r21, 0x43	; 67
     81e:	f6 d2       	rcall	.+1516   	; 0xe0c <__mulsf3>
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	//printf("\tScaled encoder value: %d\n", (int)encoder_value);
	return encoder_value;
     820:	ff 90       	pop	r15
     822:	ef 90       	pop	r14
     824:	df 90       	pop	r13
     826:	cf 90       	pop	r12
     828:	08 95       	ret

0000082a <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     82a:	cf 93       	push	r28
     82c:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     82e:	81 e0       	ldi	r24, 0x01	; 1
     830:	c8 34       	cpi	r28, 0x48	; 72
     832:	09 f0       	breq	.+2      	; 0x836 <TWI_act_on_failure_in_last_transmission+0xc>
     834:	80 e0       	ldi	r24, 0x00	; 0
     836:	81 11       	cpse	r24, r1
     838:	05 c0       	rjmp	.+10     	; 0x844 <TWI_act_on_failure_in_last_transmission+0x1a>
     83a:	81 e0       	ldi	r24, 0x01	; 1
     83c:	c0 32       	cpi	r28, 0x20	; 32
     83e:	09 f0       	breq	.+2      	; 0x842 <TWI_act_on_failure_in_last_transmission+0x18>
     840:	80 e0       	ldi	r24, 0x00	; 0
     842:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     844:	9f d0       	rcall	.+318    	; 0x984 <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     846:	8c 2f       	mov	r24, r28
     848:	cf 91       	pop	r28
     84a:	08 95       	ret

0000084c <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     84c:	cf 93       	push	r28
     84e:	df 93       	push	r29
     850:	00 d0       	rcall	.+0      	; 0x852 <TWI_send_address_and_data+0x6>
     852:	1f 92       	push	r1
     854:	cd b7       	in	r28, 0x3d	; 61
     856:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     858:	20 e5       	ldi	r18, 0x50	; 80
     85a:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     85c:	1a 82       	std	Y+2, r1	; 0x02
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     85e:	16 16       	cp	r1, r22
     860:	17 06       	cpc	r1, r23
     862:	44 f4       	brge	.+16     	; 0x874 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     864:	fc 01       	movw	r30, r24
     866:	20 81       	ld	r18, Z
     868:	2b 83       	std	Y+3, r18	; 0x03
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	//printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     86a:	62 30       	cpi	r22, 0x02	; 2
     86c:	71 05       	cpc	r23, r1
     86e:	14 f0       	brlt	.+4      	; 0x874 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     870:	81 81       	ldd	r24, Z+1	; 0x01
     872:	8c 83       	std	Y+4, r24	; 0x04
		//printf("%d ", message_buffer[i+2]);
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     874:	6e 5f       	subi	r22, 0xFE	; 254
     876:	ce 01       	movw	r24, r28
     878:	01 96       	adiw	r24, 0x01	; 1
     87a:	62 d0       	rcall	.+196    	; 0x940 <TWI_Start_Transceiver_With_Data>
     87c:	0f 90       	pop	r0
     87e:	0f 90       	pop	r0
     880:	0f 90       	pop	r0
     882:	0f 90       	pop	r0
     884:	df 91       	pop	r29
     886:	cf 91       	pop	r28
     888:	08 95       	ret

0000088a <SERVO_set_position>:
#include "counter.h"
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
     88a:	cf 92       	push	r12
     88c:	df 92       	push	r13
     88e:	ef 92       	push	r14
     890:	ff 92       	push	r15

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
     892:	68 2f       	mov	r22, r24
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	02 d2       	rcall	.+1028   	; 0xca0 <__floatunsisf>
     89c:	20 e0       	ldi	r18, 0x00	; 0
     89e:	30 e0       	ldi	r19, 0x00	; 0
     8a0:	4f e7       	ldi	r20, 0x7F	; 127
     8a2:	53 e4       	ldi	r21, 0x43	; 67
     8a4:	69 d1       	rcall	.+722    	; 0xb78 <__divsf3>
     8a6:	29 e9       	ldi	r18, 0x99	; 153
     8a8:	39 e9       	ldi	r19, 0x99	; 153
     8aa:	49 e9       	ldi	r20, 0x99	; 153
     8ac:	5f e3       	ldi	r21, 0x3F	; 63
     8ae:	ae d2       	rcall	.+1372   	; 0xe0c <__mulsf3>
     8b0:	26 e6       	ldi	r18, 0x66	; 102
     8b2:	36 e6       	ldi	r19, 0x66	; 102
     8b4:	46 e6       	ldi	r20, 0x66	; 102
     8b6:	5f e3       	ldi	r21, 0x3F	; 63
     8b8:	f7 d0       	rcall	.+494    	; 0xaa8 <__addsf3>
     8ba:	6b 01       	movw	r12, r22
     8bc:	7c 01       	movw	r14, r24
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     8be:	26 e6       	ldi	r18, 0x66	; 102
     8c0:	36 e6       	ldi	r19, 0x66	; 102
     8c2:	46 e0       	ldi	r20, 0x06	; 6
     8c4:	50 e4       	ldi	r21, 0x40	; 64
     8c6:	9e d2       	rcall	.+1340   	; 0xe04 <__gesf2>
     8c8:	18 16       	cp	r1, r24
     8ca:	54 f0       	brlt	.+20     	; 0x8e0 <SERVO_set_position+0x56>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     8cc:	26 e6       	ldi	r18, 0x66	; 102
     8ce:	36 e6       	ldi	r19, 0x66	; 102
     8d0:	46 e6       	ldi	r20, 0x66	; 102
     8d2:	5f e3       	ldi	r21, 0x3F	; 63
     8d4:	c7 01       	movw	r24, r14
     8d6:	b6 01       	movw	r22, r12
     8d8:	4b d1       	rcall	.+662    	; 0xb70 <__cmpsf2>
     8da:	88 23       	and	r24, r24
     8dc:	5c f0       	brlt	.+22     	; 0x8f4 <SERVO_set_position+0x6a>
     8de:	12 c0       	rjmp	.+36     	; 0x904 <SERVO_set_position+0x7a>
{

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     8e0:	0f 2e       	mov	r0, r31
     8e2:	f6 e6       	ldi	r31, 0x66	; 102
     8e4:	cf 2e       	mov	r12, r31
     8e6:	dc 2c       	mov	r13, r12
     8e8:	f6 e0       	ldi	r31, 0x06	; 6
     8ea:	ef 2e       	mov	r14, r31
     8ec:	f0 e4       	ldi	r31, 0x40	; 64
     8ee:	ff 2e       	mov	r15, r31
     8f0:	f0 2d       	mov	r31, r0
     8f2:	08 c0       	rjmp	.+16     	; 0x904 <SERVO_set_position+0x7a>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     8f4:	0f 2e       	mov	r0, r31
     8f6:	f6 e6       	ldi	r31, 0x66	; 102
     8f8:	cf 2e       	mov	r12, r31
     8fa:	dc 2c       	mov	r13, r12
     8fc:	ec 2c       	mov	r14, r12
     8fe:	ff e3       	ldi	r31, 0x3F	; 63
     900:	ff 2e       	mov	r15, r31
     902:	f0 2d       	mov	r31, r0
	COUNTER_set_pulse_width(pulse_width_ms);
     904:	c7 01       	movw	r24, r14
     906:	b6 01       	movw	r22, r12
     908:	c1 de       	rcall	.-638    	; 0x68c <COUNTER_set_pulse_width>
}
     90a:	ff 90       	pop	r15
     90c:	ef 90       	pop	r14
     90e:	df 90       	pop	r13
     910:	cf 90       	pop	r12
     912:	08 95       	ret

00000914 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     914:	8c e0       	ldi	r24, 0x0C	; 12
     916:	80 93 b8 00 	sts	0x00B8, r24
     91a:	8f ef       	ldi	r24, 0xFF	; 255
     91c:	80 93 bb 00 	sts	0x00BB, r24
     920:	84 e0       	ldi	r24, 0x04	; 4
     922:	80 93 bc 00 	sts	0x00BC, r24
     926:	08 95       	ret

00000928 <TWI_Transceiver_Busy>:
     928:	80 91 bc 00 	lds	r24, 0x00BC
     92c:	81 70       	andi	r24, 0x01	; 1
     92e:	08 95       	ret

00000930 <TWI_Get_State_Info>:
     930:	ec eb       	ldi	r30, 0xBC	; 188
     932:	f0 e0       	ldi	r31, 0x00	; 0
     934:	80 81       	ld	r24, Z
     936:	80 fd       	sbrc	r24, 0
     938:	fd cf       	rjmp	.-6      	; 0x934 <TWI_Get_State_Info+0x4>
     93a:	80 91 11 02 	lds	r24, 0x0211
     93e:	08 95       	ret

00000940 <TWI_Start_Transceiver_With_Data>:
     940:	ec eb       	ldi	r30, 0xBC	; 188
     942:	f0 e0       	ldi	r31, 0x00	; 0
     944:	20 81       	ld	r18, Z
     946:	20 fd       	sbrc	r18, 0
     948:	fd cf       	rjmp	.-6      	; 0x944 <TWI_Start_Transceiver_With_Data+0x4>
     94a:	60 93 c9 02 	sts	0x02C9, r22
     94e:	fc 01       	movw	r30, r24
     950:	20 81       	ld	r18, Z
     952:	20 93 ca 02 	sts	0x02CA, r18
     956:	20 fd       	sbrc	r18, 0
     958:	0c c0       	rjmp	.+24     	; 0x972 <TWI_Start_Transceiver_With_Data+0x32>
     95a:	62 30       	cpi	r22, 0x02	; 2
     95c:	50 f0       	brcs	.+20     	; 0x972 <TWI_Start_Transceiver_With_Data+0x32>
     95e:	dc 01       	movw	r26, r24
     960:	11 96       	adiw	r26, 0x01	; 1
     962:	eb ec       	ldi	r30, 0xCB	; 203
     964:	f2 e0       	ldi	r31, 0x02	; 2
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	9d 91       	ld	r25, X+
     96a:	91 93       	st	Z+, r25
     96c:	8f 5f       	subi	r24, 0xFF	; 255
     96e:	86 13       	cpse	r24, r22
     970:	fb cf       	rjmp	.-10     	; 0x968 <TWI_Start_Transceiver_With_Data+0x28>
     972:	10 92 c8 02 	sts	0x02C8, r1
     976:	88 ef       	ldi	r24, 0xF8	; 248
     978:	80 93 11 02 	sts	0x0211, r24
     97c:	85 ea       	ldi	r24, 0xA5	; 165
     97e:	80 93 bc 00 	sts	0x00BC, r24
     982:	08 95       	ret

00000984 <TWI_Start_Transceiver>:
     984:	ec eb       	ldi	r30, 0xBC	; 188
     986:	f0 e0       	ldi	r31, 0x00	; 0
     988:	80 81       	ld	r24, Z
     98a:	80 fd       	sbrc	r24, 0
     98c:	fd cf       	rjmp	.-6      	; 0x988 <TWI_Start_Transceiver+0x4>
     98e:	10 92 c8 02 	sts	0x02C8, r1
     992:	88 ef       	ldi	r24, 0xF8	; 248
     994:	80 93 11 02 	sts	0x0211, r24
     998:	85 ea       	ldi	r24, 0xA5	; 165
     99a:	80 93 bc 00 	sts	0x00BC, r24
     99e:	08 95       	ret

000009a0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     9a0:	1f 92       	push	r1
     9a2:	0f 92       	push	r0
     9a4:	0f b6       	in	r0, 0x3f	; 63
     9a6:	0f 92       	push	r0
     9a8:	11 24       	eor	r1, r1
     9aa:	0b b6       	in	r0, 0x3b	; 59
     9ac:	0f 92       	push	r0
     9ae:	2f 93       	push	r18
     9b0:	3f 93       	push	r19
     9b2:	8f 93       	push	r24
     9b4:	9f 93       	push	r25
     9b6:	af 93       	push	r26
     9b8:	bf 93       	push	r27
     9ba:	ef 93       	push	r30
     9bc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9be:	80 91 b9 00 	lds	r24, 0x00B9
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	fc 01       	movw	r30, r24
     9c6:	38 97       	sbiw	r30, 0x08	; 8
     9c8:	e1 35       	cpi	r30, 0x51	; 81
     9ca:	f1 05       	cpc	r31, r1
     9cc:	08 f0       	brcs	.+2      	; 0x9d0 <__vector_39+0x30>
     9ce:	55 c0       	rjmp	.+170    	; 0xa7a <__vector_39+0xda>
     9d0:	ee 58       	subi	r30, 0x8E	; 142
     9d2:	ff 4f       	sbci	r31, 0xFF	; 255
     9d4:	7e c2       	rjmp	.+1276   	; 0xed2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9d6:	10 92 c7 02 	sts	0x02C7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9da:	e0 91 c7 02 	lds	r30, 0x02C7
     9de:	80 91 c9 02 	lds	r24, 0x02C9
     9e2:	e8 17       	cp	r30, r24
     9e4:	70 f4       	brcc	.+28     	; 0xa02 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	8e 0f       	add	r24, r30
     9ea:	80 93 c7 02 	sts	0x02C7, r24
     9ee:	f0 e0       	ldi	r31, 0x00	; 0
     9f0:	e6 53       	subi	r30, 0x36	; 54
     9f2:	fd 4f       	sbci	r31, 0xFD	; 253
     9f4:	80 81       	ld	r24, Z
     9f6:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9fa:	85 e8       	ldi	r24, 0x85	; 133
     9fc:	80 93 bc 00 	sts	0x00BC, r24
     a00:	43 c0       	rjmp	.+134    	; 0xa88 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a02:	80 91 c8 02 	lds	r24, 0x02C8
     a06:	81 60       	ori	r24, 0x01	; 1
     a08:	80 93 c8 02 	sts	0x02C8, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a0c:	84 e9       	ldi	r24, 0x94	; 148
     a0e:	80 93 bc 00 	sts	0x00BC, r24
     a12:	3a c0       	rjmp	.+116    	; 0xa88 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a14:	e0 91 c7 02 	lds	r30, 0x02C7
     a18:	81 e0       	ldi	r24, 0x01	; 1
     a1a:	8e 0f       	add	r24, r30
     a1c:	80 93 c7 02 	sts	0x02C7, r24
     a20:	80 91 bb 00 	lds	r24, 0x00BB
     a24:	f0 e0       	ldi	r31, 0x00	; 0
     a26:	e6 53       	subi	r30, 0x36	; 54
     a28:	fd 4f       	sbci	r31, 0xFD	; 253
     a2a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a2c:	20 91 c7 02 	lds	r18, 0x02C7
     a30:	30 e0       	ldi	r19, 0x00	; 0
     a32:	80 91 c9 02 	lds	r24, 0x02C9
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	01 97       	sbiw	r24, 0x01	; 1
     a3a:	28 17       	cp	r18, r24
     a3c:	39 07       	cpc	r19, r25
     a3e:	24 f4       	brge	.+8      	; 0xa48 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a40:	85 ec       	ldi	r24, 0xC5	; 197
     a42:	80 93 bc 00 	sts	0x00BC, r24
     a46:	20 c0       	rjmp	.+64     	; 0xa88 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a48:	85 e8       	ldi	r24, 0x85	; 133
     a4a:	80 93 bc 00 	sts	0x00BC, r24
     a4e:	1c c0       	rjmp	.+56     	; 0xa88 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a50:	80 91 bb 00 	lds	r24, 0x00BB
     a54:	e0 91 c7 02 	lds	r30, 0x02C7
     a58:	f0 e0       	ldi	r31, 0x00	; 0
     a5a:	e6 53       	subi	r30, 0x36	; 54
     a5c:	fd 4f       	sbci	r31, 0xFD	; 253
     a5e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a60:	80 91 c8 02 	lds	r24, 0x02C8
     a64:	81 60       	ori	r24, 0x01	; 1
     a66:	80 93 c8 02 	sts	0x02C8, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a6a:	84 e9       	ldi	r24, 0x94	; 148
     a6c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a70:	0b c0       	rjmp	.+22     	; 0xa88 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a72:	85 ea       	ldi	r24, 0xA5	; 165
     a74:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a78:	07 c0       	rjmp	.+14     	; 0xa88 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a7a:	80 91 b9 00 	lds	r24, 0x00B9
     a7e:	80 93 11 02 	sts	0x0211, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a82:	84 e0       	ldi	r24, 0x04	; 4
     a84:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a88:	ff 91       	pop	r31
     a8a:	ef 91       	pop	r30
     a8c:	bf 91       	pop	r27
     a8e:	af 91       	pop	r26
     a90:	9f 91       	pop	r25
     a92:	8f 91       	pop	r24
     a94:	3f 91       	pop	r19
     a96:	2f 91       	pop	r18
     a98:	0f 90       	pop	r0
     a9a:	0b be       	out	0x3b, r0	; 59
     a9c:	0f 90       	pop	r0
     a9e:	0f be       	out	0x3f, r0	; 63
     aa0:	0f 90       	pop	r0
     aa2:	1f 90       	pop	r1
     aa4:	18 95       	reti

00000aa6 <__subsf3>:
     aa6:	50 58       	subi	r21, 0x80	; 128

00000aa8 <__addsf3>:
     aa8:	bb 27       	eor	r27, r27
     aaa:	aa 27       	eor	r26, r26
     aac:	0e d0       	rcall	.+28     	; 0xaca <__addsf3x>
     aae:	70 c1       	rjmp	.+736    	; 0xd90 <__fp_round>
     ab0:	61 d1       	rcall	.+706    	; 0xd74 <__fp_pscA>
     ab2:	30 f0       	brcs	.+12     	; 0xac0 <__addsf3+0x18>
     ab4:	66 d1       	rcall	.+716    	; 0xd82 <__fp_pscB>
     ab6:	20 f0       	brcs	.+8      	; 0xac0 <__addsf3+0x18>
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__addsf3+0x1e>
     aba:	9f 3f       	cpi	r25, 0xFF	; 255
     abc:	11 f4       	brne	.+4      	; 0xac2 <__addsf3+0x1a>
     abe:	1e f4       	brtc	.+6      	; 0xac6 <__addsf3+0x1e>
     ac0:	56 c1       	rjmp	.+684    	; 0xd6e <__fp_nan>
     ac2:	0e f4       	brtc	.+2      	; 0xac6 <__addsf3+0x1e>
     ac4:	e0 95       	com	r30
     ac6:	e7 fb       	bst	r30, 7
     ac8:	4c c1       	rjmp	.+664    	; 0xd62 <__fp_inf>

00000aca <__addsf3x>:
     aca:	e9 2f       	mov	r30, r25
     acc:	72 d1       	rcall	.+740    	; 0xdb2 <__fp_split3>
     ace:	80 f3       	brcs	.-32     	; 0xab0 <__addsf3+0x8>
     ad0:	ba 17       	cp	r27, r26
     ad2:	62 07       	cpc	r22, r18
     ad4:	73 07       	cpc	r23, r19
     ad6:	84 07       	cpc	r24, r20
     ad8:	95 07       	cpc	r25, r21
     ada:	18 f0       	brcs	.+6      	; 0xae2 <__addsf3x+0x18>
     adc:	71 f4       	brne	.+28     	; 0xafa <__addsf3x+0x30>
     ade:	9e f5       	brtc	.+102    	; 0xb46 <__addsf3x+0x7c>
     ae0:	8a c1       	rjmp	.+788    	; 0xdf6 <__fp_zero>
     ae2:	0e f4       	brtc	.+2      	; 0xae6 <__addsf3x+0x1c>
     ae4:	e0 95       	com	r30
     ae6:	0b 2e       	mov	r0, r27
     ae8:	ba 2f       	mov	r27, r26
     aea:	a0 2d       	mov	r26, r0
     aec:	0b 01       	movw	r0, r22
     aee:	b9 01       	movw	r22, r18
     af0:	90 01       	movw	r18, r0
     af2:	0c 01       	movw	r0, r24
     af4:	ca 01       	movw	r24, r20
     af6:	a0 01       	movw	r20, r0
     af8:	11 24       	eor	r1, r1
     afa:	ff 27       	eor	r31, r31
     afc:	59 1b       	sub	r21, r25
     afe:	99 f0       	breq	.+38     	; 0xb26 <__addsf3x+0x5c>
     b00:	59 3f       	cpi	r21, 0xF9	; 249
     b02:	50 f4       	brcc	.+20     	; 0xb18 <__addsf3x+0x4e>
     b04:	50 3e       	cpi	r21, 0xE0	; 224
     b06:	68 f1       	brcs	.+90     	; 0xb62 <__addsf3x+0x98>
     b08:	1a 16       	cp	r1, r26
     b0a:	f0 40       	sbci	r31, 0x00	; 0
     b0c:	a2 2f       	mov	r26, r18
     b0e:	23 2f       	mov	r18, r19
     b10:	34 2f       	mov	r19, r20
     b12:	44 27       	eor	r20, r20
     b14:	58 5f       	subi	r21, 0xF8	; 248
     b16:	f3 cf       	rjmp	.-26     	; 0xafe <__addsf3x+0x34>
     b18:	46 95       	lsr	r20
     b1a:	37 95       	ror	r19
     b1c:	27 95       	ror	r18
     b1e:	a7 95       	ror	r26
     b20:	f0 40       	sbci	r31, 0x00	; 0
     b22:	53 95       	inc	r21
     b24:	c9 f7       	brne	.-14     	; 0xb18 <__addsf3x+0x4e>
     b26:	7e f4       	brtc	.+30     	; 0xb46 <__addsf3x+0x7c>
     b28:	1f 16       	cp	r1, r31
     b2a:	ba 0b       	sbc	r27, r26
     b2c:	62 0b       	sbc	r22, r18
     b2e:	73 0b       	sbc	r23, r19
     b30:	84 0b       	sbc	r24, r20
     b32:	ba f0       	brmi	.+46     	; 0xb62 <__addsf3x+0x98>
     b34:	91 50       	subi	r25, 0x01	; 1
     b36:	a1 f0       	breq	.+40     	; 0xb60 <__addsf3x+0x96>
     b38:	ff 0f       	add	r31, r31
     b3a:	bb 1f       	adc	r27, r27
     b3c:	66 1f       	adc	r22, r22
     b3e:	77 1f       	adc	r23, r23
     b40:	88 1f       	adc	r24, r24
     b42:	c2 f7       	brpl	.-16     	; 0xb34 <__addsf3x+0x6a>
     b44:	0e c0       	rjmp	.+28     	; 0xb62 <__addsf3x+0x98>
     b46:	ba 0f       	add	r27, r26
     b48:	62 1f       	adc	r22, r18
     b4a:	73 1f       	adc	r23, r19
     b4c:	84 1f       	adc	r24, r20
     b4e:	48 f4       	brcc	.+18     	; 0xb62 <__addsf3x+0x98>
     b50:	87 95       	ror	r24
     b52:	77 95       	ror	r23
     b54:	67 95       	ror	r22
     b56:	b7 95       	ror	r27
     b58:	f7 95       	ror	r31
     b5a:	9e 3f       	cpi	r25, 0xFE	; 254
     b5c:	08 f0       	brcs	.+2      	; 0xb60 <__addsf3x+0x96>
     b5e:	b3 cf       	rjmp	.-154    	; 0xac6 <__addsf3+0x1e>
     b60:	93 95       	inc	r25
     b62:	88 0f       	add	r24, r24
     b64:	08 f0       	brcs	.+2      	; 0xb68 <__addsf3x+0x9e>
     b66:	99 27       	eor	r25, r25
     b68:	ee 0f       	add	r30, r30
     b6a:	97 95       	ror	r25
     b6c:	87 95       	ror	r24
     b6e:	08 95       	ret

00000b70 <__cmpsf2>:
     b70:	d4 d0       	rcall	.+424    	; 0xd1a <__fp_cmp>
     b72:	08 f4       	brcc	.+2      	; 0xb76 <__cmpsf2+0x6>
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	08 95       	ret

00000b78 <__divsf3>:
     b78:	0c d0       	rcall	.+24     	; 0xb92 <__divsf3x>
     b7a:	0a c1       	rjmp	.+532    	; 0xd90 <__fp_round>
     b7c:	02 d1       	rcall	.+516    	; 0xd82 <__fp_pscB>
     b7e:	40 f0       	brcs	.+16     	; 0xb90 <__divsf3+0x18>
     b80:	f9 d0       	rcall	.+498    	; 0xd74 <__fp_pscA>
     b82:	30 f0       	brcs	.+12     	; 0xb90 <__divsf3+0x18>
     b84:	21 f4       	brne	.+8      	; 0xb8e <__divsf3+0x16>
     b86:	5f 3f       	cpi	r21, 0xFF	; 255
     b88:	19 f0       	breq	.+6      	; 0xb90 <__divsf3+0x18>
     b8a:	eb c0       	rjmp	.+470    	; 0xd62 <__fp_inf>
     b8c:	51 11       	cpse	r21, r1
     b8e:	34 c1       	rjmp	.+616    	; 0xdf8 <__fp_szero>
     b90:	ee c0       	rjmp	.+476    	; 0xd6e <__fp_nan>

00000b92 <__divsf3x>:
     b92:	0f d1       	rcall	.+542    	; 0xdb2 <__fp_split3>
     b94:	98 f3       	brcs	.-26     	; 0xb7c <__divsf3+0x4>

00000b96 <__divsf3_pse>:
     b96:	99 23       	and	r25, r25
     b98:	c9 f3       	breq	.-14     	; 0xb8c <__divsf3+0x14>
     b9a:	55 23       	and	r21, r21
     b9c:	b1 f3       	breq	.-20     	; 0xb8a <__divsf3+0x12>
     b9e:	95 1b       	sub	r25, r21
     ba0:	55 0b       	sbc	r21, r21
     ba2:	bb 27       	eor	r27, r27
     ba4:	aa 27       	eor	r26, r26
     ba6:	62 17       	cp	r22, r18
     ba8:	73 07       	cpc	r23, r19
     baa:	84 07       	cpc	r24, r20
     bac:	38 f0       	brcs	.+14     	; 0xbbc <__divsf3_pse+0x26>
     bae:	9f 5f       	subi	r25, 0xFF	; 255
     bb0:	5f 4f       	sbci	r21, 0xFF	; 255
     bb2:	22 0f       	add	r18, r18
     bb4:	33 1f       	adc	r19, r19
     bb6:	44 1f       	adc	r20, r20
     bb8:	aa 1f       	adc	r26, r26
     bba:	a9 f3       	breq	.-22     	; 0xba6 <__divsf3_pse+0x10>
     bbc:	33 d0       	rcall	.+102    	; 0xc24 <__divsf3_pse+0x8e>
     bbe:	0e 2e       	mov	r0, r30
     bc0:	3a f0       	brmi	.+14     	; 0xbd0 <__divsf3_pse+0x3a>
     bc2:	e0 e8       	ldi	r30, 0x80	; 128
     bc4:	30 d0       	rcall	.+96     	; 0xc26 <__divsf3_pse+0x90>
     bc6:	91 50       	subi	r25, 0x01	; 1
     bc8:	50 40       	sbci	r21, 0x00	; 0
     bca:	e6 95       	lsr	r30
     bcc:	00 1c       	adc	r0, r0
     bce:	ca f7       	brpl	.-14     	; 0xbc2 <__divsf3_pse+0x2c>
     bd0:	29 d0       	rcall	.+82     	; 0xc24 <__divsf3_pse+0x8e>
     bd2:	fe 2f       	mov	r31, r30
     bd4:	27 d0       	rcall	.+78     	; 0xc24 <__divsf3_pse+0x8e>
     bd6:	66 0f       	add	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	88 1f       	adc	r24, r24
     bdc:	bb 1f       	adc	r27, r27
     bde:	26 17       	cp	r18, r22
     be0:	37 07       	cpc	r19, r23
     be2:	48 07       	cpc	r20, r24
     be4:	ab 07       	cpc	r26, r27
     be6:	b0 e8       	ldi	r27, 0x80	; 128
     be8:	09 f0       	breq	.+2      	; 0xbec <__divsf3_pse+0x56>
     bea:	bb 0b       	sbc	r27, r27
     bec:	80 2d       	mov	r24, r0
     bee:	bf 01       	movw	r22, r30
     bf0:	ff 27       	eor	r31, r31
     bf2:	93 58       	subi	r25, 0x83	; 131
     bf4:	5f 4f       	sbci	r21, 0xFF	; 255
     bf6:	2a f0       	brmi	.+10     	; 0xc02 <__divsf3_pse+0x6c>
     bf8:	9e 3f       	cpi	r25, 0xFE	; 254
     bfa:	51 05       	cpc	r21, r1
     bfc:	68 f0       	brcs	.+26     	; 0xc18 <__divsf3_pse+0x82>
     bfe:	b1 c0       	rjmp	.+354    	; 0xd62 <__fp_inf>
     c00:	fb c0       	rjmp	.+502    	; 0xdf8 <__fp_szero>
     c02:	5f 3f       	cpi	r21, 0xFF	; 255
     c04:	ec f3       	brlt	.-6      	; 0xc00 <__divsf3_pse+0x6a>
     c06:	98 3e       	cpi	r25, 0xE8	; 232
     c08:	dc f3       	brlt	.-10     	; 0xc00 <__divsf3_pse+0x6a>
     c0a:	86 95       	lsr	r24
     c0c:	77 95       	ror	r23
     c0e:	67 95       	ror	r22
     c10:	b7 95       	ror	r27
     c12:	f7 95       	ror	r31
     c14:	9f 5f       	subi	r25, 0xFF	; 255
     c16:	c9 f7       	brne	.-14     	; 0xc0a <__divsf3_pse+0x74>
     c18:	88 0f       	add	r24, r24
     c1a:	91 1d       	adc	r25, r1
     c1c:	96 95       	lsr	r25
     c1e:	87 95       	ror	r24
     c20:	97 f9       	bld	r25, 7
     c22:	08 95       	ret
     c24:	e1 e0       	ldi	r30, 0x01	; 1
     c26:	66 0f       	add	r22, r22
     c28:	77 1f       	adc	r23, r23
     c2a:	88 1f       	adc	r24, r24
     c2c:	bb 1f       	adc	r27, r27
     c2e:	62 17       	cp	r22, r18
     c30:	73 07       	cpc	r23, r19
     c32:	84 07       	cpc	r24, r20
     c34:	ba 07       	cpc	r27, r26
     c36:	20 f0       	brcs	.+8      	; 0xc40 <__divsf3_pse+0xaa>
     c38:	62 1b       	sub	r22, r18
     c3a:	73 0b       	sbc	r23, r19
     c3c:	84 0b       	sbc	r24, r20
     c3e:	ba 0b       	sbc	r27, r26
     c40:	ee 1f       	adc	r30, r30
     c42:	88 f7       	brcc	.-30     	; 0xc26 <__divsf3_pse+0x90>
     c44:	e0 95       	com	r30
     c46:	08 95       	ret

00000c48 <__fixunssfsi>:
     c48:	bc d0       	rcall	.+376    	; 0xdc2 <__fp_splitA>
     c4a:	88 f0       	brcs	.+34     	; 0xc6e <__fixunssfsi+0x26>
     c4c:	9f 57       	subi	r25, 0x7F	; 127
     c4e:	90 f0       	brcs	.+36     	; 0xc74 <__fixunssfsi+0x2c>
     c50:	b9 2f       	mov	r27, r25
     c52:	99 27       	eor	r25, r25
     c54:	b7 51       	subi	r27, 0x17	; 23
     c56:	a0 f0       	brcs	.+40     	; 0xc80 <__fixunssfsi+0x38>
     c58:	d1 f0       	breq	.+52     	; 0xc8e <__fixunssfsi+0x46>
     c5a:	66 0f       	add	r22, r22
     c5c:	77 1f       	adc	r23, r23
     c5e:	88 1f       	adc	r24, r24
     c60:	99 1f       	adc	r25, r25
     c62:	1a f0       	brmi	.+6      	; 0xc6a <__fixunssfsi+0x22>
     c64:	ba 95       	dec	r27
     c66:	c9 f7       	brne	.-14     	; 0xc5a <__fixunssfsi+0x12>
     c68:	12 c0       	rjmp	.+36     	; 0xc8e <__fixunssfsi+0x46>
     c6a:	b1 30       	cpi	r27, 0x01	; 1
     c6c:	81 f0       	breq	.+32     	; 0xc8e <__fixunssfsi+0x46>
     c6e:	c3 d0       	rcall	.+390    	; 0xdf6 <__fp_zero>
     c70:	b1 e0       	ldi	r27, 0x01	; 1
     c72:	08 95       	ret
     c74:	c0 c0       	rjmp	.+384    	; 0xdf6 <__fp_zero>
     c76:	67 2f       	mov	r22, r23
     c78:	78 2f       	mov	r23, r24
     c7a:	88 27       	eor	r24, r24
     c7c:	b8 5f       	subi	r27, 0xF8	; 248
     c7e:	39 f0       	breq	.+14     	; 0xc8e <__fixunssfsi+0x46>
     c80:	b9 3f       	cpi	r27, 0xF9	; 249
     c82:	cc f3       	brlt	.-14     	; 0xc76 <__fixunssfsi+0x2e>
     c84:	86 95       	lsr	r24
     c86:	77 95       	ror	r23
     c88:	67 95       	ror	r22
     c8a:	b3 95       	inc	r27
     c8c:	d9 f7       	brne	.-10     	; 0xc84 <__fixunssfsi+0x3c>
     c8e:	3e f4       	brtc	.+14     	; 0xc9e <__fixunssfsi+0x56>
     c90:	90 95       	com	r25
     c92:	80 95       	com	r24
     c94:	70 95       	com	r23
     c96:	61 95       	neg	r22
     c98:	7f 4f       	sbci	r23, 0xFF	; 255
     c9a:	8f 4f       	sbci	r24, 0xFF	; 255
     c9c:	9f 4f       	sbci	r25, 0xFF	; 255
     c9e:	08 95       	ret

00000ca0 <__floatunsisf>:
     ca0:	e8 94       	clt
     ca2:	09 c0       	rjmp	.+18     	; 0xcb6 <__floatsisf+0x12>

00000ca4 <__floatsisf>:
     ca4:	97 fb       	bst	r25, 7
     ca6:	3e f4       	brtc	.+14     	; 0xcb6 <__floatsisf+0x12>
     ca8:	90 95       	com	r25
     caa:	80 95       	com	r24
     cac:	70 95       	com	r23
     cae:	61 95       	neg	r22
     cb0:	7f 4f       	sbci	r23, 0xFF	; 255
     cb2:	8f 4f       	sbci	r24, 0xFF	; 255
     cb4:	9f 4f       	sbci	r25, 0xFF	; 255
     cb6:	99 23       	and	r25, r25
     cb8:	a9 f0       	breq	.+42     	; 0xce4 <__floatsisf+0x40>
     cba:	f9 2f       	mov	r31, r25
     cbc:	96 e9       	ldi	r25, 0x96	; 150
     cbe:	bb 27       	eor	r27, r27
     cc0:	93 95       	inc	r25
     cc2:	f6 95       	lsr	r31
     cc4:	87 95       	ror	r24
     cc6:	77 95       	ror	r23
     cc8:	67 95       	ror	r22
     cca:	b7 95       	ror	r27
     ccc:	f1 11       	cpse	r31, r1
     cce:	f8 cf       	rjmp	.-16     	; 0xcc0 <__floatsisf+0x1c>
     cd0:	fa f4       	brpl	.+62     	; 0xd10 <__floatsisf+0x6c>
     cd2:	bb 0f       	add	r27, r27
     cd4:	11 f4       	brne	.+4      	; 0xcda <__floatsisf+0x36>
     cd6:	60 ff       	sbrs	r22, 0
     cd8:	1b c0       	rjmp	.+54     	; 0xd10 <__floatsisf+0x6c>
     cda:	6f 5f       	subi	r22, 0xFF	; 255
     cdc:	7f 4f       	sbci	r23, 0xFF	; 255
     cde:	8f 4f       	sbci	r24, 0xFF	; 255
     ce0:	9f 4f       	sbci	r25, 0xFF	; 255
     ce2:	16 c0       	rjmp	.+44     	; 0xd10 <__floatsisf+0x6c>
     ce4:	88 23       	and	r24, r24
     ce6:	11 f0       	breq	.+4      	; 0xcec <__floatsisf+0x48>
     ce8:	96 e9       	ldi	r25, 0x96	; 150
     cea:	11 c0       	rjmp	.+34     	; 0xd0e <__floatsisf+0x6a>
     cec:	77 23       	and	r23, r23
     cee:	21 f0       	breq	.+8      	; 0xcf8 <__floatsisf+0x54>
     cf0:	9e e8       	ldi	r25, 0x8E	; 142
     cf2:	87 2f       	mov	r24, r23
     cf4:	76 2f       	mov	r23, r22
     cf6:	05 c0       	rjmp	.+10     	; 0xd02 <__floatsisf+0x5e>
     cf8:	66 23       	and	r22, r22
     cfa:	71 f0       	breq	.+28     	; 0xd18 <__floatsisf+0x74>
     cfc:	96 e8       	ldi	r25, 0x86	; 134
     cfe:	86 2f       	mov	r24, r22
     d00:	70 e0       	ldi	r23, 0x00	; 0
     d02:	60 e0       	ldi	r22, 0x00	; 0
     d04:	2a f0       	brmi	.+10     	; 0xd10 <__floatsisf+0x6c>
     d06:	9a 95       	dec	r25
     d08:	66 0f       	add	r22, r22
     d0a:	77 1f       	adc	r23, r23
     d0c:	88 1f       	adc	r24, r24
     d0e:	da f7       	brpl	.-10     	; 0xd06 <__floatsisf+0x62>
     d10:	88 0f       	add	r24, r24
     d12:	96 95       	lsr	r25
     d14:	87 95       	ror	r24
     d16:	97 f9       	bld	r25, 7
     d18:	08 95       	ret

00000d1a <__fp_cmp>:
     d1a:	99 0f       	add	r25, r25
     d1c:	00 08       	sbc	r0, r0
     d1e:	55 0f       	add	r21, r21
     d20:	aa 0b       	sbc	r26, r26
     d22:	e0 e8       	ldi	r30, 0x80	; 128
     d24:	fe ef       	ldi	r31, 0xFE	; 254
     d26:	16 16       	cp	r1, r22
     d28:	17 06       	cpc	r1, r23
     d2a:	e8 07       	cpc	r30, r24
     d2c:	f9 07       	cpc	r31, r25
     d2e:	c0 f0       	brcs	.+48     	; 0xd60 <__fp_cmp+0x46>
     d30:	12 16       	cp	r1, r18
     d32:	13 06       	cpc	r1, r19
     d34:	e4 07       	cpc	r30, r20
     d36:	f5 07       	cpc	r31, r21
     d38:	98 f0       	brcs	.+38     	; 0xd60 <__fp_cmp+0x46>
     d3a:	62 1b       	sub	r22, r18
     d3c:	73 0b       	sbc	r23, r19
     d3e:	84 0b       	sbc	r24, r20
     d40:	95 0b       	sbc	r25, r21
     d42:	39 f4       	brne	.+14     	; 0xd52 <__fp_cmp+0x38>
     d44:	0a 26       	eor	r0, r26
     d46:	61 f0       	breq	.+24     	; 0xd60 <__fp_cmp+0x46>
     d48:	23 2b       	or	r18, r19
     d4a:	24 2b       	or	r18, r20
     d4c:	25 2b       	or	r18, r21
     d4e:	21 f4       	brne	.+8      	; 0xd58 <__fp_cmp+0x3e>
     d50:	08 95       	ret
     d52:	0a 26       	eor	r0, r26
     d54:	09 f4       	brne	.+2      	; 0xd58 <__fp_cmp+0x3e>
     d56:	a1 40       	sbci	r26, 0x01	; 1
     d58:	a6 95       	lsr	r26
     d5a:	8f ef       	ldi	r24, 0xFF	; 255
     d5c:	81 1d       	adc	r24, r1
     d5e:	81 1d       	adc	r24, r1
     d60:	08 95       	ret

00000d62 <__fp_inf>:
     d62:	97 f9       	bld	r25, 7
     d64:	9f 67       	ori	r25, 0x7F	; 127
     d66:	80 e8       	ldi	r24, 0x80	; 128
     d68:	70 e0       	ldi	r23, 0x00	; 0
     d6a:	60 e0       	ldi	r22, 0x00	; 0
     d6c:	08 95       	ret

00000d6e <__fp_nan>:
     d6e:	9f ef       	ldi	r25, 0xFF	; 255
     d70:	80 ec       	ldi	r24, 0xC0	; 192
     d72:	08 95       	ret

00000d74 <__fp_pscA>:
     d74:	00 24       	eor	r0, r0
     d76:	0a 94       	dec	r0
     d78:	16 16       	cp	r1, r22
     d7a:	17 06       	cpc	r1, r23
     d7c:	18 06       	cpc	r1, r24
     d7e:	09 06       	cpc	r0, r25
     d80:	08 95       	ret

00000d82 <__fp_pscB>:
     d82:	00 24       	eor	r0, r0
     d84:	0a 94       	dec	r0
     d86:	12 16       	cp	r1, r18
     d88:	13 06       	cpc	r1, r19
     d8a:	14 06       	cpc	r1, r20
     d8c:	05 06       	cpc	r0, r21
     d8e:	08 95       	ret

00000d90 <__fp_round>:
     d90:	09 2e       	mov	r0, r25
     d92:	03 94       	inc	r0
     d94:	00 0c       	add	r0, r0
     d96:	11 f4       	brne	.+4      	; 0xd9c <__fp_round+0xc>
     d98:	88 23       	and	r24, r24
     d9a:	52 f0       	brmi	.+20     	; 0xdb0 <__fp_round+0x20>
     d9c:	bb 0f       	add	r27, r27
     d9e:	40 f4       	brcc	.+16     	; 0xdb0 <__fp_round+0x20>
     da0:	bf 2b       	or	r27, r31
     da2:	11 f4       	brne	.+4      	; 0xda8 <__fp_round+0x18>
     da4:	60 ff       	sbrs	r22, 0
     da6:	04 c0       	rjmp	.+8      	; 0xdb0 <__fp_round+0x20>
     da8:	6f 5f       	subi	r22, 0xFF	; 255
     daa:	7f 4f       	sbci	r23, 0xFF	; 255
     dac:	8f 4f       	sbci	r24, 0xFF	; 255
     dae:	9f 4f       	sbci	r25, 0xFF	; 255
     db0:	08 95       	ret

00000db2 <__fp_split3>:
     db2:	57 fd       	sbrc	r21, 7
     db4:	90 58       	subi	r25, 0x80	; 128
     db6:	44 0f       	add	r20, r20
     db8:	55 1f       	adc	r21, r21
     dba:	59 f0       	breq	.+22     	; 0xdd2 <__fp_splitA+0x10>
     dbc:	5f 3f       	cpi	r21, 0xFF	; 255
     dbe:	71 f0       	breq	.+28     	; 0xddc <__fp_splitA+0x1a>
     dc0:	47 95       	ror	r20

00000dc2 <__fp_splitA>:
     dc2:	88 0f       	add	r24, r24
     dc4:	97 fb       	bst	r25, 7
     dc6:	99 1f       	adc	r25, r25
     dc8:	61 f0       	breq	.+24     	; 0xde2 <__fp_splitA+0x20>
     dca:	9f 3f       	cpi	r25, 0xFF	; 255
     dcc:	79 f0       	breq	.+30     	; 0xdec <__fp_splitA+0x2a>
     dce:	87 95       	ror	r24
     dd0:	08 95       	ret
     dd2:	12 16       	cp	r1, r18
     dd4:	13 06       	cpc	r1, r19
     dd6:	14 06       	cpc	r1, r20
     dd8:	55 1f       	adc	r21, r21
     dda:	f2 cf       	rjmp	.-28     	; 0xdc0 <__fp_split3+0xe>
     ddc:	46 95       	lsr	r20
     dde:	f1 df       	rcall	.-30     	; 0xdc2 <__fp_splitA>
     de0:	08 c0       	rjmp	.+16     	; 0xdf2 <__fp_splitA+0x30>
     de2:	16 16       	cp	r1, r22
     de4:	17 06       	cpc	r1, r23
     de6:	18 06       	cpc	r1, r24
     de8:	99 1f       	adc	r25, r25
     dea:	f1 cf       	rjmp	.-30     	; 0xdce <__fp_splitA+0xc>
     dec:	86 95       	lsr	r24
     dee:	71 05       	cpc	r23, r1
     df0:	61 05       	cpc	r22, r1
     df2:	08 94       	sec
     df4:	08 95       	ret

00000df6 <__fp_zero>:
     df6:	e8 94       	clt

00000df8 <__fp_szero>:
     df8:	bb 27       	eor	r27, r27
     dfa:	66 27       	eor	r22, r22
     dfc:	77 27       	eor	r23, r23
     dfe:	cb 01       	movw	r24, r22
     e00:	97 f9       	bld	r25, 7
     e02:	08 95       	ret

00000e04 <__gesf2>:
     e04:	8a df       	rcall	.-236    	; 0xd1a <__fp_cmp>
     e06:	08 f4       	brcc	.+2      	; 0xe0a <__gesf2+0x6>
     e08:	8f ef       	ldi	r24, 0xFF	; 255
     e0a:	08 95       	ret

00000e0c <__mulsf3>:
     e0c:	0b d0       	rcall	.+22     	; 0xe24 <__mulsf3x>
     e0e:	c0 cf       	rjmp	.-128    	; 0xd90 <__fp_round>
     e10:	b1 df       	rcall	.-158    	; 0xd74 <__fp_pscA>
     e12:	28 f0       	brcs	.+10     	; 0xe1e <__mulsf3+0x12>
     e14:	b6 df       	rcall	.-148    	; 0xd82 <__fp_pscB>
     e16:	18 f0       	brcs	.+6      	; 0xe1e <__mulsf3+0x12>
     e18:	95 23       	and	r25, r21
     e1a:	09 f0       	breq	.+2      	; 0xe1e <__mulsf3+0x12>
     e1c:	a2 cf       	rjmp	.-188    	; 0xd62 <__fp_inf>
     e1e:	a7 cf       	rjmp	.-178    	; 0xd6e <__fp_nan>
     e20:	11 24       	eor	r1, r1
     e22:	ea cf       	rjmp	.-44     	; 0xdf8 <__fp_szero>

00000e24 <__mulsf3x>:
     e24:	c6 df       	rcall	.-116    	; 0xdb2 <__fp_split3>
     e26:	a0 f3       	brcs	.-24     	; 0xe10 <__mulsf3+0x4>

00000e28 <__mulsf3_pse>:
     e28:	95 9f       	mul	r25, r21
     e2a:	d1 f3       	breq	.-12     	; 0xe20 <__mulsf3+0x14>
     e2c:	95 0f       	add	r25, r21
     e2e:	50 e0       	ldi	r21, 0x00	; 0
     e30:	55 1f       	adc	r21, r21
     e32:	62 9f       	mul	r22, r18
     e34:	f0 01       	movw	r30, r0
     e36:	72 9f       	mul	r23, r18
     e38:	bb 27       	eor	r27, r27
     e3a:	f0 0d       	add	r31, r0
     e3c:	b1 1d       	adc	r27, r1
     e3e:	63 9f       	mul	r22, r19
     e40:	aa 27       	eor	r26, r26
     e42:	f0 0d       	add	r31, r0
     e44:	b1 1d       	adc	r27, r1
     e46:	aa 1f       	adc	r26, r26
     e48:	64 9f       	mul	r22, r20
     e4a:	66 27       	eor	r22, r22
     e4c:	b0 0d       	add	r27, r0
     e4e:	a1 1d       	adc	r26, r1
     e50:	66 1f       	adc	r22, r22
     e52:	82 9f       	mul	r24, r18
     e54:	22 27       	eor	r18, r18
     e56:	b0 0d       	add	r27, r0
     e58:	a1 1d       	adc	r26, r1
     e5a:	62 1f       	adc	r22, r18
     e5c:	73 9f       	mul	r23, r19
     e5e:	b0 0d       	add	r27, r0
     e60:	a1 1d       	adc	r26, r1
     e62:	62 1f       	adc	r22, r18
     e64:	83 9f       	mul	r24, r19
     e66:	a0 0d       	add	r26, r0
     e68:	61 1d       	adc	r22, r1
     e6a:	22 1f       	adc	r18, r18
     e6c:	74 9f       	mul	r23, r20
     e6e:	33 27       	eor	r19, r19
     e70:	a0 0d       	add	r26, r0
     e72:	61 1d       	adc	r22, r1
     e74:	23 1f       	adc	r18, r19
     e76:	84 9f       	mul	r24, r20
     e78:	60 0d       	add	r22, r0
     e7a:	21 1d       	adc	r18, r1
     e7c:	82 2f       	mov	r24, r18
     e7e:	76 2f       	mov	r23, r22
     e80:	6a 2f       	mov	r22, r26
     e82:	11 24       	eor	r1, r1
     e84:	9f 57       	subi	r25, 0x7F	; 127
     e86:	50 40       	sbci	r21, 0x00	; 0
     e88:	8a f0       	brmi	.+34     	; 0xeac <__mulsf3_pse+0x84>
     e8a:	e1 f0       	breq	.+56     	; 0xec4 <__mulsf3_pse+0x9c>
     e8c:	88 23       	and	r24, r24
     e8e:	4a f0       	brmi	.+18     	; 0xea2 <__mulsf3_pse+0x7a>
     e90:	ee 0f       	add	r30, r30
     e92:	ff 1f       	adc	r31, r31
     e94:	bb 1f       	adc	r27, r27
     e96:	66 1f       	adc	r22, r22
     e98:	77 1f       	adc	r23, r23
     e9a:	88 1f       	adc	r24, r24
     e9c:	91 50       	subi	r25, 0x01	; 1
     e9e:	50 40       	sbci	r21, 0x00	; 0
     ea0:	a9 f7       	brne	.-22     	; 0xe8c <__mulsf3_pse+0x64>
     ea2:	9e 3f       	cpi	r25, 0xFE	; 254
     ea4:	51 05       	cpc	r21, r1
     ea6:	70 f0       	brcs	.+28     	; 0xec4 <__mulsf3_pse+0x9c>
     ea8:	5c cf       	rjmp	.-328    	; 0xd62 <__fp_inf>
     eaa:	a6 cf       	rjmp	.-180    	; 0xdf8 <__fp_szero>
     eac:	5f 3f       	cpi	r21, 0xFF	; 255
     eae:	ec f3       	brlt	.-6      	; 0xeaa <__mulsf3_pse+0x82>
     eb0:	98 3e       	cpi	r25, 0xE8	; 232
     eb2:	dc f3       	brlt	.-10     	; 0xeaa <__mulsf3_pse+0x82>
     eb4:	86 95       	lsr	r24
     eb6:	77 95       	ror	r23
     eb8:	67 95       	ror	r22
     eba:	b7 95       	ror	r27
     ebc:	f7 95       	ror	r31
     ebe:	e7 95       	ror	r30
     ec0:	9f 5f       	subi	r25, 0xFF	; 255
     ec2:	c1 f7       	brne	.-16     	; 0xeb4 <__mulsf3_pse+0x8c>
     ec4:	fe 2b       	or	r31, r30
     ec6:	88 0f       	add	r24, r24
     ec8:	91 1d       	adc	r25, r1
     eca:	96 95       	lsr	r25
     ecc:	87 95       	ror	r24
     ece:	97 f9       	bld	r25, 7
     ed0:	08 95       	ret

00000ed2 <__tablejump2__>:
     ed2:	ee 0f       	add	r30, r30
     ed4:	ff 1f       	adc	r31, r31

00000ed6 <__tablejump__>:
     ed6:	05 90       	lpm	r0, Z+
     ed8:	f4 91       	lpm	r31, Z
     eda:	e0 2d       	mov	r30, r0
     edc:	19 94       	eijmp

00000ede <fdevopen>:
     ede:	0f 93       	push	r16
     ee0:	1f 93       	push	r17
     ee2:	cf 93       	push	r28
     ee4:	df 93       	push	r29
     ee6:	ec 01       	movw	r28, r24
     ee8:	8b 01       	movw	r16, r22
     eea:	00 97       	sbiw	r24, 0x00	; 0
     eec:	31 f4       	brne	.+12     	; 0xefa <fdevopen+0x1c>
     eee:	61 15       	cp	r22, r1
     ef0:	71 05       	cpc	r23, r1
     ef2:	19 f4       	brne	.+6      	; 0xefa <fdevopen+0x1c>
     ef4:	80 e0       	ldi	r24, 0x00	; 0
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	37 c0       	rjmp	.+110    	; 0xf68 <fdevopen+0x8a>
     efa:	6e e0       	ldi	r22, 0x0E	; 14
     efc:	70 e0       	ldi	r23, 0x00	; 0
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	63 d2       	rcall	.+1222   	; 0x13ca <calloc>
     f04:	fc 01       	movw	r30, r24
     f06:	00 97       	sbiw	r24, 0x00	; 0
     f08:	a9 f3       	breq	.-22     	; 0xef4 <fdevopen+0x16>
     f0a:	80 e8       	ldi	r24, 0x80	; 128
     f0c:	83 83       	std	Z+3, r24	; 0x03
     f0e:	01 15       	cp	r16, r1
     f10:	11 05       	cpc	r17, r1
     f12:	71 f0       	breq	.+28     	; 0xf30 <fdevopen+0x52>
     f14:	13 87       	std	Z+11, r17	; 0x0b
     f16:	02 87       	std	Z+10, r16	; 0x0a
     f18:	81 e8       	ldi	r24, 0x81	; 129
     f1a:	83 83       	std	Z+3, r24	; 0x03
     f1c:	80 91 d0 02 	lds	r24, 0x02D0
     f20:	90 91 d1 02 	lds	r25, 0x02D1
     f24:	89 2b       	or	r24, r25
     f26:	21 f4       	brne	.+8      	; 0xf30 <fdevopen+0x52>
     f28:	f0 93 d1 02 	sts	0x02D1, r31
     f2c:	e0 93 d0 02 	sts	0x02D0, r30
     f30:	20 97       	sbiw	r28, 0x00	; 0
     f32:	c9 f0       	breq	.+50     	; 0xf66 <fdevopen+0x88>
     f34:	d1 87       	std	Z+9, r29	; 0x09
     f36:	c0 87       	std	Z+8, r28	; 0x08
     f38:	83 81       	ldd	r24, Z+3	; 0x03
     f3a:	82 60       	ori	r24, 0x02	; 2
     f3c:	83 83       	std	Z+3, r24	; 0x03
     f3e:	80 91 d2 02 	lds	r24, 0x02D2
     f42:	90 91 d3 02 	lds	r25, 0x02D3
     f46:	89 2b       	or	r24, r25
     f48:	71 f4       	brne	.+28     	; 0xf66 <fdevopen+0x88>
     f4a:	f0 93 d3 02 	sts	0x02D3, r31
     f4e:	e0 93 d2 02 	sts	0x02D2, r30
     f52:	80 91 d4 02 	lds	r24, 0x02D4
     f56:	90 91 d5 02 	lds	r25, 0x02D5
     f5a:	89 2b       	or	r24, r25
     f5c:	21 f4       	brne	.+8      	; 0xf66 <fdevopen+0x88>
     f5e:	f0 93 d5 02 	sts	0x02D5, r31
     f62:	e0 93 d4 02 	sts	0x02D4, r30
     f66:	cf 01       	movw	r24, r30
     f68:	df 91       	pop	r29
     f6a:	cf 91       	pop	r28
     f6c:	1f 91       	pop	r17
     f6e:	0f 91       	pop	r16
     f70:	08 95       	ret

00000f72 <printf>:
     f72:	cf 93       	push	r28
     f74:	df 93       	push	r29
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	fe 01       	movw	r30, r28
     f7c:	36 96       	adiw	r30, 0x06	; 6
     f7e:	61 91       	ld	r22, Z+
     f80:	71 91       	ld	r23, Z+
     f82:	af 01       	movw	r20, r30
     f84:	80 91 d2 02 	lds	r24, 0x02D2
     f88:	90 91 d3 02 	lds	r25, 0x02D3
     f8c:	30 d0       	rcall	.+96     	; 0xfee <vfprintf>
     f8e:	df 91       	pop	r29
     f90:	cf 91       	pop	r28
     f92:	08 95       	ret

00000f94 <puts>:
     f94:	0f 93       	push	r16
     f96:	1f 93       	push	r17
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	e0 91 d2 02 	lds	r30, 0x02D2
     fa0:	f0 91 d3 02 	lds	r31, 0x02D3
     fa4:	23 81       	ldd	r18, Z+3	; 0x03
     fa6:	21 ff       	sbrs	r18, 1
     fa8:	1b c0       	rjmp	.+54     	; 0xfe0 <puts+0x4c>
     faa:	ec 01       	movw	r28, r24
     fac:	00 e0       	ldi	r16, 0x00	; 0
     fae:	10 e0       	ldi	r17, 0x00	; 0
     fb0:	89 91       	ld	r24, Y+
     fb2:	60 91 d2 02 	lds	r22, 0x02D2
     fb6:	70 91 d3 02 	lds	r23, 0x02D3
     fba:	db 01       	movw	r26, r22
     fbc:	18 96       	adiw	r26, 0x08	; 8
     fbe:	ed 91       	ld	r30, X+
     fc0:	fc 91       	ld	r31, X
     fc2:	19 97       	sbiw	r26, 0x09	; 9
     fc4:	88 23       	and	r24, r24
     fc6:	31 f0       	breq	.+12     	; 0xfd4 <puts+0x40>
     fc8:	19 95       	eicall
     fca:	89 2b       	or	r24, r25
     fcc:	89 f3       	breq	.-30     	; 0xfb0 <puts+0x1c>
     fce:	0f ef       	ldi	r16, 0xFF	; 255
     fd0:	1f ef       	ldi	r17, 0xFF	; 255
     fd2:	ee cf       	rjmp	.-36     	; 0xfb0 <puts+0x1c>
     fd4:	8a e0       	ldi	r24, 0x0A	; 10
     fd6:	19 95       	eicall
     fd8:	89 2b       	or	r24, r25
     fda:	11 f4       	brne	.+4      	; 0xfe0 <puts+0x4c>
     fdc:	c8 01       	movw	r24, r16
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <puts+0x50>
     fe0:	8f ef       	ldi	r24, 0xFF	; 255
     fe2:	9f ef       	ldi	r25, 0xFF	; 255
     fe4:	df 91       	pop	r29
     fe6:	cf 91       	pop	r28
     fe8:	1f 91       	pop	r17
     fea:	0f 91       	pop	r16
     fec:	08 95       	ret

00000fee <vfprintf>:
     fee:	2f 92       	push	r2
     ff0:	3f 92       	push	r3
     ff2:	4f 92       	push	r4
     ff4:	5f 92       	push	r5
     ff6:	6f 92       	push	r6
     ff8:	7f 92       	push	r7
     ffa:	8f 92       	push	r8
     ffc:	9f 92       	push	r9
     ffe:	af 92       	push	r10
    1000:	bf 92       	push	r11
    1002:	cf 92       	push	r12
    1004:	df 92       	push	r13
    1006:	ef 92       	push	r14
    1008:	ff 92       	push	r15
    100a:	0f 93       	push	r16
    100c:	1f 93       	push	r17
    100e:	cf 93       	push	r28
    1010:	df 93       	push	r29
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	2c 97       	sbiw	r28, 0x0c	; 12
    1018:	0f b6       	in	r0, 0x3f	; 63
    101a:	f8 94       	cli
    101c:	de bf       	out	0x3e, r29	; 62
    101e:	0f be       	out	0x3f, r0	; 63
    1020:	cd bf       	out	0x3d, r28	; 61
    1022:	7c 01       	movw	r14, r24
    1024:	6b 01       	movw	r12, r22
    1026:	8a 01       	movw	r16, r20
    1028:	fc 01       	movw	r30, r24
    102a:	17 82       	std	Z+7, r1	; 0x07
    102c:	16 82       	std	Z+6, r1	; 0x06
    102e:	83 81       	ldd	r24, Z+3	; 0x03
    1030:	81 ff       	sbrs	r24, 1
    1032:	b0 c1       	rjmp	.+864    	; 0x1394 <vfprintf+0x3a6>
    1034:	ce 01       	movw	r24, r28
    1036:	01 96       	adiw	r24, 0x01	; 1
    1038:	4c 01       	movw	r8, r24
    103a:	f7 01       	movw	r30, r14
    103c:	93 81       	ldd	r25, Z+3	; 0x03
    103e:	f6 01       	movw	r30, r12
    1040:	93 fd       	sbrc	r25, 3
    1042:	85 91       	lpm	r24, Z+
    1044:	93 ff       	sbrs	r25, 3
    1046:	81 91       	ld	r24, Z+
    1048:	6f 01       	movw	r12, r30
    104a:	88 23       	and	r24, r24
    104c:	09 f4       	brne	.+2      	; 0x1050 <vfprintf+0x62>
    104e:	9e c1       	rjmp	.+828    	; 0x138c <vfprintf+0x39e>
    1050:	85 32       	cpi	r24, 0x25	; 37
    1052:	39 f4       	brne	.+14     	; 0x1062 <vfprintf+0x74>
    1054:	93 fd       	sbrc	r25, 3
    1056:	85 91       	lpm	r24, Z+
    1058:	93 ff       	sbrs	r25, 3
    105a:	81 91       	ld	r24, Z+
    105c:	6f 01       	movw	r12, r30
    105e:	85 32       	cpi	r24, 0x25	; 37
    1060:	21 f4       	brne	.+8      	; 0x106a <vfprintf+0x7c>
    1062:	b7 01       	movw	r22, r14
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	0f d3       	rcall	.+1566   	; 0x1686 <fputc>
    1068:	e8 cf       	rjmp	.-48     	; 0x103a <vfprintf+0x4c>
    106a:	51 2c       	mov	r5, r1
    106c:	31 2c       	mov	r3, r1
    106e:	20 e0       	ldi	r18, 0x00	; 0
    1070:	20 32       	cpi	r18, 0x20	; 32
    1072:	a0 f4       	brcc	.+40     	; 0x109c <vfprintf+0xae>
    1074:	8b 32       	cpi	r24, 0x2B	; 43
    1076:	69 f0       	breq	.+26     	; 0x1092 <vfprintf+0xa4>
    1078:	30 f4       	brcc	.+12     	; 0x1086 <vfprintf+0x98>
    107a:	80 32       	cpi	r24, 0x20	; 32
    107c:	59 f0       	breq	.+22     	; 0x1094 <vfprintf+0xa6>
    107e:	83 32       	cpi	r24, 0x23	; 35
    1080:	69 f4       	brne	.+26     	; 0x109c <vfprintf+0xae>
    1082:	20 61       	ori	r18, 0x10	; 16
    1084:	2c c0       	rjmp	.+88     	; 0x10de <vfprintf+0xf0>
    1086:	8d 32       	cpi	r24, 0x2D	; 45
    1088:	39 f0       	breq	.+14     	; 0x1098 <vfprintf+0xaa>
    108a:	80 33       	cpi	r24, 0x30	; 48
    108c:	39 f4       	brne	.+14     	; 0x109c <vfprintf+0xae>
    108e:	21 60       	ori	r18, 0x01	; 1
    1090:	26 c0       	rjmp	.+76     	; 0x10de <vfprintf+0xf0>
    1092:	22 60       	ori	r18, 0x02	; 2
    1094:	24 60       	ori	r18, 0x04	; 4
    1096:	23 c0       	rjmp	.+70     	; 0x10de <vfprintf+0xf0>
    1098:	28 60       	ori	r18, 0x08	; 8
    109a:	21 c0       	rjmp	.+66     	; 0x10de <vfprintf+0xf0>
    109c:	27 fd       	sbrc	r18, 7
    109e:	27 c0       	rjmp	.+78     	; 0x10ee <vfprintf+0x100>
    10a0:	30 ed       	ldi	r19, 0xD0	; 208
    10a2:	38 0f       	add	r19, r24
    10a4:	3a 30       	cpi	r19, 0x0A	; 10
    10a6:	78 f4       	brcc	.+30     	; 0x10c6 <vfprintf+0xd8>
    10a8:	26 ff       	sbrs	r18, 6
    10aa:	06 c0       	rjmp	.+12     	; 0x10b8 <vfprintf+0xca>
    10ac:	fa e0       	ldi	r31, 0x0A	; 10
    10ae:	5f 9e       	mul	r5, r31
    10b0:	30 0d       	add	r19, r0
    10b2:	11 24       	eor	r1, r1
    10b4:	53 2e       	mov	r5, r19
    10b6:	13 c0       	rjmp	.+38     	; 0x10de <vfprintf+0xf0>
    10b8:	8a e0       	ldi	r24, 0x0A	; 10
    10ba:	38 9e       	mul	r3, r24
    10bc:	30 0d       	add	r19, r0
    10be:	11 24       	eor	r1, r1
    10c0:	33 2e       	mov	r3, r19
    10c2:	20 62       	ori	r18, 0x20	; 32
    10c4:	0c c0       	rjmp	.+24     	; 0x10de <vfprintf+0xf0>
    10c6:	8e 32       	cpi	r24, 0x2E	; 46
    10c8:	21 f4       	brne	.+8      	; 0x10d2 <vfprintf+0xe4>
    10ca:	26 fd       	sbrc	r18, 6
    10cc:	5f c1       	rjmp	.+702    	; 0x138c <vfprintf+0x39e>
    10ce:	20 64       	ori	r18, 0x40	; 64
    10d0:	06 c0       	rjmp	.+12     	; 0x10de <vfprintf+0xf0>
    10d2:	8c 36       	cpi	r24, 0x6C	; 108
    10d4:	11 f4       	brne	.+4      	; 0x10da <vfprintf+0xec>
    10d6:	20 68       	ori	r18, 0x80	; 128
    10d8:	02 c0       	rjmp	.+4      	; 0x10de <vfprintf+0xf0>
    10da:	88 36       	cpi	r24, 0x68	; 104
    10dc:	41 f4       	brne	.+16     	; 0x10ee <vfprintf+0x100>
    10de:	f6 01       	movw	r30, r12
    10e0:	93 fd       	sbrc	r25, 3
    10e2:	85 91       	lpm	r24, Z+
    10e4:	93 ff       	sbrs	r25, 3
    10e6:	81 91       	ld	r24, Z+
    10e8:	6f 01       	movw	r12, r30
    10ea:	81 11       	cpse	r24, r1
    10ec:	c1 cf       	rjmp	.-126    	; 0x1070 <vfprintf+0x82>
    10ee:	98 2f       	mov	r25, r24
    10f0:	9f 7d       	andi	r25, 0xDF	; 223
    10f2:	95 54       	subi	r25, 0x45	; 69
    10f4:	93 30       	cpi	r25, 0x03	; 3
    10f6:	28 f4       	brcc	.+10     	; 0x1102 <vfprintf+0x114>
    10f8:	0c 5f       	subi	r16, 0xFC	; 252
    10fa:	1f 4f       	sbci	r17, 0xFF	; 255
    10fc:	ff e3       	ldi	r31, 0x3F	; 63
    10fe:	f9 83       	std	Y+1, r31	; 0x01
    1100:	0d c0       	rjmp	.+26     	; 0x111c <vfprintf+0x12e>
    1102:	83 36       	cpi	r24, 0x63	; 99
    1104:	31 f0       	breq	.+12     	; 0x1112 <vfprintf+0x124>
    1106:	83 37       	cpi	r24, 0x73	; 115
    1108:	71 f0       	breq	.+28     	; 0x1126 <vfprintf+0x138>
    110a:	83 35       	cpi	r24, 0x53	; 83
    110c:	09 f0       	breq	.+2      	; 0x1110 <vfprintf+0x122>
    110e:	57 c0       	rjmp	.+174    	; 0x11be <vfprintf+0x1d0>
    1110:	21 c0       	rjmp	.+66     	; 0x1154 <vfprintf+0x166>
    1112:	f8 01       	movw	r30, r16
    1114:	80 81       	ld	r24, Z
    1116:	89 83       	std	Y+1, r24	; 0x01
    1118:	0e 5f       	subi	r16, 0xFE	; 254
    111a:	1f 4f       	sbci	r17, 0xFF	; 255
    111c:	44 24       	eor	r4, r4
    111e:	43 94       	inc	r4
    1120:	51 2c       	mov	r5, r1
    1122:	54 01       	movw	r10, r8
    1124:	14 c0       	rjmp	.+40     	; 0x114e <vfprintf+0x160>
    1126:	38 01       	movw	r6, r16
    1128:	f2 e0       	ldi	r31, 0x02	; 2
    112a:	6f 0e       	add	r6, r31
    112c:	71 1c       	adc	r7, r1
    112e:	f8 01       	movw	r30, r16
    1130:	a0 80       	ld	r10, Z
    1132:	b1 80       	ldd	r11, Z+1	; 0x01
    1134:	26 ff       	sbrs	r18, 6
    1136:	03 c0       	rjmp	.+6      	; 0x113e <vfprintf+0x150>
    1138:	65 2d       	mov	r22, r5
    113a:	70 e0       	ldi	r23, 0x00	; 0
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <vfprintf+0x154>
    113e:	6f ef       	ldi	r22, 0xFF	; 255
    1140:	7f ef       	ldi	r23, 0xFF	; 255
    1142:	c5 01       	movw	r24, r10
    1144:	2c 87       	std	Y+12, r18	; 0x0c
    1146:	94 d2       	rcall	.+1320   	; 0x1670 <strnlen>
    1148:	2c 01       	movw	r4, r24
    114a:	83 01       	movw	r16, r6
    114c:	2c 85       	ldd	r18, Y+12	; 0x0c
    114e:	2f 77       	andi	r18, 0x7F	; 127
    1150:	22 2e       	mov	r2, r18
    1152:	16 c0       	rjmp	.+44     	; 0x1180 <vfprintf+0x192>
    1154:	38 01       	movw	r6, r16
    1156:	f2 e0       	ldi	r31, 0x02	; 2
    1158:	6f 0e       	add	r6, r31
    115a:	71 1c       	adc	r7, r1
    115c:	f8 01       	movw	r30, r16
    115e:	a0 80       	ld	r10, Z
    1160:	b1 80       	ldd	r11, Z+1	; 0x01
    1162:	26 ff       	sbrs	r18, 6
    1164:	03 c0       	rjmp	.+6      	; 0x116c <vfprintf+0x17e>
    1166:	65 2d       	mov	r22, r5
    1168:	70 e0       	ldi	r23, 0x00	; 0
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <vfprintf+0x182>
    116c:	6f ef       	ldi	r22, 0xFF	; 255
    116e:	7f ef       	ldi	r23, 0xFF	; 255
    1170:	c5 01       	movw	r24, r10
    1172:	2c 87       	std	Y+12, r18	; 0x0c
    1174:	6b d2       	rcall	.+1238   	; 0x164c <strnlen_P>
    1176:	2c 01       	movw	r4, r24
    1178:	2c 85       	ldd	r18, Y+12	; 0x0c
    117a:	20 68       	ori	r18, 0x80	; 128
    117c:	22 2e       	mov	r2, r18
    117e:	83 01       	movw	r16, r6
    1180:	23 fc       	sbrc	r2, 3
    1182:	19 c0       	rjmp	.+50     	; 0x11b6 <vfprintf+0x1c8>
    1184:	83 2d       	mov	r24, r3
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	48 16       	cp	r4, r24
    118a:	59 06       	cpc	r5, r25
    118c:	a0 f4       	brcc	.+40     	; 0x11b6 <vfprintf+0x1c8>
    118e:	b7 01       	movw	r22, r14
    1190:	80 e2       	ldi	r24, 0x20	; 32
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	78 d2       	rcall	.+1264   	; 0x1686 <fputc>
    1196:	3a 94       	dec	r3
    1198:	f5 cf       	rjmp	.-22     	; 0x1184 <vfprintf+0x196>
    119a:	f5 01       	movw	r30, r10
    119c:	27 fc       	sbrc	r2, 7
    119e:	85 91       	lpm	r24, Z+
    11a0:	27 fe       	sbrs	r2, 7
    11a2:	81 91       	ld	r24, Z+
    11a4:	5f 01       	movw	r10, r30
    11a6:	b7 01       	movw	r22, r14
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	6d d2       	rcall	.+1242   	; 0x1686 <fputc>
    11ac:	31 10       	cpse	r3, r1
    11ae:	3a 94       	dec	r3
    11b0:	f1 e0       	ldi	r31, 0x01	; 1
    11b2:	4f 1a       	sub	r4, r31
    11b4:	51 08       	sbc	r5, r1
    11b6:	41 14       	cp	r4, r1
    11b8:	51 04       	cpc	r5, r1
    11ba:	79 f7       	brne	.-34     	; 0x119a <vfprintf+0x1ac>
    11bc:	de c0       	rjmp	.+444    	; 0x137a <vfprintf+0x38c>
    11be:	84 36       	cpi	r24, 0x64	; 100
    11c0:	11 f0       	breq	.+4      	; 0x11c6 <vfprintf+0x1d8>
    11c2:	89 36       	cpi	r24, 0x69	; 105
    11c4:	31 f5       	brne	.+76     	; 0x1212 <vfprintf+0x224>
    11c6:	f8 01       	movw	r30, r16
    11c8:	27 ff       	sbrs	r18, 7
    11ca:	07 c0       	rjmp	.+14     	; 0x11da <vfprintf+0x1ec>
    11cc:	60 81       	ld	r22, Z
    11ce:	71 81       	ldd	r23, Z+1	; 0x01
    11d0:	82 81       	ldd	r24, Z+2	; 0x02
    11d2:	93 81       	ldd	r25, Z+3	; 0x03
    11d4:	0c 5f       	subi	r16, 0xFC	; 252
    11d6:	1f 4f       	sbci	r17, 0xFF	; 255
    11d8:	08 c0       	rjmp	.+16     	; 0x11ea <vfprintf+0x1fc>
    11da:	60 81       	ld	r22, Z
    11dc:	71 81       	ldd	r23, Z+1	; 0x01
    11de:	88 27       	eor	r24, r24
    11e0:	77 fd       	sbrc	r23, 7
    11e2:	80 95       	com	r24
    11e4:	98 2f       	mov	r25, r24
    11e6:	0e 5f       	subi	r16, 0xFE	; 254
    11e8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ea:	2f 76       	andi	r18, 0x6F	; 111
    11ec:	b2 2e       	mov	r11, r18
    11ee:	97 ff       	sbrs	r25, 7
    11f0:	09 c0       	rjmp	.+18     	; 0x1204 <vfprintf+0x216>
    11f2:	90 95       	com	r25
    11f4:	80 95       	com	r24
    11f6:	70 95       	com	r23
    11f8:	61 95       	neg	r22
    11fa:	7f 4f       	sbci	r23, 0xFF	; 255
    11fc:	8f 4f       	sbci	r24, 0xFF	; 255
    11fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1200:	20 68       	ori	r18, 0x80	; 128
    1202:	b2 2e       	mov	r11, r18
    1204:	2a e0       	ldi	r18, 0x0A	; 10
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	a4 01       	movw	r20, r8
    120a:	6f d2       	rcall	.+1246   	; 0x16ea <__ultoa_invert>
    120c:	a8 2e       	mov	r10, r24
    120e:	a8 18       	sub	r10, r8
    1210:	43 c0       	rjmp	.+134    	; 0x1298 <vfprintf+0x2aa>
    1212:	85 37       	cpi	r24, 0x75	; 117
    1214:	29 f4       	brne	.+10     	; 0x1220 <vfprintf+0x232>
    1216:	2f 7e       	andi	r18, 0xEF	; 239
    1218:	b2 2e       	mov	r11, r18
    121a:	2a e0       	ldi	r18, 0x0A	; 10
    121c:	30 e0       	ldi	r19, 0x00	; 0
    121e:	25 c0       	rjmp	.+74     	; 0x126a <vfprintf+0x27c>
    1220:	f2 2f       	mov	r31, r18
    1222:	f9 7f       	andi	r31, 0xF9	; 249
    1224:	bf 2e       	mov	r11, r31
    1226:	8f 36       	cpi	r24, 0x6F	; 111
    1228:	c1 f0       	breq	.+48     	; 0x125a <vfprintf+0x26c>
    122a:	18 f4       	brcc	.+6      	; 0x1232 <vfprintf+0x244>
    122c:	88 35       	cpi	r24, 0x58	; 88
    122e:	79 f0       	breq	.+30     	; 0x124e <vfprintf+0x260>
    1230:	ad c0       	rjmp	.+346    	; 0x138c <vfprintf+0x39e>
    1232:	80 37       	cpi	r24, 0x70	; 112
    1234:	19 f0       	breq	.+6      	; 0x123c <vfprintf+0x24e>
    1236:	88 37       	cpi	r24, 0x78	; 120
    1238:	21 f0       	breq	.+8      	; 0x1242 <vfprintf+0x254>
    123a:	a8 c0       	rjmp	.+336    	; 0x138c <vfprintf+0x39e>
    123c:	2f 2f       	mov	r18, r31
    123e:	20 61       	ori	r18, 0x10	; 16
    1240:	b2 2e       	mov	r11, r18
    1242:	b4 fe       	sbrs	r11, 4
    1244:	0d c0       	rjmp	.+26     	; 0x1260 <vfprintf+0x272>
    1246:	8b 2d       	mov	r24, r11
    1248:	84 60       	ori	r24, 0x04	; 4
    124a:	b8 2e       	mov	r11, r24
    124c:	09 c0       	rjmp	.+18     	; 0x1260 <vfprintf+0x272>
    124e:	24 ff       	sbrs	r18, 4
    1250:	0a c0       	rjmp	.+20     	; 0x1266 <vfprintf+0x278>
    1252:	9f 2f       	mov	r25, r31
    1254:	96 60       	ori	r25, 0x06	; 6
    1256:	b9 2e       	mov	r11, r25
    1258:	06 c0       	rjmp	.+12     	; 0x1266 <vfprintf+0x278>
    125a:	28 e0       	ldi	r18, 0x08	; 8
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	05 c0       	rjmp	.+10     	; 0x126a <vfprintf+0x27c>
    1260:	20 e1       	ldi	r18, 0x10	; 16
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	02 c0       	rjmp	.+4      	; 0x126a <vfprintf+0x27c>
    1266:	20 e1       	ldi	r18, 0x10	; 16
    1268:	32 e0       	ldi	r19, 0x02	; 2
    126a:	f8 01       	movw	r30, r16
    126c:	b7 fe       	sbrs	r11, 7
    126e:	07 c0       	rjmp	.+14     	; 0x127e <vfprintf+0x290>
    1270:	60 81       	ld	r22, Z
    1272:	71 81       	ldd	r23, Z+1	; 0x01
    1274:	82 81       	ldd	r24, Z+2	; 0x02
    1276:	93 81       	ldd	r25, Z+3	; 0x03
    1278:	0c 5f       	subi	r16, 0xFC	; 252
    127a:	1f 4f       	sbci	r17, 0xFF	; 255
    127c:	06 c0       	rjmp	.+12     	; 0x128a <vfprintf+0x29c>
    127e:	60 81       	ld	r22, Z
    1280:	71 81       	ldd	r23, Z+1	; 0x01
    1282:	80 e0       	ldi	r24, 0x00	; 0
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	0e 5f       	subi	r16, 0xFE	; 254
    1288:	1f 4f       	sbci	r17, 0xFF	; 255
    128a:	a4 01       	movw	r20, r8
    128c:	2e d2       	rcall	.+1116   	; 0x16ea <__ultoa_invert>
    128e:	a8 2e       	mov	r10, r24
    1290:	a8 18       	sub	r10, r8
    1292:	fb 2d       	mov	r31, r11
    1294:	ff 77       	andi	r31, 0x7F	; 127
    1296:	bf 2e       	mov	r11, r31
    1298:	b6 fe       	sbrs	r11, 6
    129a:	0b c0       	rjmp	.+22     	; 0x12b2 <vfprintf+0x2c4>
    129c:	2b 2d       	mov	r18, r11
    129e:	2e 7f       	andi	r18, 0xFE	; 254
    12a0:	a5 14       	cp	r10, r5
    12a2:	50 f4       	brcc	.+20     	; 0x12b8 <vfprintf+0x2ca>
    12a4:	b4 fe       	sbrs	r11, 4
    12a6:	0a c0       	rjmp	.+20     	; 0x12bc <vfprintf+0x2ce>
    12a8:	b2 fc       	sbrc	r11, 2
    12aa:	08 c0       	rjmp	.+16     	; 0x12bc <vfprintf+0x2ce>
    12ac:	2b 2d       	mov	r18, r11
    12ae:	2e 7e       	andi	r18, 0xEE	; 238
    12b0:	05 c0       	rjmp	.+10     	; 0x12bc <vfprintf+0x2ce>
    12b2:	7a 2c       	mov	r7, r10
    12b4:	2b 2d       	mov	r18, r11
    12b6:	03 c0       	rjmp	.+6      	; 0x12be <vfprintf+0x2d0>
    12b8:	7a 2c       	mov	r7, r10
    12ba:	01 c0       	rjmp	.+2      	; 0x12be <vfprintf+0x2d0>
    12bc:	75 2c       	mov	r7, r5
    12be:	24 ff       	sbrs	r18, 4
    12c0:	0d c0       	rjmp	.+26     	; 0x12dc <vfprintf+0x2ee>
    12c2:	fe 01       	movw	r30, r28
    12c4:	ea 0d       	add	r30, r10
    12c6:	f1 1d       	adc	r31, r1
    12c8:	80 81       	ld	r24, Z
    12ca:	80 33       	cpi	r24, 0x30	; 48
    12cc:	11 f4       	brne	.+4      	; 0x12d2 <vfprintf+0x2e4>
    12ce:	29 7e       	andi	r18, 0xE9	; 233
    12d0:	09 c0       	rjmp	.+18     	; 0x12e4 <vfprintf+0x2f6>
    12d2:	22 ff       	sbrs	r18, 2
    12d4:	06 c0       	rjmp	.+12     	; 0x12e2 <vfprintf+0x2f4>
    12d6:	73 94       	inc	r7
    12d8:	73 94       	inc	r7
    12da:	04 c0       	rjmp	.+8      	; 0x12e4 <vfprintf+0x2f6>
    12dc:	82 2f       	mov	r24, r18
    12de:	86 78       	andi	r24, 0x86	; 134
    12e0:	09 f0       	breq	.+2      	; 0x12e4 <vfprintf+0x2f6>
    12e2:	73 94       	inc	r7
    12e4:	23 fd       	sbrc	r18, 3
    12e6:	12 c0       	rjmp	.+36     	; 0x130c <vfprintf+0x31e>
    12e8:	20 ff       	sbrs	r18, 0
    12ea:	06 c0       	rjmp	.+12     	; 0x12f8 <vfprintf+0x30a>
    12ec:	5a 2c       	mov	r5, r10
    12ee:	73 14       	cp	r7, r3
    12f0:	18 f4       	brcc	.+6      	; 0x12f8 <vfprintf+0x30a>
    12f2:	53 0c       	add	r5, r3
    12f4:	57 18       	sub	r5, r7
    12f6:	73 2c       	mov	r7, r3
    12f8:	73 14       	cp	r7, r3
    12fa:	60 f4       	brcc	.+24     	; 0x1314 <vfprintf+0x326>
    12fc:	b7 01       	movw	r22, r14
    12fe:	80 e2       	ldi	r24, 0x20	; 32
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	2c 87       	std	Y+12, r18	; 0x0c
    1304:	c0 d1       	rcall	.+896    	; 0x1686 <fputc>
    1306:	73 94       	inc	r7
    1308:	2c 85       	ldd	r18, Y+12	; 0x0c
    130a:	f6 cf       	rjmp	.-20     	; 0x12f8 <vfprintf+0x30a>
    130c:	73 14       	cp	r7, r3
    130e:	10 f4       	brcc	.+4      	; 0x1314 <vfprintf+0x326>
    1310:	37 18       	sub	r3, r7
    1312:	01 c0       	rjmp	.+2      	; 0x1316 <vfprintf+0x328>
    1314:	31 2c       	mov	r3, r1
    1316:	24 ff       	sbrs	r18, 4
    1318:	11 c0       	rjmp	.+34     	; 0x133c <vfprintf+0x34e>
    131a:	b7 01       	movw	r22, r14
    131c:	80 e3       	ldi	r24, 0x30	; 48
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	2c 87       	std	Y+12, r18	; 0x0c
    1322:	b1 d1       	rcall	.+866    	; 0x1686 <fputc>
    1324:	2c 85       	ldd	r18, Y+12	; 0x0c
    1326:	22 ff       	sbrs	r18, 2
    1328:	16 c0       	rjmp	.+44     	; 0x1356 <vfprintf+0x368>
    132a:	21 ff       	sbrs	r18, 1
    132c:	03 c0       	rjmp	.+6      	; 0x1334 <vfprintf+0x346>
    132e:	88 e5       	ldi	r24, 0x58	; 88
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	02 c0       	rjmp	.+4      	; 0x1338 <vfprintf+0x34a>
    1334:	88 e7       	ldi	r24, 0x78	; 120
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	b7 01       	movw	r22, r14
    133a:	0c c0       	rjmp	.+24     	; 0x1354 <vfprintf+0x366>
    133c:	82 2f       	mov	r24, r18
    133e:	86 78       	andi	r24, 0x86	; 134
    1340:	51 f0       	breq	.+20     	; 0x1356 <vfprintf+0x368>
    1342:	21 fd       	sbrc	r18, 1
    1344:	02 c0       	rjmp	.+4      	; 0x134a <vfprintf+0x35c>
    1346:	80 e2       	ldi	r24, 0x20	; 32
    1348:	01 c0       	rjmp	.+2      	; 0x134c <vfprintf+0x35e>
    134a:	8b e2       	ldi	r24, 0x2B	; 43
    134c:	27 fd       	sbrc	r18, 7
    134e:	8d e2       	ldi	r24, 0x2D	; 45
    1350:	b7 01       	movw	r22, r14
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	98 d1       	rcall	.+816    	; 0x1686 <fputc>
    1356:	a5 14       	cp	r10, r5
    1358:	30 f4       	brcc	.+12     	; 0x1366 <vfprintf+0x378>
    135a:	b7 01       	movw	r22, r14
    135c:	80 e3       	ldi	r24, 0x30	; 48
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	92 d1       	rcall	.+804    	; 0x1686 <fputc>
    1362:	5a 94       	dec	r5
    1364:	f8 cf       	rjmp	.-16     	; 0x1356 <vfprintf+0x368>
    1366:	aa 94       	dec	r10
    1368:	f4 01       	movw	r30, r8
    136a:	ea 0d       	add	r30, r10
    136c:	f1 1d       	adc	r31, r1
    136e:	80 81       	ld	r24, Z
    1370:	b7 01       	movw	r22, r14
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	88 d1       	rcall	.+784    	; 0x1686 <fputc>
    1376:	a1 10       	cpse	r10, r1
    1378:	f6 cf       	rjmp	.-20     	; 0x1366 <vfprintf+0x378>
    137a:	33 20       	and	r3, r3
    137c:	09 f4       	brne	.+2      	; 0x1380 <vfprintf+0x392>
    137e:	5d ce       	rjmp	.-838    	; 0x103a <vfprintf+0x4c>
    1380:	b7 01       	movw	r22, r14
    1382:	80 e2       	ldi	r24, 0x20	; 32
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	7f d1       	rcall	.+766    	; 0x1686 <fputc>
    1388:	3a 94       	dec	r3
    138a:	f7 cf       	rjmp	.-18     	; 0x137a <vfprintf+0x38c>
    138c:	f7 01       	movw	r30, r14
    138e:	86 81       	ldd	r24, Z+6	; 0x06
    1390:	97 81       	ldd	r25, Z+7	; 0x07
    1392:	02 c0       	rjmp	.+4      	; 0x1398 <vfprintf+0x3aa>
    1394:	8f ef       	ldi	r24, 0xFF	; 255
    1396:	9f ef       	ldi	r25, 0xFF	; 255
    1398:	2c 96       	adiw	r28, 0x0c	; 12
    139a:	0f b6       	in	r0, 0x3f	; 63
    139c:	f8 94       	cli
    139e:	de bf       	out	0x3e, r29	; 62
    13a0:	0f be       	out	0x3f, r0	; 63
    13a2:	cd bf       	out	0x3d, r28	; 61
    13a4:	df 91       	pop	r29
    13a6:	cf 91       	pop	r28
    13a8:	1f 91       	pop	r17
    13aa:	0f 91       	pop	r16
    13ac:	ff 90       	pop	r15
    13ae:	ef 90       	pop	r14
    13b0:	df 90       	pop	r13
    13b2:	cf 90       	pop	r12
    13b4:	bf 90       	pop	r11
    13b6:	af 90       	pop	r10
    13b8:	9f 90       	pop	r9
    13ba:	8f 90       	pop	r8
    13bc:	7f 90       	pop	r7
    13be:	6f 90       	pop	r6
    13c0:	5f 90       	pop	r5
    13c2:	4f 90       	pop	r4
    13c4:	3f 90       	pop	r3
    13c6:	2f 90       	pop	r2
    13c8:	08 95       	ret

000013ca <calloc>:
    13ca:	0f 93       	push	r16
    13cc:	1f 93       	push	r17
    13ce:	cf 93       	push	r28
    13d0:	df 93       	push	r29
    13d2:	86 9f       	mul	r24, r22
    13d4:	80 01       	movw	r16, r0
    13d6:	87 9f       	mul	r24, r23
    13d8:	10 0d       	add	r17, r0
    13da:	96 9f       	mul	r25, r22
    13dc:	10 0d       	add	r17, r0
    13de:	11 24       	eor	r1, r1
    13e0:	c8 01       	movw	r24, r16
    13e2:	0d d0       	rcall	.+26     	; 0x13fe <malloc>
    13e4:	ec 01       	movw	r28, r24
    13e6:	00 97       	sbiw	r24, 0x00	; 0
    13e8:	21 f0       	breq	.+8      	; 0x13f2 <calloc+0x28>
    13ea:	a8 01       	movw	r20, r16
    13ec:	60 e0       	ldi	r22, 0x00	; 0
    13ee:	70 e0       	ldi	r23, 0x00	; 0
    13f0:	38 d1       	rcall	.+624    	; 0x1662 <memset>
    13f2:	ce 01       	movw	r24, r28
    13f4:	df 91       	pop	r29
    13f6:	cf 91       	pop	r28
    13f8:	1f 91       	pop	r17
    13fa:	0f 91       	pop	r16
    13fc:	08 95       	ret

000013fe <malloc>:
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	82 30       	cpi	r24, 0x02	; 2
    1404:	91 05       	cpc	r25, r1
    1406:	10 f4       	brcc	.+4      	; 0x140c <malloc+0xe>
    1408:	82 e0       	ldi	r24, 0x02	; 2
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	e0 91 d8 02 	lds	r30, 0x02D8
    1410:	f0 91 d9 02 	lds	r31, 0x02D9
    1414:	20 e0       	ldi	r18, 0x00	; 0
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	a0 e0       	ldi	r26, 0x00	; 0
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	30 97       	sbiw	r30, 0x00	; 0
    141e:	39 f1       	breq	.+78     	; 0x146e <malloc+0x70>
    1420:	40 81       	ld	r20, Z
    1422:	51 81       	ldd	r21, Z+1	; 0x01
    1424:	48 17       	cp	r20, r24
    1426:	59 07       	cpc	r21, r25
    1428:	b8 f0       	brcs	.+46     	; 0x1458 <malloc+0x5a>
    142a:	48 17       	cp	r20, r24
    142c:	59 07       	cpc	r21, r25
    142e:	71 f4       	brne	.+28     	; 0x144c <malloc+0x4e>
    1430:	82 81       	ldd	r24, Z+2	; 0x02
    1432:	93 81       	ldd	r25, Z+3	; 0x03
    1434:	10 97       	sbiw	r26, 0x00	; 0
    1436:	29 f0       	breq	.+10     	; 0x1442 <malloc+0x44>
    1438:	13 96       	adiw	r26, 0x03	; 3
    143a:	9c 93       	st	X, r25
    143c:	8e 93       	st	-X, r24
    143e:	12 97       	sbiw	r26, 0x02	; 2
    1440:	2c c0       	rjmp	.+88     	; 0x149a <malloc+0x9c>
    1442:	90 93 d9 02 	sts	0x02D9, r25
    1446:	80 93 d8 02 	sts	0x02D8, r24
    144a:	27 c0       	rjmp	.+78     	; 0x149a <malloc+0x9c>
    144c:	21 15       	cp	r18, r1
    144e:	31 05       	cpc	r19, r1
    1450:	31 f0       	breq	.+12     	; 0x145e <malloc+0x60>
    1452:	42 17       	cp	r20, r18
    1454:	53 07       	cpc	r21, r19
    1456:	18 f0       	brcs	.+6      	; 0x145e <malloc+0x60>
    1458:	a9 01       	movw	r20, r18
    145a:	db 01       	movw	r26, r22
    145c:	01 c0       	rjmp	.+2      	; 0x1460 <malloc+0x62>
    145e:	ef 01       	movw	r28, r30
    1460:	9a 01       	movw	r18, r20
    1462:	bd 01       	movw	r22, r26
    1464:	df 01       	movw	r26, r30
    1466:	02 80       	ldd	r0, Z+2	; 0x02
    1468:	f3 81       	ldd	r31, Z+3	; 0x03
    146a:	e0 2d       	mov	r30, r0
    146c:	d7 cf       	rjmp	.-82     	; 0x141c <malloc+0x1e>
    146e:	21 15       	cp	r18, r1
    1470:	31 05       	cpc	r19, r1
    1472:	f9 f0       	breq	.+62     	; 0x14b2 <malloc+0xb4>
    1474:	28 1b       	sub	r18, r24
    1476:	39 0b       	sbc	r19, r25
    1478:	24 30       	cpi	r18, 0x04	; 4
    147a:	31 05       	cpc	r19, r1
    147c:	80 f4       	brcc	.+32     	; 0x149e <malloc+0xa0>
    147e:	8a 81       	ldd	r24, Y+2	; 0x02
    1480:	9b 81       	ldd	r25, Y+3	; 0x03
    1482:	61 15       	cp	r22, r1
    1484:	71 05       	cpc	r23, r1
    1486:	21 f0       	breq	.+8      	; 0x1490 <malloc+0x92>
    1488:	fb 01       	movw	r30, r22
    148a:	93 83       	std	Z+3, r25	; 0x03
    148c:	82 83       	std	Z+2, r24	; 0x02
    148e:	04 c0       	rjmp	.+8      	; 0x1498 <malloc+0x9a>
    1490:	90 93 d9 02 	sts	0x02D9, r25
    1494:	80 93 d8 02 	sts	0x02D8, r24
    1498:	fe 01       	movw	r30, r28
    149a:	32 96       	adiw	r30, 0x02	; 2
    149c:	44 c0       	rjmp	.+136    	; 0x1526 <malloc+0x128>
    149e:	fe 01       	movw	r30, r28
    14a0:	e2 0f       	add	r30, r18
    14a2:	f3 1f       	adc	r31, r19
    14a4:	81 93       	st	Z+, r24
    14a6:	91 93       	st	Z+, r25
    14a8:	22 50       	subi	r18, 0x02	; 2
    14aa:	31 09       	sbc	r19, r1
    14ac:	39 83       	std	Y+1, r19	; 0x01
    14ae:	28 83       	st	Y, r18
    14b0:	3a c0       	rjmp	.+116    	; 0x1526 <malloc+0x128>
    14b2:	20 91 d6 02 	lds	r18, 0x02D6
    14b6:	30 91 d7 02 	lds	r19, 0x02D7
    14ba:	23 2b       	or	r18, r19
    14bc:	41 f4       	brne	.+16     	; 0x14ce <malloc+0xd0>
    14be:	20 91 02 02 	lds	r18, 0x0202
    14c2:	30 91 03 02 	lds	r19, 0x0203
    14c6:	30 93 d7 02 	sts	0x02D7, r19
    14ca:	20 93 d6 02 	sts	0x02D6, r18
    14ce:	20 91 00 02 	lds	r18, 0x0200
    14d2:	30 91 01 02 	lds	r19, 0x0201
    14d6:	21 15       	cp	r18, r1
    14d8:	31 05       	cpc	r19, r1
    14da:	41 f4       	brne	.+16     	; 0x14ec <malloc+0xee>
    14dc:	2d b7       	in	r18, 0x3d	; 61
    14de:	3e b7       	in	r19, 0x3e	; 62
    14e0:	40 91 04 02 	lds	r20, 0x0204
    14e4:	50 91 05 02 	lds	r21, 0x0205
    14e8:	24 1b       	sub	r18, r20
    14ea:	35 0b       	sbc	r19, r21
    14ec:	e0 91 d6 02 	lds	r30, 0x02D6
    14f0:	f0 91 d7 02 	lds	r31, 0x02D7
    14f4:	e2 17       	cp	r30, r18
    14f6:	f3 07       	cpc	r31, r19
    14f8:	a0 f4       	brcc	.+40     	; 0x1522 <malloc+0x124>
    14fa:	2e 1b       	sub	r18, r30
    14fc:	3f 0b       	sbc	r19, r31
    14fe:	28 17       	cp	r18, r24
    1500:	39 07       	cpc	r19, r25
    1502:	78 f0       	brcs	.+30     	; 0x1522 <malloc+0x124>
    1504:	ac 01       	movw	r20, r24
    1506:	4e 5f       	subi	r20, 0xFE	; 254
    1508:	5f 4f       	sbci	r21, 0xFF	; 255
    150a:	24 17       	cp	r18, r20
    150c:	35 07       	cpc	r19, r21
    150e:	48 f0       	brcs	.+18     	; 0x1522 <malloc+0x124>
    1510:	4e 0f       	add	r20, r30
    1512:	5f 1f       	adc	r21, r31
    1514:	50 93 d7 02 	sts	0x02D7, r21
    1518:	40 93 d6 02 	sts	0x02D6, r20
    151c:	81 93       	st	Z+, r24
    151e:	91 93       	st	Z+, r25
    1520:	02 c0       	rjmp	.+4      	; 0x1526 <malloc+0x128>
    1522:	e0 e0       	ldi	r30, 0x00	; 0
    1524:	f0 e0       	ldi	r31, 0x00	; 0
    1526:	cf 01       	movw	r24, r30
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	08 95       	ret

0000152e <free>:
    152e:	cf 93       	push	r28
    1530:	df 93       	push	r29
    1532:	00 97       	sbiw	r24, 0x00	; 0
    1534:	09 f4       	brne	.+2      	; 0x1538 <free+0xa>
    1536:	87 c0       	rjmp	.+270    	; 0x1646 <free+0x118>
    1538:	fc 01       	movw	r30, r24
    153a:	32 97       	sbiw	r30, 0x02	; 2
    153c:	13 82       	std	Z+3, r1	; 0x03
    153e:	12 82       	std	Z+2, r1	; 0x02
    1540:	c0 91 d8 02 	lds	r28, 0x02D8
    1544:	d0 91 d9 02 	lds	r29, 0x02D9
    1548:	20 97       	sbiw	r28, 0x00	; 0
    154a:	81 f4       	brne	.+32     	; 0x156c <free+0x3e>
    154c:	20 81       	ld	r18, Z
    154e:	31 81       	ldd	r19, Z+1	; 0x01
    1550:	28 0f       	add	r18, r24
    1552:	39 1f       	adc	r19, r25
    1554:	80 91 d6 02 	lds	r24, 0x02D6
    1558:	90 91 d7 02 	lds	r25, 0x02D7
    155c:	82 17       	cp	r24, r18
    155e:	93 07       	cpc	r25, r19
    1560:	79 f5       	brne	.+94     	; 0x15c0 <free+0x92>
    1562:	f0 93 d7 02 	sts	0x02D7, r31
    1566:	e0 93 d6 02 	sts	0x02D6, r30
    156a:	6d c0       	rjmp	.+218    	; 0x1646 <free+0x118>
    156c:	de 01       	movw	r26, r28
    156e:	20 e0       	ldi	r18, 0x00	; 0
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	ae 17       	cp	r26, r30
    1574:	bf 07       	cpc	r27, r31
    1576:	50 f4       	brcc	.+20     	; 0x158c <free+0x5e>
    1578:	12 96       	adiw	r26, 0x02	; 2
    157a:	4d 91       	ld	r20, X+
    157c:	5c 91       	ld	r21, X
    157e:	13 97       	sbiw	r26, 0x03	; 3
    1580:	9d 01       	movw	r18, r26
    1582:	41 15       	cp	r20, r1
    1584:	51 05       	cpc	r21, r1
    1586:	09 f1       	breq	.+66     	; 0x15ca <free+0x9c>
    1588:	da 01       	movw	r26, r20
    158a:	f3 cf       	rjmp	.-26     	; 0x1572 <free+0x44>
    158c:	b3 83       	std	Z+3, r27	; 0x03
    158e:	a2 83       	std	Z+2, r26	; 0x02
    1590:	40 81       	ld	r20, Z
    1592:	51 81       	ldd	r21, Z+1	; 0x01
    1594:	84 0f       	add	r24, r20
    1596:	95 1f       	adc	r25, r21
    1598:	8a 17       	cp	r24, r26
    159a:	9b 07       	cpc	r25, r27
    159c:	71 f4       	brne	.+28     	; 0x15ba <free+0x8c>
    159e:	8d 91       	ld	r24, X+
    15a0:	9c 91       	ld	r25, X
    15a2:	11 97       	sbiw	r26, 0x01	; 1
    15a4:	84 0f       	add	r24, r20
    15a6:	95 1f       	adc	r25, r21
    15a8:	02 96       	adiw	r24, 0x02	; 2
    15aa:	91 83       	std	Z+1, r25	; 0x01
    15ac:	80 83       	st	Z, r24
    15ae:	12 96       	adiw	r26, 0x02	; 2
    15b0:	8d 91       	ld	r24, X+
    15b2:	9c 91       	ld	r25, X
    15b4:	13 97       	sbiw	r26, 0x03	; 3
    15b6:	93 83       	std	Z+3, r25	; 0x03
    15b8:	82 83       	std	Z+2, r24	; 0x02
    15ba:	21 15       	cp	r18, r1
    15bc:	31 05       	cpc	r19, r1
    15be:	29 f4       	brne	.+10     	; 0x15ca <free+0x9c>
    15c0:	f0 93 d9 02 	sts	0x02D9, r31
    15c4:	e0 93 d8 02 	sts	0x02D8, r30
    15c8:	3e c0       	rjmp	.+124    	; 0x1646 <free+0x118>
    15ca:	d9 01       	movw	r26, r18
    15cc:	13 96       	adiw	r26, 0x03	; 3
    15ce:	fc 93       	st	X, r31
    15d0:	ee 93       	st	-X, r30
    15d2:	12 97       	sbiw	r26, 0x02	; 2
    15d4:	4d 91       	ld	r20, X+
    15d6:	5d 91       	ld	r21, X+
    15d8:	a4 0f       	add	r26, r20
    15da:	b5 1f       	adc	r27, r21
    15dc:	ea 17       	cp	r30, r26
    15de:	fb 07       	cpc	r31, r27
    15e0:	79 f4       	brne	.+30     	; 0x1600 <free+0xd2>
    15e2:	80 81       	ld	r24, Z
    15e4:	91 81       	ldd	r25, Z+1	; 0x01
    15e6:	84 0f       	add	r24, r20
    15e8:	95 1f       	adc	r25, r21
    15ea:	02 96       	adiw	r24, 0x02	; 2
    15ec:	d9 01       	movw	r26, r18
    15ee:	11 96       	adiw	r26, 0x01	; 1
    15f0:	9c 93       	st	X, r25
    15f2:	8e 93       	st	-X, r24
    15f4:	82 81       	ldd	r24, Z+2	; 0x02
    15f6:	93 81       	ldd	r25, Z+3	; 0x03
    15f8:	13 96       	adiw	r26, 0x03	; 3
    15fa:	9c 93       	st	X, r25
    15fc:	8e 93       	st	-X, r24
    15fe:	12 97       	sbiw	r26, 0x02	; 2
    1600:	e0 e0       	ldi	r30, 0x00	; 0
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	8a 81       	ldd	r24, Y+2	; 0x02
    1606:	9b 81       	ldd	r25, Y+3	; 0x03
    1608:	00 97       	sbiw	r24, 0x00	; 0
    160a:	19 f0       	breq	.+6      	; 0x1612 <free+0xe4>
    160c:	fe 01       	movw	r30, r28
    160e:	ec 01       	movw	r28, r24
    1610:	f9 cf       	rjmp	.-14     	; 0x1604 <free+0xd6>
    1612:	ce 01       	movw	r24, r28
    1614:	02 96       	adiw	r24, 0x02	; 2
    1616:	28 81       	ld	r18, Y
    1618:	39 81       	ldd	r19, Y+1	; 0x01
    161a:	82 0f       	add	r24, r18
    161c:	93 1f       	adc	r25, r19
    161e:	20 91 d6 02 	lds	r18, 0x02D6
    1622:	30 91 d7 02 	lds	r19, 0x02D7
    1626:	28 17       	cp	r18, r24
    1628:	39 07       	cpc	r19, r25
    162a:	69 f4       	brne	.+26     	; 0x1646 <free+0x118>
    162c:	30 97       	sbiw	r30, 0x00	; 0
    162e:	29 f4       	brne	.+10     	; 0x163a <free+0x10c>
    1630:	10 92 d9 02 	sts	0x02D9, r1
    1634:	10 92 d8 02 	sts	0x02D8, r1
    1638:	02 c0       	rjmp	.+4      	; 0x163e <free+0x110>
    163a:	13 82       	std	Z+3, r1	; 0x03
    163c:	12 82       	std	Z+2, r1	; 0x02
    163e:	d0 93 d7 02 	sts	0x02D7, r29
    1642:	c0 93 d6 02 	sts	0x02D6, r28
    1646:	df 91       	pop	r29
    1648:	cf 91       	pop	r28
    164a:	08 95       	ret

0000164c <strnlen_P>:
    164c:	fc 01       	movw	r30, r24
    164e:	05 90       	lpm	r0, Z+
    1650:	61 50       	subi	r22, 0x01	; 1
    1652:	70 40       	sbci	r23, 0x00	; 0
    1654:	01 10       	cpse	r0, r1
    1656:	d8 f7       	brcc	.-10     	; 0x164e <strnlen_P+0x2>
    1658:	80 95       	com	r24
    165a:	90 95       	com	r25
    165c:	8e 0f       	add	r24, r30
    165e:	9f 1f       	adc	r25, r31
    1660:	08 95       	ret

00001662 <memset>:
    1662:	dc 01       	movw	r26, r24
    1664:	01 c0       	rjmp	.+2      	; 0x1668 <memset+0x6>
    1666:	6d 93       	st	X+, r22
    1668:	41 50       	subi	r20, 0x01	; 1
    166a:	50 40       	sbci	r21, 0x00	; 0
    166c:	e0 f7       	brcc	.-8      	; 0x1666 <memset+0x4>
    166e:	08 95       	ret

00001670 <strnlen>:
    1670:	fc 01       	movw	r30, r24
    1672:	61 50       	subi	r22, 0x01	; 1
    1674:	70 40       	sbci	r23, 0x00	; 0
    1676:	01 90       	ld	r0, Z+
    1678:	01 10       	cpse	r0, r1
    167a:	d8 f7       	brcc	.-10     	; 0x1672 <strnlen+0x2>
    167c:	80 95       	com	r24
    167e:	90 95       	com	r25
    1680:	8e 0f       	add	r24, r30
    1682:	9f 1f       	adc	r25, r31
    1684:	08 95       	ret

00001686 <fputc>:
    1686:	0f 93       	push	r16
    1688:	1f 93       	push	r17
    168a:	cf 93       	push	r28
    168c:	df 93       	push	r29
    168e:	18 2f       	mov	r17, r24
    1690:	09 2f       	mov	r16, r25
    1692:	eb 01       	movw	r28, r22
    1694:	8b 81       	ldd	r24, Y+3	; 0x03
    1696:	81 fd       	sbrc	r24, 1
    1698:	03 c0       	rjmp	.+6      	; 0x16a0 <fputc+0x1a>
    169a:	8f ef       	ldi	r24, 0xFF	; 255
    169c:	9f ef       	ldi	r25, 0xFF	; 255
    169e:	20 c0       	rjmp	.+64     	; 0x16e0 <fputc+0x5a>
    16a0:	82 ff       	sbrs	r24, 2
    16a2:	10 c0       	rjmp	.+32     	; 0x16c4 <fputc+0x3e>
    16a4:	4e 81       	ldd	r20, Y+6	; 0x06
    16a6:	5f 81       	ldd	r21, Y+7	; 0x07
    16a8:	2c 81       	ldd	r18, Y+4	; 0x04
    16aa:	3d 81       	ldd	r19, Y+5	; 0x05
    16ac:	42 17       	cp	r20, r18
    16ae:	53 07       	cpc	r21, r19
    16b0:	7c f4       	brge	.+30     	; 0x16d0 <fputc+0x4a>
    16b2:	e8 81       	ld	r30, Y
    16b4:	f9 81       	ldd	r31, Y+1	; 0x01
    16b6:	9f 01       	movw	r18, r30
    16b8:	2f 5f       	subi	r18, 0xFF	; 255
    16ba:	3f 4f       	sbci	r19, 0xFF	; 255
    16bc:	39 83       	std	Y+1, r19	; 0x01
    16be:	28 83       	st	Y, r18
    16c0:	10 83       	st	Z, r17
    16c2:	06 c0       	rjmp	.+12     	; 0x16d0 <fputc+0x4a>
    16c4:	e8 85       	ldd	r30, Y+8	; 0x08
    16c6:	f9 85       	ldd	r31, Y+9	; 0x09
    16c8:	81 2f       	mov	r24, r17
    16ca:	19 95       	eicall
    16cc:	89 2b       	or	r24, r25
    16ce:	29 f7       	brne	.-54     	; 0x169a <fputc+0x14>
    16d0:	2e 81       	ldd	r18, Y+6	; 0x06
    16d2:	3f 81       	ldd	r19, Y+7	; 0x07
    16d4:	2f 5f       	subi	r18, 0xFF	; 255
    16d6:	3f 4f       	sbci	r19, 0xFF	; 255
    16d8:	3f 83       	std	Y+7, r19	; 0x07
    16da:	2e 83       	std	Y+6, r18	; 0x06
    16dc:	81 2f       	mov	r24, r17
    16de:	90 2f       	mov	r25, r16
    16e0:	df 91       	pop	r29
    16e2:	cf 91       	pop	r28
    16e4:	1f 91       	pop	r17
    16e6:	0f 91       	pop	r16
    16e8:	08 95       	ret

000016ea <__ultoa_invert>:
    16ea:	fa 01       	movw	r30, r20
    16ec:	aa 27       	eor	r26, r26
    16ee:	28 30       	cpi	r18, 0x08	; 8
    16f0:	51 f1       	breq	.+84     	; 0x1746 <__ultoa_invert+0x5c>
    16f2:	20 31       	cpi	r18, 0x10	; 16
    16f4:	81 f1       	breq	.+96     	; 0x1756 <__ultoa_invert+0x6c>
    16f6:	e8 94       	clt
    16f8:	6f 93       	push	r22
    16fa:	6e 7f       	andi	r22, 0xFE	; 254
    16fc:	6e 5f       	subi	r22, 0xFE	; 254
    16fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1700:	8f 4f       	sbci	r24, 0xFF	; 255
    1702:	9f 4f       	sbci	r25, 0xFF	; 255
    1704:	af 4f       	sbci	r26, 0xFF	; 255
    1706:	b1 e0       	ldi	r27, 0x01	; 1
    1708:	3e d0       	rcall	.+124    	; 0x1786 <__ultoa_invert+0x9c>
    170a:	b4 e0       	ldi	r27, 0x04	; 4
    170c:	3c d0       	rcall	.+120    	; 0x1786 <__ultoa_invert+0x9c>
    170e:	67 0f       	add	r22, r23
    1710:	78 1f       	adc	r23, r24
    1712:	89 1f       	adc	r24, r25
    1714:	9a 1f       	adc	r25, r26
    1716:	a1 1d       	adc	r26, r1
    1718:	68 0f       	add	r22, r24
    171a:	79 1f       	adc	r23, r25
    171c:	8a 1f       	adc	r24, r26
    171e:	91 1d       	adc	r25, r1
    1720:	a1 1d       	adc	r26, r1
    1722:	6a 0f       	add	r22, r26
    1724:	71 1d       	adc	r23, r1
    1726:	81 1d       	adc	r24, r1
    1728:	91 1d       	adc	r25, r1
    172a:	a1 1d       	adc	r26, r1
    172c:	20 d0       	rcall	.+64     	; 0x176e <__ultoa_invert+0x84>
    172e:	09 f4       	brne	.+2      	; 0x1732 <__ultoa_invert+0x48>
    1730:	68 94       	set
    1732:	3f 91       	pop	r19
    1734:	2a e0       	ldi	r18, 0x0A	; 10
    1736:	26 9f       	mul	r18, r22
    1738:	11 24       	eor	r1, r1
    173a:	30 19       	sub	r19, r0
    173c:	30 5d       	subi	r19, 0xD0	; 208
    173e:	31 93       	st	Z+, r19
    1740:	de f6       	brtc	.-74     	; 0x16f8 <__ultoa_invert+0xe>
    1742:	cf 01       	movw	r24, r30
    1744:	08 95       	ret
    1746:	46 2f       	mov	r20, r22
    1748:	47 70       	andi	r20, 0x07	; 7
    174a:	40 5d       	subi	r20, 0xD0	; 208
    174c:	41 93       	st	Z+, r20
    174e:	b3 e0       	ldi	r27, 0x03	; 3
    1750:	0f d0       	rcall	.+30     	; 0x1770 <__ultoa_invert+0x86>
    1752:	c9 f7       	brne	.-14     	; 0x1746 <__ultoa_invert+0x5c>
    1754:	f6 cf       	rjmp	.-20     	; 0x1742 <__ultoa_invert+0x58>
    1756:	46 2f       	mov	r20, r22
    1758:	4f 70       	andi	r20, 0x0F	; 15
    175a:	40 5d       	subi	r20, 0xD0	; 208
    175c:	4a 33       	cpi	r20, 0x3A	; 58
    175e:	18 f0       	brcs	.+6      	; 0x1766 <__ultoa_invert+0x7c>
    1760:	49 5d       	subi	r20, 0xD9	; 217
    1762:	31 fd       	sbrc	r19, 1
    1764:	40 52       	subi	r20, 0x20	; 32
    1766:	41 93       	st	Z+, r20
    1768:	02 d0       	rcall	.+4      	; 0x176e <__ultoa_invert+0x84>
    176a:	a9 f7       	brne	.-22     	; 0x1756 <__ultoa_invert+0x6c>
    176c:	ea cf       	rjmp	.-44     	; 0x1742 <__ultoa_invert+0x58>
    176e:	b4 e0       	ldi	r27, 0x04	; 4
    1770:	a6 95       	lsr	r26
    1772:	97 95       	ror	r25
    1774:	87 95       	ror	r24
    1776:	77 95       	ror	r23
    1778:	67 95       	ror	r22
    177a:	ba 95       	dec	r27
    177c:	c9 f7       	brne	.-14     	; 0x1770 <__ultoa_invert+0x86>
    177e:	00 97       	sbiw	r24, 0x00	; 0
    1780:	61 05       	cpc	r22, r1
    1782:	71 05       	cpc	r23, r1
    1784:	08 95       	ret
    1786:	9b 01       	movw	r18, r22
    1788:	ac 01       	movw	r20, r24
    178a:	0a 2e       	mov	r0, r26
    178c:	06 94       	lsr	r0
    178e:	57 95       	ror	r21
    1790:	47 95       	ror	r20
    1792:	37 95       	ror	r19
    1794:	27 95       	ror	r18
    1796:	ba 95       	dec	r27
    1798:	c9 f7       	brne	.-14     	; 0x178c <__ultoa_invert+0xa2>
    179a:	62 0f       	add	r22, r18
    179c:	73 1f       	adc	r23, r19
    179e:	84 1f       	adc	r24, r20
    17a0:	95 1f       	adc	r25, r21
    17a2:	a0 1d       	adc	r26, r0
    17a4:	08 95       	ret

000017a6 <_exit>:
    17a6:	f8 94       	cli

000017a8 <__stop_program>:
    17a8:	ff cf       	rjmp	.-2      	; 0x17a8 <__stop_program>
