Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  2 16:54:45 2022
| Host         : XeonE3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file xsdr_design_1_wrapper_methodology_drc_routed.rpt -pb xsdr_design_1_wrapper_methodology_drc_routed.pb -rpx xsdr_design_1_wrapper_methodology_drc_routed.rpx
| Design       : xsdr_design_1_wrapper
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+------------------------------------+------------+
| Rule      | Severity | Description                        | Violations |
+-----------+----------+------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                  | 1          |
| TIMING-24 | Warning  | Overridden Max delay datapath only | 8          |
+-----------+----------+------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 2 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_xsdr_design_1_clk_wiz_1_0 and clk_out2_xsdr_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 2 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_xsdr_design_1_clk_wiz_1_0 and clk_out2_xsdr_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 4). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 2 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_xsdr_design_1_clk_wiz_0_0 and clk_out1_xsdr_design_1_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 6). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 2 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_xsdr_design_1_clk_wiz_0_0 and clk_out1_xsdr_design_1_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 8). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 3 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_xsdr_design_1_clk_wiz_1_0 and clk_out2_xsdr_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 10). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 3 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_xsdr_design_1_clk_wiz_1_0 and clk_out2_xsdr_design_1_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 4). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 3 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_xsdr_design_1_clk_wiz_0_0 and clk_out1_xsdr_design_1_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 6). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 3 in the Timing Constraints window in Vivado IDE) between clocks clk_out2_xsdr_design_1_clk_wiz_0_0 and clk_out1_xsdr_design_1_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 8). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>


