# Adder Subtractor design verified using UVM
## Design.sv contents: 
 1. DUT
 2. Interface
 3. Binding

## Testbench.sv contents: 
 1. environment class with build and connect phase
 2. top class
 ### Waveforms : 
 <img width="1347" alt="image" src="https://user-images.githubusercontent.com/36080817/155063314-3946aafd-3190-4867-90bb-3c070f3e4180.png">

