porta		equ	$00portb		equ	$01portc		equ	$02portd		equ	$03ddra		equ	$04ddrb		equ	$05ddrc		equ	$06timerData	equ	$08timerCtrl	equ	$09MiscReg		equ	$0asciCtrl		equ	$10sciSTS		equ	$11sciData		equ	$12									org	$0100main						lda	#$ff			sta	ddrb			sta	ddra			lda	#$38			jsr	writeCr    		jsr	waitflag						lda	#$e			jsr	writeCr   			jsr	waitflag									lda	#$6			jsr	writeCr	    	jsr	waitflag		 			lda	#$2			jsr	writeCr    		jsr	waitflag						lda	#$4b			jsr	writeData			jsr	waitflag			lda	#$4c			jsr	writeData			jsr	waitflag			lda	#$4d			jsr	writeData			jsr	waitflag			lda	#$4e			jsr	writeData			jsr	waitflag			lda	#$4f			jsr	writeData			jsr	waitflag			lda	#$50			jsr	writeData			jsr	waitflag			lda	#$51			jsr	writeData			jsr	waitflag						loop		jmp	loop				waitflag	jsr	readcr			tst	a			bmi	waitflag				rtsreadCR		bclr2	portb			bset1	portb			bclr0	portb			clr		a			sta		ddra			bset2	portb			nop			nop			nop			lda		porta			bclr2	portb			rts			WriteCr						bclr2	portb			bclr0	portb			sta		porta			lda		#$ff			bclr1	portb			sta		ddra			bset2	portb			nop			nop			nop			bclr2	portb			bset1	portb			clr		a			sta		ddra			rts		readdata			bclr2	portb			bset1	portb			bset0	portb			clr		a			sta		ddra			bset2	portb			nop			nop			nop			lda		porta			bclr2	portb			rts			Writedata						bclr2	portb			bset0	portb			sta		porta			lda		#$ff			bclr1	portb			sta		ddra			bset2	portb			nop			nop			nop			bclr2	portb			bset1	portb			clr		a			sta		ddra			rts									org	$1ffe			dc.w	main			end