<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Feb 18 15:07:58 2019" VIVADOVERSION="2018.2.1">

  <SYSTEMINFO ARCH="artix7" BOARD="xilinx.com:ac701:part0:1.4" DEVICE="7a200t" NAME="mb_block_design" PACKAGE="fbg676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="microblaze_0" PORT="Clk"/>
        <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="microblaze_0" PORT="Reset"/>
        <CONNECTION INSTANCE="lmb_v10_2" PORT="SYS_Rst"/>
        <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_Rst"/>
        <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_Rst"/>
        <CONNECTION INSTANCE="lmb_v10_0" PORT="SYS_Rst"/>
        <CONNECTION INSTANCE="lmb_v10_1" PORT="SYS_Rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_0_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_0_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXI_DP_0_arready" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXI_DP_0_arvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_0_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_0_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXI_DP_0_awready" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXI_DP_0_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXI_DP_0_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_0_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXI_DP_0_bvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_0_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXI_DP_0_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_0_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXI_DP_0_rvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_0_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXI_DP_0_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_0_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXI_DP_0_wvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="LMB_M_0_abus" RIGHT="31" SIGIS="undef"/>
    <PORT DIR="I" NAME="LMB_M_0_addrstrobe" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="LMB_M_0_be" RIGHT="3" SIGIS="undef"/>
    <PORT DIR="O" NAME="LMB_M_0_ce" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="LMB_M_0_readdbus" RIGHT="31" SIGIS="undef"/>
    <PORT DIR="I" NAME="LMB_M_0_readstrobe" SIGIS="undef"/>
    <PORT DIR="O" NAME="LMB_M_0_ready" SIGIS="undef"/>
    <PORT DIR="O" NAME="LMB_M_0_rst" SIGIS="rst"/>
    <PORT DIR="O" NAME="LMB_M_0_ue" SIGIS="undef"/>
    <PORT DIR="O" NAME="LMB_M_0_wait" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="LMB_M_0_writedbus" RIGHT="31" SIGIS="undef"/>
    <PORT DIR="I" NAME="LMB_M_0_writestrobe" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP_0" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_block_design_clk_100MHz"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_0_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_0_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_0_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_0_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_0_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_LMB_M_0" DATAWIDTH="32" NAME="LMB_M_0" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_M_0_abus"/>
        <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_M_0_addrstrobe"/>
        <PORTMAP LOGICAL="BE" PHYSICAL="LMB_M_0_be"/>
        <PORTMAP LOGICAL="CE" PHYSICAL="LMB_M_0_ce"/>
        <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_M_0_readdbus"/>
        <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_M_0_readstrobe"/>
        <PORTMAP LOGICAL="READY" PHYSICAL="LMB_M_0_ready"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="LMB_M_0_rst"/>
        <PORTMAP LOGICAL="UE" PHYSICAL="LMB_M_0_ue"/>
        <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_M_0_wait"/>
        <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_M_0_writedbus"/>
        <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_M_0_writestrobe"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="lmb_bram_if_cntlr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LMB_M_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="lmb_bram_if_cntlr_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="4"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_block_design_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     9.7422 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Dual_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_block_design_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="blk_mem_gen_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_0_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_bram_if_cntlr_0_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lmb_bram_if_cntlr_1_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/lmb_bram_if_cntlr_0" HWVERSION="4.0" INSTANCE="lmb_bram_if_cntlr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB1" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="2"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000200000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_lmb_bram_if_cntlr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_1" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB1_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB1_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB1_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB1_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB1_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB1_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl1_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl1_Ready" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl1_Wait" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl1_UE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl1_CE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="blk_mem_gen_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_v10_1_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lmb_v10_0_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB1" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB1_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB1_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB1_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl1_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl1_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB1_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl1_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl1_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl1_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB1_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB1_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lmb_bram_if_cntlr_0_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/lmb_bram_if_cntlr_1" HWVERSION="4.0" INSTANCE="lmb_bram_if_cntlr_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_lmb_bram_if_cntlr_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="blk_mem_gen_0_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_v10_2_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="lmb_bram_if_cntlr_1_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/lmb_v10_0" HWVERSION="3.0" INSTANCE="lmb_v10_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_lmb_v10_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="lmb_v10_0_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="lmb_v10_0_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="lmb_v10_0_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_v10_0_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl1_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl1_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl1_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl1_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl1_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl1_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB1_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB1_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_v10_0_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/lmb_v10_1" HWVERSION="3.0" INSTANCE="lmb_v10_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_lmb_v10_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef"/>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef"/>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef"/>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_0_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_0" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_v10_1_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_LMB_M_0" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/lmb_v10_2" HWVERSION="3.0" INSTANCE="lmb_v10_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_lmb_v10_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_2_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="lmb_v10_2_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="lmb_v10_2_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="lmb_bram_if_cntlr_1_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_if_cntlr_1" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lmb_v10_2_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0" HWVERSION="10.0" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:10.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2018.1;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_TRACE_CLK" VALUE="2"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="mb_block_design_microblaze_0_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="1"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="1"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="16"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x000000003FFFFFFF"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="0"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="0"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x000000003FFFFFFF"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="0"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="0"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_block_design_microblaze_0_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_2_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="lmb_v10_2_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="lmb_v10_2_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="lmb_v10_2_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_2" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="lmb_v10_0_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="lmb_v10_0_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="lmb_v10_0_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="lmb_v10_0_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="lmb_v10_0_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="lmb_v10_0_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_v10_0" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_block_design_clk_100MHz"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="lmb_bram_if_cntlr_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB1"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="lmb_bram_if_cntlr_1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="M_AXI_DP_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="lmb_bram_if_cntlr_0"/>
        <PERIPHERAL INSTANCE="lmb_bram_if_cntlr_1"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
