# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 349.5 0.000128 4096 0.091 8020 137728 61.297 34.9525 5131.81 1047.66 6275.86 6275.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 349.5 0.000128 4096 0.091 8020 137664 61.2615 34.9922 6019.07 1044.7 7160.17 7160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 349.5 0.000128 4096 0.091 8020 138240 61.1913 35.0231 6273.92 1047.6 7417.89 7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 349.5 0.000128 4096 0.091 8020 137472 61.2244 34.9588 5813.78 1047.85 6957.96 6958.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 349.5 0.000128 4096 0.091 8020 137600 61.6347 35.0925 5890.47 1048.67 7036.02 7036.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 349.5 0.000128 4096 0.091 8020 137088 61.0904 34.9193 5995.36 1044.51 7136.04 7136.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 349.5 0.000128 4096 0.091 8020 137280 61.4431 35.0263 6050 1046.85 7193.47 7193.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 349.5 0.000128 4096 0.091 8020 137216 61.1184 34.8885 5848.01 1045.28 6989.44 6989.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 349.5 0.000128 4096 0.091 8020 136704 61.4372 34.97 5894.83 1048.38 7039.76 7039.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 349.5 0.000128 4096 0.091 8020 136000 61.1805 34.8145 6271.04 1040.36 7407.53 7407.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 349.5 0.000128 4096 0.091 8020 137216 61.1026 34.9082 7363.24 1045.95 8505.35 8505.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 349.5 0.000128 4096 0.091 8025 137984 61.1715 34.9534 5157.4 1047.5 6301.18 6301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 349.5 0.000128 4096 0.091 8025 137920 61.5809 35.0435 5194.6 1048.34 6339.71 6339.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 349.5 0.000128 4096 0.091 8025 137856 61.2881 35 5176.02 1046.71 6319.17 6319.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 349.5 0.000128 4096 0.091 8025 137536 61.4756 35.0067 5265.33 1055.97 6417.94 6418.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 349.5 0.000128 4096 0.091 8025 137728 61.2746 34.9635 5275.95 1047.67 6420.01 6420.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 349.5 0.000128 4096 0.091 8025 137664 61.2463 34.9767 6088.36 1045.52 7230.24 7230.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 349.5 0.000128 4096 0.091 8025 137600 61.3348 35.0284 5931.81 1047.58 7075.9 7076.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 349.5 0.000128 4096 0.091 8025 137472 61.169 34.9716 6302.96 1047.85 7447.1 7447.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 349.5 0.000128 4096 0.091 8025 137600 61.5995 35.0875 6256.15 1048.59 7401.57 7401.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 349.5 0.000128 4096 0.091 8025 137088 61.0491 34.9259 6291.83 1043.62 7431.58 7431.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 349.5 0.000128 4096 0.091 8025 137280 61.379 35.0114 6229.24 1047.04 7372.82 7372.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 349.5 0.000128 4096 0.091 8025 137216 61.1169 34.8883 5968.63 1044.38 7109.16 7109.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 349.5 0.000128 4096 0.091 8025 136704 61.4273 34.9657 6889.49 1048.35 8034.39 8034.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 349.5 0.000128 4096 0.091 8025 136000 61.2053 34.8261 6941.5 1039.6 8077.29 8077.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 349.5 0.000128 4096 0.091 8025 137216 61.0948 34.9 6362.25 1045.1 7503.49 7503.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 349.5 0.000128 4096 0.091 8020 137984 61.1127 34.9482 4857.09 1046.62 5999.9 6000.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 349.5 0.000128 4096 0.091 8020 137920 61.5447 35.0434 5451.32 1047.38 6595.43 6595.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 349.5 0.000128 4096 0.091 8020 137856 61.2555 35.0046 5073.95 1046.57 6216.92 6217.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 349.5 0.000128 4096 0.091 8020 137536 61.449 35.0038 5128.35 1046.73 6271.68 6271.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 349.5 0.000128 4096 0.091 8020 137728 61.2555 34.9553 5093.28 1047.67 6237.31 6237.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 349.5 0.000128 4096 0.091 8020 137664 61.2005 34.9835 6365.48 1045.54 7507.35 7507.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 349.5 0.000128 4096 0.091 8020 137088 61.1623 34.9484 4404.74 1046.04 5547.04 5547.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 349.5 0.000128 4096 0.091 8020 137600 61.2825 35.0331 6158.38 1048.53 7303.38 7303.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 349.5 0.000128 4096 0.091 8020 136960 61.0079 34.8914 4272.53 1045.55 5414.11 5414.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 349.5 0.000128 4096 0.091 8020 137472 61.1823 34.9614 5789.23 1047.86 6933.38 6933.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 349.5 0.000128 4096 0.091 8020 136704 61.4294 34.9777 4095.71 1047.49 5239.75 5239.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 349.5 0.000128 4096 0.091 8020 137600 61.5984 35.0925 6014.39 1048.55 7159.77 7159.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 349.5 0.000128 4096 0.091 8020 136000 61.2208 34.82 4174.09 1039.62 5309.9 5310.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 349.5 0.000128 4096 0.091 8020 137088 61.0642 34.9184 7616.37 1044.51 8757.01 8757.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 349.5 0.000128 4096 0.091 8020 136192 60.7509 34.7374 4973.29 1040.5 6109.42 6109.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 349.5 0.000128 4096 0.091 8020 137280 61.3579 35.0044 7334.74 1046.94 8478.2 8478.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 349.5 0.000128 4096 0.091 8020 136320 61.0561 34.8631 4930.08 1042.44 6068.58 6068.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 349.5 0.000128 4096 0.091 8020 137216 61.1018 34.8882 7137.72 1045.28 8279.15 8279.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 349.5 0.000128 4096 0.091 8020 137216 61.0852 34.8961 4797.41 1045.94 5939.48 5939.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 349.5 0.000128 4096 0.091 8020 136704 61.4378 34.9779 6234.12 1047.64 7378.33 7378.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 349.5 0.000128 4096 0.091 8020 135168 61.0933 34.7636 4290.85 1041.3 5428.16 5428.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 349.5 0.000128 4096 0.091 8020 136000 61.2004 34.819 6354.16 1039.48 7489.81 7489.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 349.5 0.000128 4096 0.091 8020 134400 60.6535 34.5644 4551.68 1033.09 5680.14 5680.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 349.5 0.000128 4096 0.091 8040 137728 61.1668 34.9452 4815.78 1046.65 5958.68 5958.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 349.5 0.000128 4096 0.091 8040 137920 61.4764 35.0522 5073.78 1047.3 6217.75 6217.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 349.5 0.000128 4096 0.091 8040 137472 61.3513 35.0154 4981.77 1046.89 6125.19 6125.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 349.5 0.000128 4096 0.091 8040 137472 61.2095 34.9682 3210.19 1046.96 4353.48 4353.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 349.5 0.000128 4096 0.091 8040 137536 61.3737 35.0069 5788.33 1045.87 6930.73 6930.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 349.5 0.000128 4096 0.091 8040 137088 61.0551 34.9197 3625.18 1043.63 4764.92 4765.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 349.5 0.000128 4096 0.091 8040 137728 61.1839 34.9627 5461.83 1047.99 6606.11 6606.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 349.5 0.000128 4096 0.091 8040 137216 61.0837 34.897 3528.55 1044.26 4668.94 4669.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 349.5 0.000128 4096 0.091 8040 137088 61.3489 34.9806 6111.2 1044.57 7252.26 7252.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 349.5 0.000128 4096 0.091 8040 137088 61.166 34.945 4278.89 1046.16 5421.31 5421.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 349.5 0.000128 4096 0.091 8040 137600 61.2907 35.058 5841.06 1048.44 6985.99 6986.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 349.5 0.000128 4096 0.091 8040 136960 61.0329 34.9013 4144.61 1044.72 5285.41 5285.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 349.5 0.000128 4096 0.091 8040 137472 61.1777 34.9716 7414.13 1047.75 8558.19 8558.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 349.5 0.000128 4096 0.091 8040 136704 61.3665 34.986 4755.88 1047.34 5899.72 5899.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 349.5 0.000128 4096 0.091 8040 137600 61.5826 35.1015 7328.55 1048.72 8474.11 8474.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 349.5 0.000128 4096 0.091 8040 136000 61.1915 34.8168 4911.94 1039.77 6047.86 6047.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 349.5 0.000128 4096 0.091 8040 137088 61.024 34.9286 7166.32 1043.42 8305.84 8305.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 349.5 0.000128 4096 0.091 8040 136192 60.8142 34.7325 4691.93 1039.57 5827.2 5827.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 349.5 0.000128 4096 0.091 8040 137280 61.3841 35.0208 6927.92 1046.84 8071.31 8071.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 349.5 0.000128 4096 0.091 8040 136320 61.0433 34.8693 4439.71 1041.52 5577.29 5577.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 349.5 0.000128 4096 0.091 8040 137216 61.063 34.8882 6624.27 1045.16 7765.52 7765.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 349.5 0.000128 4096 0.091 8040 137216 61.1049 34.9002 4486.69 1045.86 5628.69 5628.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 349.5 0.000128 4096 0.091 8025 137728 61.1476 34.9553 5407.58 1047.3 6551.12 6551.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 349.5 0.000128 4096 0.091 8025 137920 61.4747 35.042 4872.38 1048.35 6017.39 6017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 349.5 0.000128 4096 0.091 8025 137600 61.3156 35.0203 3131.12 1048.55 4276.16 4276.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 349.5 0.000128 4096 0.091 8025 137856 61.2452 35.0109 5184.36 1046.61 6327.37 6327.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 349.5 0.000128 4096 0.091 8025 137472 61.1792 34.9635 3328.67 1046.99 4471.94 4472.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 349.5 0.000128 4096 0.091 8025 137536 61.3588 35.0121 5554.57 1046.74 6697.82 6697.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 349.5 0.000128 4096 0.091 8025 137088 61.0304 34.9148 3478.45 1043.53 4618.06 4618.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 349.5 0.000128 4096 0.091 8025 137728 61.2078 34.9532 5680.94 1047.58 6824.83 6824.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 349.5 0.000128 4096 0.091 8025 137216 61.0797 34.8801 3665.21 1044.39 4805.7 4805.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 349.5 0.000128 4096 0.091 8025 137088 61.374 34.9737 6112.96 1044.77 7254.23 7254.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 349.5 0.000128 4096 0.091 8025 137088 61.1632 34.9468 4375.5 1045.2 5516.96 5517.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 349.5 0.000128 4096 0.091 8025 137600 61.3081 35.0536 5941.33 1048.59 7086.43 7086.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 349.5 0.000128 4096 0.091 8025 136960 61.0181 34.8998 4149.43 1045.46 5290.95 5291.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 349.5 0.000128 4096 0.091 8025 137472 61.1708 34.9737 7216.19 1046.97 8359.45 8359.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 349.5 0.000128 4096 0.091 8025 136704 61.4479 34.986 4831.33 1048.36 5976.27 5976.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 349.5 0.000128 4096 0.091 8025 137600 61.586 35.0806 7268.68 1048.67 8414.16 8414.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 349.5 0.000128 4096 0.091 8025 136000 61.201 34.818 4816.14 1039.64 5951.95 5952.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 349.5 0.000128 4096 0.091 8025 137088 61.046 34.9243 6975.52 1043.78 8115.42 8115.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 349.5 0.000128 4096 0.091 8025 136192 60.7797 34.7339 4544.06 1040.4 5680.11 5680.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 349.5 0.000128 4096 0.091 8025 137280 61.3917 35.0289 6760.98 1046.01 7903.56 7903.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 349.5 0.000128 4096 0.091 8025 136320 61.0627 34.8707 4464.17 1041.68 5601.93 5602.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 349.5 0.000128 4096 0.091 8025 137216 61.0789 34.8877 6484.25 1045.28 7625.64 7625.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 349.5 0.000128 4096 0.091 8025 137216 61.1158 34.9143 4616.6 1045.22 5758 5758.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 349.5 0.000128 4096 0.091 8032 137728 61.1529 34.9476 4745.14 1047.59 5888.98 5889.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 349.5 0.000128 4096 0.091 8032 137728 61.2515 34.9635 3047.27 1046.95 4190.57 4190.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 349.5 0.000128 4096 0.091 8032 137920 61.4926 35.052 4863.23 1048.23 6008.17 6008.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 349.5 0.000128 4096 0.091 8032 137600 61.3474 35.0181 3115.9 1047.58 4260 4260.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 349.5 0.000128 4096 0.091 8032 137472 61.2615 35.0029 5242.86 1047.7 6386.97 6387.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 349.5 0.000128 4096 0.091 8032 137472 61.1328 34.971 3342.44 1047.97 4486.66 4486.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 349.5 0.000128 4096 0.091 8032 137536 61.3893 35.0105 5148.5 1046.61 6291.66 6291.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 349.5 0.000128 4096 0.091 8032 137088 61.0591 34.9168 3279.17 1043.53 4418.81 4418.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 349.5 0.000128 4096 0.091 8032 137088 61.4695 35.0406 2696.97 1046.35 3839.98 3840.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 349.5 0.000128 4096 0.091 8032 137728 61.2261 34.9548 5128.17 1046.96 6271.46 6271.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 349.5 0.000128 4096 0.091 8032 137216 61.0739 34.8852 3372.82 1044.39 4521.78 4521.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 349.5 0.000128 4096 0.091 8032 136704 61.4146 35.0016 2788.49 1048.34 3933.39 3933.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 349.5 0.000128 4096 0.091 8032 137088 61.3563 34.9863 7400.1 1044.81 8541.4 8541.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 349.5 0.000128 4096 0.091 8032 137088 61.1396 34.9451 4756.98 1045.94 5899.16 5899.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 349.5 0.000128 4096 0.091 8032 134784 61.3103 34.8164 3814.98 1039.12 4950.36 4950.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 349.5 0.000128 4096 0.091 8032 137600 61.279 35.0251 6980 1047.73 8124.18 8124.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 349.5 0.000128 4096 0.091 8032 136960 61.0254 34.8982 4688.31 1045.43 5829.82 5829.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 349.5 0.000128 4096 0.091 8032 136320 61.0334 34.866 3921.92 1041.58 5059.55 5059.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 349.5 0.000128 4096 0.091 8032 137472 61.1683 34.9589 6571.76 1047.71 7715.74 7715.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 349.5 0.000128 4096 0.091 8032 136704 61.429 34.9655 4244.75 1048.37 5389.66 5389.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 349.5 0.000128 4096 0.091 8032 135936 60.8932 34.7465 3668.24 1040.75 4804.78 4804.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 349.5 0.000128 4096 0.091 8032 137600 61.5795 35.0882 6488.29 1047.67 7632.77 7632.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 349.5 0.000128 4096 0.091 8032 136000 61.1715 34.8242 4503.9 1039.66 5639.7 5639.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 349.5 0.000128 4096 0.091 8032 136800 61.3962 34.9992 3738.52 1045.22 4880.28 4880.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 349.5 0.000128 4096 0.091 8032 137088 61.0403 34.9316 6321.2 1044.4 7461.71 7461.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 349.5 0.000128 4096 0.091 8032 136192 60.79 34.7361 4379.31 1040.38 5515.35 5515.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 349.5 0.000128 4096 0.091 8032 134400 61.2656 34.8161 3544.28 1039.95 4680.45 4680.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 349.5 0.000128 4096 0.091 8032 137280 61.3758 35.0135 6239.85 1045.97 7382.35 7382.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 349.5 0.000128 4096 0.091 8032 136320 61.0636 34.8811 4384.39 1041.59 5522.06 5522.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 349.5 0.000128 4096 0.091 8032 135360 61.1262 34.7224 3622.07 1037.79 4755.86 4755.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 349.5 0.000128 4096 0.091 8032 137216 61.0878 34.8807 6203.87 1045.38 7345.37 7345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 349.5 0.000128 4096 0.091 8032 137216 61.1118 34.9002 4204.25 1045.94 5346.34 5346.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 349.5 0.000128 4096 0.091 8032 135168 61.0611 34.7676 3787.93 1041.15 4925.05 4925.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 349.5 0.000128 4096 0.091 8040 137472 61.1903 34.9583 4820.38 1046.63 5963.3 5963.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 349.5 0.000128 4096 0.091 8040 137216 61.2977 34.9552 3083.7 1046.86 4226.96 4227.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 349.5 0.000128 4096 0.091 8040 137600 61.4781 35.0366 5503.89 1047.35 6647.91 6648.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 349.5 0.000128 4096 0.091 8040 137600 61.2866 35.0216 3476.93 1047.56 4620.95 4621.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 349.5 0.000128 4096 0.091 8040 137280 61.3633 35.0223 2834.85 1046.06 3977.44 3977.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 349.5 0.000128 4096 0.091 8040 137472 61.3002 34.9987 5052.15 1046.74 6195.32 6195.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 349.5 0.000128 4096 0.091 8040 137472 61.1979 34.9553 3293.74 1047.84 4437.89 4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 349.5 0.000128 4096 0.091 8040 137088 61.1481 34.9617 2692.68 1045.18 3834.11 3834.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 349.5 0.000128 4096 0.091 8040 137088 61.3881 34.9983 7140.41 1046.71 8283.66 8283.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 349.5 0.000128 4096 0.091 8040 136192 61.216 34.9184 4481.01 1044.48 5621.77 5621.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 349.5 0.000128 4096 0.091 8040 137088 61.4463 35.0305 3662.58 1046.24 4805.44 4805.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 349.5 0.000128 4096 0.091 8040 137216 61.2918 34.9519 6643.92 1047.79 7788.09 7788.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 349.5 0.000128 4096 0.091 8040 136192 61.2147 34.8902 4126.59 1045.28 5268.12 5268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 349.5 0.000128 4096 0.091 8040 136704 61.3969 34.9782 3392.25 1048.27 4537.05 4537.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 349.5 0.000128 4096 0.091 8040 137088 61.3307 34.9839 6854.64 1044.91 7996.02 7996.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 349.5 0.000128 4096 0.091 8040 137088 61.167 34.943 4452.45 1045.15 5593.86 5593.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 349.5 0.000128 4096 0.091 8040 134784 61.293 34.816 3867.3 1039.53 5003.08 5003.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 349.5 0.000128 4096 0.091 8040 135936 60.8876 34.7464 3480.39 1039.98 4616.15 4616.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 349.5 0.000128 4096 0.091 8040 137600 61.2814 35.0167 6463.68 1048.46 7608.59 7608.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 349.5 0.000128 4096 0.091 8040 136960 61.0337 34.8996 4395.29 1044.73 5536.09 5536.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 349.5 0.000128 4096 0.091 8040 136320 61.0255 34.8692 3656.17 1042.45 4794.66 4794.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 349.5 0.000128 4096 0.091 8040 135680 61.3999 34.9195 3650.92 1046.31 4793.69 4793.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 349.5 0.000128 4096 0.091 8040 137472 61.1648 34.9688 6142.5 1046.96 7285.74 7285.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 349.5 0.000128 4096 0.091 8040 136704 61.4009 34.9777 4314.09 1048.26 5458.87 5458.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 349.5 0.000128 4096 0.091 8040 135936 60.8837 34.7439 3536.53 1040.75 4673.05 4673.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 349.5 0.000128 4096 0.091 8040 135168 61.0576 34.7731 3293.93 1041.01 4430.92 4431.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 349.5 0.000128 4096 0.091 8040 137600 61.5757 35.0822 6319.58 1047.69 7464.07 7464.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 349.5 0.000128 4096 0.091 8040 136000 61.1627 34.8147 4247.19 1039.66 5383.01 5383.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 349.5 0.000128 4096 0.091 8040 136800 61.3699 34.9986 3808.21 1045.46 4950.18 4950.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 349.5 0.000128 4096 0.091 8040 134400 60.6415 34.5583 3335.14 1032.12 4462.6 4462.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 349.5 0.000128 4096 0.091 8064 137216 61.2149 34.9635 5212.31 1047.54 6356.18 6356.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 349.5 0.000128 4096 0.091 8064 137216 61.2924 34.9658 3328.8 1046.7 4471.91 4472.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 349.5 0.000128 4096 0.091 8064 136704 61.2803 34.9604 2745.17 1046.98 3888.54 3888.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 349.5 0.000128 4096 0.091 8064 137280 61.5521 35.0433 5045.95 1048.35 6191.04 6191.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 349.5 0.000128 4096 0.091 8064 136960 61.3761 35.0399 3285.29 1047.72 4429.57 4429.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 349.5 0.000128 4096 0.091 8064 136320 61.536 35.0188 2659.77 1046.18 3802.64 3802.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 349.5 0.000128 4096 0.091 8064 137088 61.326 35.0149 6954.39 1047.58 8098.45 8098.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 349.5 0.000128 4096 0.091 8064 136704 61.3199 34.9601 4382.66 1047.97 5527.04 5527.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 349.5 0.000128 4096 0.091 8064 135936 61.4029 34.9491 3512 1045.95 4654.45 4654.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 349.5 0.000128 4096 0.091 8064 136704 61.3949 34.9798 2984.21 1047.68 4128.41 4128.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 349.5 0.000128 4096 0.091 8064 137088 61.3875 34.9962 6425.13 1045.48 7567.14 7567.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 349.5 0.000128 4096 0.091 8064 136192 61.1975 34.9123 4046.49 1043.57 5186.32 5186.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 349.5 0.000128 4096 0.091 8064 137088 61.457 35.0402 3347.61 1047.07 4491.32 4491.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 349.5 0.000128 4096 0.091 8064 134400 61.0844 34.7426 2965.55 1039.54 4101.06 4101.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 349.5 0.000128 4096 0.091 8064 137216 61.2815 34.968 6166.72 1046.55 7309.67 7309.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 349.5 0.000128 4096 0.091 8064 136192 61.2252 34.8879 3922.2 1045.26 5063.72 5063.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 349.5 0.000128 4096 0.091 8064 136704 61.4029 34.9715 3271.56 1047.35 4415.42 4415.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 349.5 0.000128 4096 0.091 8064 135168 61.4956 34.9082 2859.3 1045.09 4000.93 4001.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 349.5 0.000128 4096 0.091 8064 136512 61.4316 34.9746 6174.63 1044.94 7316.13 7316.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 349.5 0.000128 4096 0.091 8064 135936 61.3987 34.9476 4249.92 1044.88 5391.31 5391.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 349.5 0.000128 4096 0.091 8064 134784 61.2846 34.8165 3564.7 1040.34 4701.29 4701.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 349.5 0.000128 4096 0.091 8064 133632 61.2924 34.7425 3548.15 1039.76 4684.09 4684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 349.5 0.000128 4096 0.091 8064 136960 61.4168 35.0089 6144.94 1048.46 7289.98 7290.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 349.5 0.000128 4096 0.091 8064 135680 61.3099 34.9112 4324.78 1044.72 5465.87 5465.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 349.5 0.000128 4096 0.091 8064 134400 61.4308 34.8795 3524.86 1041.72 4663.03 4663.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 349.5 0.000128 4096 0.091 8064 135680 61.4455 34.9123 3317.7 1046.29 4460.49 4460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 349.5 0.000128 4096 0.091 8050 137728 61.1021 34.9447 5455.16 1046.37 6597.72 6597.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 349.5 0.000128 4096 0.091 8050 137728 61.1942 34.9448 3461.94 1047.79 4606.02 4606.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 349.5 0.000128 4096 0.091 8050 137472 61.1813 34.9728 2830 1048.13 3974.43 3974.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 349.5 0.000128 4096 0.091 8050 137600 61.4801 35.0408 5069.3 1048.25 6214.22 6214.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 349.5 0.000128 4096 0.091 8050 137600 61.298 35.0171 3252.71 1048.44 4397.61 4397.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 349.5 0.000128 4096 0.091 8050 137280 61.339 35.0269 2692.65 1046.21 3835.38 3835.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 349.5 0.000128 4096 0.091 8050 136960 61.0324 34.8897 2321.34 1045.56 3462.97 3463.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 349.5 0.000128 4096 0.091 8050 137472 61.268 34.9921 6866.1 1046.71 8009.23 8009.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 349.5 0.000128 4096 0.091 8050 137472 61.1737 34.9566 4281.86 1047.12 5425.26 5425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 349.5 0.000128 4096 0.091 8050 137088 61.1268 34.9512 3479.5 1045.2 4620.93 4621.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 349.5 0.000128 4096 0.091 8050 136704 61.3747 34.9798 2953.54 1047.63 4097.68 4097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 349.5 0.000128 4096 0.091 8050 137536 61.3521 35.0126 6288.53 1046.48 7431.52 7431.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 349.5 0.000128 4096 0.091 8050 137088 61.0078 34.9128 3998.6 1044.7 5139.37 5139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 349.5 0.000128 4096 0.091 8050 137088 61.4583 35.0314 3275.82 1047.09 4419.54 4419.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 349.5 0.000128 4096 0.091 8050 136192 60.7645 34.732 2938.91 1040.42 4074.96 4075.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 349.5 0.000128 4096 0.091 8050 137728 61.2097 34.9614 6174.57 1047.79 7318.68 7318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 349.5 0.000128 4096 0.091 8050 137216 61.0771 34.8924 4011.3 1044.55 5151.97 5152.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 349.5 0.000128 4096 0.091 8050 136704 61.4039 34.9751 3333.13 1047.36 4477.01 4477.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 349.5 0.000128 4096 0.091 8050 137216 61.0512 34.9197 2955.08 1046.08 4097.27 4097.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 349.5 0.000128 4096 0.091 8050 137088 61.3426 34.9841 6446.04 1045.54 7588.05 7588.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 349.5 0.000128 4096 0.091 8050 137088 61.1717 34.9391 4584.51 1044.9 5725.67 5725.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 349.5 0.000128 4096 0.091 8050 134784 61.2538 34.8182 3710.59 1040.34 4847.14 4847.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 349.5 0.000128 4096 0.091 8050 135936 60.9086 34.7382 3535.93 1040.75 4672.49 4672.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 349.5 0.000128 4096 0.091 8050 135360 61.1097 34.7269 3218.48 1037.07 4351.53 4351.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 349.5 0.000128 4096 0.091 8050 137600 61.2786 35.0148 6251.78 1047.3 7395.51 7395.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 349.5 0.000128 4096 0.091 8050 136960 61.0227 34.8836 4272.15 1045.46 5413.67 5413.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 349.5 0.000128 4096 0.091 8050 136320 61.0225 34.8604 3662.79 1042.26 4801.08 4801.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 349.5 0.000128 4096 0.091 8050 135680 61.4265 34.9167 3314.09 1046.4 4456.99 4457.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 349.5 0.000128 4096 0.091 8050 134400 60.6506 34.553 3169.38 1032.13 4296.85 4296.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 349.5 0.000128 4096 0.091 8040 137472 61.1287 34.9532 5020.47 1047.5 6164.19 6164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 349.5 0.000128 4096 0.091 8040 137216 61.2703 34.9551 3268.3 1047.7 4412.37 4412.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 349.5 0.000128 4096 0.091 8040 137472 61.1608 34.9577 2641.19 1047.14 3784.6 3784.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 349.5 0.000128 4096 0.091 8040 136192 61.1969 34.906 2274.52 1044.6 3415.37 3415.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 349.5 0.000128 4096 0.091 8040 137600 61.4672 35.0442 6874.91 1048.18 8019.74 8019.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 349.5 0.000128 4096 0.091 8040 137600 61.2566 35.023 4288.64 1048.33 5433.39 5433.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 349.5 0.000128 4096 0.091 8040 137280 61.3303 35.0413 3479.03 1046.22 4621.76 4621.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 349.5 0.000128 4096 0.091 8040 136960 61.0143 34.9047 2943.75 1045.44 4085.25 4085.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 349.5 0.000128 4096 0.091 8040 137472 61.2542 35.0042 6299.44 1047.59 7443.42 7443.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 349.5 0.000128 4096 0.091 8040 137472 61.1598 34.9553 3961.2 1046.96 5104.43 5104.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 349.5 0.000128 4096 0.091 8040 137088 61.1324 34.9403 3246.24 1045.33 4387.79 4387.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 349.5 0.000128 4096 0.091 8040 136704 61.3956 34.9734 2925.15 1047.65 4069.31 4069.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 349.5 0.000128 4096 0.091 8040 136320 61.0523 34.8613 2524.88 1042.53 3663.46 3663.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 349.5 0.000128 4096 0.091 8040 137088 61.4142 35.0065 6006.33 1046.71 7149.61 7149.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 349.5 0.000128 4096 0.091 8040 136192 61.215 34.9134 3799.29 1044.6 4940.16 4940.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 349.5 0.000128 4096 0.091 8040 137088 61.4775 35.0328 3205.03 1047.33 4349.01 4349.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 349.5 0.000128 4096 0.091 8040 134400 61.1145 34.7341 2761.97 1039.58 3897.55 3897.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 349.5 0.000128 4096 0.091 8040 136640 61.5761 35.0533 2477.32 1047.89 3621.99 3622.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 349.5 0.000128 4096 0.091 8040 137216 61.2785 34.9509 5589.69 1046.8 6732.86 6732.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 349.5 0.000128 4096 0.091 8040 136192 61.2274 34.8885 3773.06 1044.41 4913.73 4913.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 349.5 0.000128 4096 0.091 8040 136704 61.3948 34.9602 3135.45 1048.48 4280.43 4280.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 349.5 0.000128 4096 0.091 8040 135168 61.4528 34.9081 2811.28 1045.07 3952.86 3952.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 349.5 0.000128 4096 0.091 8040 135680 61.4516 34.9077 2590.38 1046.43 3733.32 3733.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 349.5 0.000128 4096 0.091 8064 137472 61.1525 34.9538 4946.41 1046.79 6089.47 6089.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 349.5 0.000128 4096 0.091 8064 137216 61.2876 34.9614 3161.13 1046.82 4304.34 4304.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 349.5 0.000128 4096 0.091 8064 137472 61.1568 34.9579 2601.52 1046.98 3744.76 3744.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 349.5 0.000128 4096 0.091 8064 136192 61.2188 34.8918 2237.3 1044.55 3378.1 3378.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 349.5 0.000128 4096 0.091 8064 137600 61.4277 35.0453 6642.65 1047.37 7786.64 7786.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 349.5 0.000128 4096 0.091 8064 137600 61.294 35.0109 4045.2 1048.46 5190.1 5190.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 349.5 0.000128 4096 0.091 8064 137280 61.3493 35.0224 3342.74 1046.2 4485.46 4485.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 349.5 0.000128 4096 0.091 8064 136960 60.9915 34.8938 2861.09 1044.52 4001.64 4001.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 349.5 0.000128 4096 0.091 8064 136000 61.1382 34.8137 2592.43 1040.52 3729.05 3729.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 349.5 0.000128 4096 0.091 8064 137472 61.2617 35.0129 6104.52 1047.48 7248.42 7248.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 349.5 0.000128 4096 0.091 8064 137472 61.1547 34.9625 3811.37 1047.83 4955.47 4955.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 349.5 0.000128 4096 0.091 8064 137088 61.1515 34.9515 3132.07 1046.17 4274.49 4274.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 349.5 0.000128 4096 0.091 8064 136704 61.4043 34.9839 2780.53 1048.37 3925.43 3925.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 349.5 0.000128 4096 0.091 8064 136320 61.0317 34.8642 2435.76 1042.43 3574.22 3574.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 349.5 0.000128 4096 0.091 8064 137088 61.4128 35.0014 5734.74 1046.73 6878.04 6878.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 349.5 0.000128 4096 0.091 8064 136192 61.201 34.9115 3621.34 1044.74 4762.34 4762.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 349.5 0.000128 4096 0.091 8064 137088 61.4389 35.0515 3075.16 1046.32 4218.11 4218.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 349.5 0.000128 4096 0.091 8064 134400 61.1444 34.7397 2648.98 1040.39 3785.4 3785.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 349.5 0.000128 4096 0.091 8064 136640 61.5854 35.0289 2385.08 1047.82 3529.66 3529.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 349.5 0.000128 4096 0.091 8064 137216 61.2656 34.9453 5575.42 1046.82 6718.6 6718.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 349.5 0.000128 4096 0.091 8064 136192 61.2231 34.9014 3677.2 1044.53 4818 4818.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 349.5 0.000128 4096 0.091 8064 136704 61.4329 34.9801 3054.63 1048.5 4199.69 4199.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 349.5 0.000128 4096 0.091 8064 135168 61.46 34.9139 2738.32 1045.25 3880.08 3880.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 349.5 0.000128 4096 0.091 8064 135680 61.4362 34.9201 2535.05 1045.42 3676.97 3677.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 349.5 0.000128 4096 0.091 8064 135168 61.0516 34.7788 2362.28 1041.27 3499.53 3499.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 349.5 0.000128 4096 0.091 8064 137088 61.3473 35.0186 4921.88 1048.01 6066.4 6066.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 349.5 0.000128 4096 0.091 8064 136960 61.2192 34.9507 5484.4 1047.49 6628.2 6628.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 349.5 0.000128 4096 0.091 8064 136704 61.3662 34.963 3539.93 1046.8 4683.21 4683.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 349.5 0.000128 4096 0.091 8064 136704 61.2774 34.9655 2887.06 1046.95 4030.4 4030.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 349.5 0.000128 4096 0.091 8064 136192 61.2067 34.8913 2569.39 1045.12 3710.76 3710.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 349.5 0.000128 4096 0.091 8064 135680 61.3172 34.8915 2350.26 1045.34 3491.95 3492.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 349.5 0.000128 4096 0.091 8064 136704 61.4025 34.982 2188.13 1048.65 3333.3 3333.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 349.5 0.000128 4096 0.091 8064 134400 61.1166 34.7278 2024.54 1039.4 3159.93 3160.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 349.5 0.000128 4096 0.091 8064 135168 61.5101 34.9102 1933.76 1044.91 3075.24 3075.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 349.5 0.000128 4096 0.091 8040 134400 61.1237 34.7336 1867.44 1040.26 3003.7 3003.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 349.5 0.000128 4096 0.091 8064 134400 61.1047 34.7373 1826.84 1039.4 2962.22 2962.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 349.5 0.000128 4096 0.091 8050 136640 61.5667 35.038 1905.3 1047.93 3049.97 3050.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 349.5 0.000128 4096 0.091 8064 136640 61.5903 35.0466 1900.95 1046.68 3044.42 3044.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 349.5 0.000128 4096 0.091 8032 137216 61.122 34.8962 2193.75 1045.6 3335.52 3335.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 349.5 0.000128 4096 0.091 8032 134400 60.5925 34.5145 3252.19 1032.71 4380.14 4380.25
