
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023894                       # Number of seconds simulated
sim_ticks                                 23894175285                       # Number of ticks simulated
final_tick                                23894175285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115772                       # Simulator instruction rate (inst/s)
host_op_rate                                   115772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23534309                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697040                       # Number of bytes of host memory used
host_seconds                                  1015.29                       # Real time elapsed on the host
sim_insts                                   117542308                       # Number of instructions simulated
sim_ops                                     117542308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3359232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2787264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2620224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         17792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2737856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         28160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2888704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2841472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         21888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2668672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2740864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         25152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2963840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2912768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2837184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2873984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       3039872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2980416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2845568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         34688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2869120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46490176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       180928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        19584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        25152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        13952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        34688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        523136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32603456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32603456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          52488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          43551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          42779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          45136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          44398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          41698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          42826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          46310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          45512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          44331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          44906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          47498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          46569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          44462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          44830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              726409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        509429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             509429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7572055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        140587903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2322240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        116650354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           514268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        109659529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           744617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        114582569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1178530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        120895740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           819614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        118919024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           916039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        111687136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           696404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        114708458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1052641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        124040272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           707118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        121902847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           511589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        118739566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           656227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        120279690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           479447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        127222303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1687441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        124733997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           583908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        119090446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1451735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        120076126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1945669831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7572055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2322240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       514268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       744617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1178530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       819614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       916039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       696404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1052641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       707118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       511589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       656227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       479447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1687441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       583908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1451735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21893871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1364493882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1364493882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1364493882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7572055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       140587903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2322240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       116650354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          514268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       109659529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          744617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       114582569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1178530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       120895740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          819614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       118919024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          916039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       111687136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          696404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       114708458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1052641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       124040272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          707118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       121902847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          511589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       118739566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          656227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       120279690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          479447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       127222303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1687441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       124733997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          583908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       119090446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1451735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       120076126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3310163714                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583212                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          467642                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11355                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             383520                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272792                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           71.128494                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45342                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8841                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             7979                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            862                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          261                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5841467                       # DTB read hits
system.cpu00.dtb.read_misses                     8518                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5849985                       # DTB read accesses
system.cpu00.dtb.write_hits                    649591                       # DTB write hits
system.cpu00.dtb.write_misses                   10183                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                659774                       # DTB write accesses
system.cpu00.dtb.data_hits                    6491058                       # DTB hits
system.cpu00.dtb.data_misses                    18701                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6509759                       # DTB accesses
system.cpu00.itb.fetch_hits                    840354                       # ITB hits
system.cpu00.itb.fetch_misses                     247                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                840601                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66236                       # Number of system calls
system.cpu00.numCycles                       19491879                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           213204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9331182                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583212                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           326113                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18817429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29902                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                945                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10254                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         2019                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  840354                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3837                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19058802                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.489600                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.770265                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17453422     91.58%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121609      0.64%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 131616      0.69%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 120917      0.63%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 157386      0.83%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 108511      0.57%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 107584      0.56%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  96069      0.50%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 761688      4.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19058802                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029921                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.478722                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 384568                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17491598                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  622172                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              548072                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12392                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54990                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2625                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9026785                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10382                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12392                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 573043                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11545987                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       812017                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  916413                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5198950                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8953193                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                4409                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1469799                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2765697                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1335154                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7169669                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13245852                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6920035                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6324446                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6840686                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 328983                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14460                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        13029                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3356687                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2315957                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690186                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           91375                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          68826                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8734131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19524                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12188385                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8776                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        414463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       248531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2645                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19058802                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.639515                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.480467                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14879265     78.07%     78.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1325175      6.95%     85.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            755828      3.97%     88.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            420665      2.21%     91.20% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            982319      5.15%     96.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            317795      1.67%     98.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            177800      0.93%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             95132      0.50%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            104823      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19058802                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  9976      0.96%      0.96% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.96% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               56426      5.45%      6.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              90222      8.72%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  46      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               853813     82.52%     97.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               24191      2.34%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2661343     21.84%     21.84% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                905      0.01%     21.84% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.84% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140157     17.56%     39.40% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114812      0.94%     40.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738404      6.06%     46.40% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9051      0.07%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.48% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5861321     48.09%     94.57% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662392      5.43%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12188385                       # Type of FU issued
system.cpu00.iq.rate                         0.625306                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1034674                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.084890                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27065463                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3797386                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3299255                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17413559                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5372458                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272230                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4085797                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9137262                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          37302                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        94972                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1760                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64278                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1077                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3687643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12392                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6876582                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3743992                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8897094                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2267                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2315957                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690186                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12807                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               118726                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3512116                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1760                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4234                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5812                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              10046                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12171869                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5850016                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16516                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143439                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6509808                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499091                       # Number of branches executed
system.cpu00.iew.exec_stores                   659792                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.624458                       # Inst execution rate
system.cpu00.iew.wb_sent                      8594386                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8571485                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5814645                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7328990                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.439746                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793376                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        415441                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16879                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8796                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     18995780                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.445825                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.608252                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17082553     89.93%     89.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       424965      2.24%     92.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       294135      1.55%     93.71% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       195401      1.03%     94.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       135518      0.71%     95.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       105159      0.55%     96.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        89406      0.47%     96.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        84096      0.44%     96.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       584547      3.08%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     18995780                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8468789                       # Number of instructions committed
system.cpu00.commit.committedOps              8468789                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2846893                       # Number of memory references committed
system.cpu00.commit.loads                     2220985                       # Number of loads committed
system.cpu00.commit.membars                      5494                       # Number of memory barriers committed
system.cpu00.commit.branches                   465675                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254312                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5443569                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33948                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129598      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2494773     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           772      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131333     25.17%     56.16% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114742      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736169      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226479     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625909      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8468789                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              584547                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27262014                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17828967                       # The number of ROB writes
system.cpu00.timesIdled                          9290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        433077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1088807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8339191                       # Number of Instructions Simulated
system.cpu00.committedOps                     8339191                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.337382                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.337382                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.427829                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.427829                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10235577                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2322847                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6290811                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702717                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30504                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13949                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337792                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.552093                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1770712                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          337856                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.241026                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        71458389                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.552093                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.993001                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.993001                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6065931                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6065931                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1421431                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1421431                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       327359                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       327359                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6229                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6968                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6968                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1748790                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1748790                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1748790                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1748790                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       806386                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       806386                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       291577                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       291577                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          830                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1097963                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1097963                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1097963                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1097963                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 116898542766                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 116898542766                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  61916774676                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  61916774676                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      9354177                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      9354177                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        31347                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        31347                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 178815317442                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 178815317442                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 178815317442                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 178815317442                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2227817                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2227817                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618936                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618936                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2846753                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2846753                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2846753                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2846753                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.361962                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.361962                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.471094                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.471094                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.117580                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.117580                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.385690                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.385690                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.385690                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.385690                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 144965.987463                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 144965.987463                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 212351.367481                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 212351.367481                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11270.092771                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11270.092771                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        10449                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        10449                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 162860.968395                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 162860.968395                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 162860.968395                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 162860.968395                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      8699835                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          240128                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    36.229990                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    21.666667                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       222164                       # number of writebacks
system.cpu00.dcache.writebacks::total          222164                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       530368                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       530368                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       219051                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       219051                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          442                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          442                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       749419                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       749419                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       749419                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       749419                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276018                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276018                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72526                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72526                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          388                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348544                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348544                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348544                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348544                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51252458778                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51252458778                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16768542363                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16768542363                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5057316                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5057316                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  68021001141                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  68021001141                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  68021001141                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  68021001141                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.123896                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.123896                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117179                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117179                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.054965                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.054965                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122436                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122436                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122436                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122436                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 185685.204508                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 185685.204508                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 231207.323760                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 231207.323760                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 13034.319588                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13034.319588                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9288                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 195157.573050                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 195157.573050                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 195157.573050                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 195157.573050                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11774                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.069145                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            826278                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12286                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.253622                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1338107067                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.069145                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996229                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996229                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1692942                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1692942                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       826278                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        826278                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       826278                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         826278                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       826278                       # number of overall hits
system.cpu00.icache.overall_hits::total        826278                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14050                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14050                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14050                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14050                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14050                       # number of overall misses
system.cpu00.icache.overall_misses::total        14050                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1248374488                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1248374488                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1248374488                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1248374488                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1248374488                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1248374488                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       840328                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       840328                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       840328                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       840328                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       840328                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       840328                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016720                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016720                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016720                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016720                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016720                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016720                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 88852.276726                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 88852.276726                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 88852.276726                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 88852.276726                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 88852.276726                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 88852.276726                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1048                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              32                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    32.750000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11774                       # number of writebacks
system.cpu00.icache.writebacks::total           11774                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1763                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1763                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1763                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1763                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1763                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1763                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12287                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12287                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12287                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12287                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12287                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12287                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    956184457                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    956184457                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    956184457                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    956184457                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    956184457                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    956184457                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014622                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014622                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014622                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014622                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014622                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014622                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 77820.823391                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 77820.823391                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 77820.823391                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 77820.823391                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 77820.823391                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 77820.823391                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                315077                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          282172                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3626                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             197741                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155711                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           78.744924                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12439                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            25                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             25                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5562113                       # DTB read hits
system.cpu01.dtb.read_misses                     2549                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5564662                       # DTB read accesses
system.cpu01.dtb.write_hits                    461126                       # DTB write hits
system.cpu01.dtb.write_misses                     558                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461684                       # DTB write accesses
system.cpu01.dtb.data_hits                    6023239                       # DTB hits
system.cpu01.dtb.data_misses                     3107                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                6026346                       # DTB accesses
system.cpu01.itb.fetch_hits                    609221                       # ITB hits
system.cpu01.itb.fetch_misses                      91                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                609312                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       18036530                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           161893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7569095                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    315077                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           168150                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17535827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9085                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles               1046                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        91563                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         6335                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         1988                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  609221                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                1001                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17803197                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.425154                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.671083                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16534809     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  89127      0.50%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  94267      0.53%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92742      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 115248      0.65%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  78021      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74899      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79955      0.45%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644129      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17803197                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017469                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.419654                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 279922                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16491185                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  438346                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              497992                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4189                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18466                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 363                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7442087                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1433                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4189                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 445652                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11261917                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       449331                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  705800                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4844745                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7415317                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4119                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1483801                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2765098                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents               982289                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6174382                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11285310                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4986363                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6298944                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073400                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 100982                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4665                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4671                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3126696                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2023108                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470817                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46080                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          34665                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7352968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4629                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10866656                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4891                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        119193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        82500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          343                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17803197                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.610377                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.436776                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          14006567     78.67%     78.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1242188      6.98%     85.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            680453      3.82%     89.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            369995      2.08%     91.55% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            924686      5.19%     96.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            271152      1.52%     98.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            143616      0.81%     99.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             78943      0.44%     99.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             85597      0.48%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17803197                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5447      0.55%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               55101      5.53%      6.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              93431      9.37%     15.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  40      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               832784     83.53%     98.98% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10212      1.02%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1853888     17.06%     17.06% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.06% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121216     19.52%     36.58% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114757      1.06%     37.64% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.64% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739284      6.80%     44.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.53% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5566288     51.22%     95.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461882      4.25%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10866656                       # Type of FU issued
system.cpu01.iq.rate                         0.602480                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    997015                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091750                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23254774                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2168554                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2058012                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17283641                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5308460                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5239022                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2791319                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9072348                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14085                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        36413                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        12376                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          852                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3671791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4189                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7202790                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3168524                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7401453                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             661                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2023108                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470817                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4609                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               125757                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2925717                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1770                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1774                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3544                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10862367                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5564667                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4289                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43856                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6026351                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295432                       # Number of branches executed
system.cpu01.iew.exec_stores                   461684                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.602243                       # Inst execution rate
system.cpu01.iew.wb_sent                      7301076                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7297034                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5173172                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6361494                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.404570                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813201                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        119916                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3273                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17691100                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.411539                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.555840                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16078058     90.88%     90.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       338546      1.91%     92.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       242717      1.37%     94.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       174398      0.99%     95.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       103209      0.58%     95.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        92343      0.52%     96.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80396      0.45%     96.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        74995      0.42%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       506438      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17691100                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280570                       # Number of instructions committed
system.cpu01.commit.committedOps              7280570                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445136                       # Number of memory references committed
system.cpu01.commit.loads                     1986695                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286601                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228596                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367314                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10361                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42170      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813848     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986709     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458442      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280570                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              506438                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24575723                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14819056                       # The number of ROB writes
system.cpu01.timesIdled                          9134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        233333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2544158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238404                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238404                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.491783                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.491783                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.401319                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.401319                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8479382                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1447649                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6272180                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680363                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4686                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          308027                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.948261                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1442965                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          308091                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.683568                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1620439047                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.948261                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.936692                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.936692                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5211585                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5211585                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1214821                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1214821                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       220752                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       220752                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1435573                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1435573                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1435573                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1435573                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       776286                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       776286                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       237674                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       237674                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1013960                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1013960                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1013960                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1013960                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 113559713424                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 113559713424                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  52667782408                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  52667782408                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        47601                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        47601                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 166227495832                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 166227495832                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 166227495832                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 166227495832                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1991107                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1991107                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458426                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2449533                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2449533                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2449533                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2449533                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.389877                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.389877                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.518457                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.518457                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.413940                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.413940                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.413940                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.413940                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 146285.922230                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 146285.922230                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 221596.735057                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 221596.735057                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6800.142857                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6800.142857                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 163938.908667                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 163938.908667                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 163938.908667                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 163938.908667                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8533155                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235526                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    36.230204                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    45.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       208743                       # number of writebacks
system.cpu01.dcache.writebacks::total          208743                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       520702                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       520702                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       177232                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       177232                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       697934                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       697934                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       697934                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       697934                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255584                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255584                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60442                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60442                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       316026                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       316026                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       316026                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       316026                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  50815341117                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  50815341117                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  14868146010                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  14868146010                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        34830                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        34830                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  65683487127                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  65683487127                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  65683487127                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  65683487127                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128363                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128363                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131847                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131847                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.129015                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.129015                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.129015                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.129015                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 198820.509566                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 198820.509566                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 245990.304920                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 245990.304920                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 207842.035551                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 207842.035551                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 207842.035551                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 207842.035551                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3898                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.549299                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            604265                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4410                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          137.021542                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6359387949                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.549299                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.909276                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.909276                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1222816                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1222816                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       604265                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        604265                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       604265                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         604265                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       604265                       # number of overall hits
system.cpu01.icache.overall_hits::total        604265                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4938                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4938                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4938                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4938                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4938                       # number of overall misses
system.cpu01.icache.overall_misses::total         4938                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    571498708                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    571498708                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    571498708                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    571498708                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    571498708                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    571498708                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       609203                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       609203                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       609203                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       609203                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       609203                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       609203                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008106                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008106                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008106                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008106                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008106                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008106                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 115734.853787                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 115734.853787                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 115734.853787                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 115734.853787                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 115734.853787                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 115734.853787                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3898                       # number of writebacks
system.cpu01.icache.writebacks::total            3898                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          528                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          528                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          528                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          528                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4410                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4410                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4410                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4410                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4410                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4410                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    496812739                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    496812739                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    496812739                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    496812739                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    496812739                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    496812739                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007239                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007239                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007239                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007239                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007239                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007239                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 112655.949887                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 112655.949887                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 112655.949887                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 112655.949887                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 112655.949887                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 112655.949887                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                320507                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286585                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3448                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             199584                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159641                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.986873                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12175                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5604525                       # DTB read hits
system.cpu02.dtb.read_misses                     4101                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5608626                       # DTB read accesses
system.cpu02.dtb.write_hits                    461535                       # DTB write hits
system.cpu02.dtb.write_misses                    1162                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462697                       # DTB write accesses
system.cpu02.dtb.data_hits                    6066060                       # DTB hits
system.cpu02.dtb.data_misses                     5263                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6071323                       # DTB accesses
system.cpu02.itb.fetch_hits                    614942                       # ITB hits
system.cpu02.itb.fetch_misses                      91                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                615033                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18106828                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           111715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7631152                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    320507                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171816                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17823017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9205                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles               1268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4450                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         1737                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614942                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 902                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         17946799                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.425210                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.669419                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16663761     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  89103      0.50%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  99211      0.55%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  94258      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 117921      0.66%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78281      0.44%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78078      0.44%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  80192      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 645994      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           17946799                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017701                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.421452                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 267492                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16731475                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  434622                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              508904                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4296                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19636                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7500215                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1375                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4296                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 436320                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11614489                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       385263                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  709883                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4796538                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7472750                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                1795                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1460845                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2682346                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents              1024998                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6217078                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11363953                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5053612                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6310338                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096286                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 120792                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4510                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4538                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3175971                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044991                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474469                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46639                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38229                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7408358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4462                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10938382                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4876                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        143217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        98742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          316                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     17946799                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.609489                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.433958                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14115639     78.65%     78.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1254153      6.99%     85.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            690145      3.85%     89.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            380443      2.12%     91.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            928656      5.17%     96.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            270068      1.50%     98.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            143489      0.80%     99.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             76936      0.43%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87270      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      17946799                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  6039      0.61%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               55397      5.55%      6.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              93921      9.42%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   6      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               833248     83.54%     99.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8860      0.89%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1879188     17.18%     17.18% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.18% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124715     19.42%     36.61% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114753      1.05%     37.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737142      6.74%     44.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9039      0.08%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.48% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5610490     51.29%     95.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462888      4.23%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10938382                       # Type of FU issued
system.cpu02.iq.rate                         0.604103                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    997471                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.091190                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23495267                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2214047                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092886                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17330643                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5342189                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248976                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2841271                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9094578                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14112                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        44448                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15598                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          852                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3697445                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4296                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7041245                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3680233                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7456218                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             827                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044991                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474469                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4447                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               122048                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3444202                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1821                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1616                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3437                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10934111                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5608627                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4271                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43398                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6071324                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300262                       # Number of branches executed
system.cpu02.iew.exec_stores                   462697                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.603867                       # Inst execution rate
system.cpu02.iew.wb_sent                      7348262                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7341862                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5196838                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6398976                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.405475                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812136                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        143118                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3142                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     17923822                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.407909                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.545659                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16293344     90.90%     90.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       348333      1.94%     92.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       243340      1.36%     94.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       170837      0.95%     95.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       114290      0.64%     95.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        92605      0.52%     96.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        83375      0.47%     96.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78247      0.44%     97.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       499451      2.79%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     17923822                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311296                       # Number of instructions committed
system.cpu02.commit.committedOps              7311296                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459414                       # Number of memory references committed
system.cpu02.commit.loads                     2000543                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290265                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232851                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398538                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10004                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41697      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832140     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000554     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458872      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311296                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              499451                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24866071                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14929352                       # The number of ROB writes
system.cpu02.timesIdled                          6991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        160029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2374224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269603                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269603                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.490759                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.490759                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.401484                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.401484                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8561822                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1472315                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6275482                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4689270                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4660                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          313409                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.952677                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1450938                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          313470                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.628634                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1620425115                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.952677                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.936761                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.936761                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5255192                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5255192                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1222209                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1222209                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       223348                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       223348                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1445557                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1445557                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1445557                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1445557                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       787645                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       787645                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       235509                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       235509                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1023154                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1023154                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1023154                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1023154                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 116726577768                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 116726577768                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  53289776340                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  53289776340                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 170016354108                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 170016354108                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 170016354108                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 170016354108                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009854                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009854                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458857                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458857                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468711                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468711                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468711                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468711                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391892                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391892                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.513251                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.513251                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.414449                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.414449                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.414449                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.414449                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 148196.938682                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 148196.938682                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 226274.903889                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 226274.903889                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 166168.879864                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 166168.879864                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 166168.879864                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 166168.879864                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8584601                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          239825                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    35.795272                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       216825                       # number of writebacks
system.cpu02.dcache.writebacks::total          216825                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       527076                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       527076                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       175095                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       175095                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       702171                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       702171                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       702171                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       702171                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       260569                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       260569                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60414                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60414                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       320983                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       320983                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       320983                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       320983                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  51462208521                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  51462208521                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  15000541859                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  15000541859                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  66462750380                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  66462750380                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  66462750380                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  66462750380                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129646                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129646                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.131662                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.131662                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130020                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130020                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130020                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130020                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 197499.351500                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 197499.351500                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 248295.790032                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 248295.790032                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 207060.032400                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 207060.032400                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 207060.032400                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 207060.032400                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3325                       # number of replacements
system.cpu02.icache.tags.tagsinuse         466.130833                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610653                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3837                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          159.148554                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      6356910375                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   466.130833                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.910412                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.910412                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1233675                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1233675                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610653                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610653                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610653                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610653                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610653                       # number of overall hits
system.cpu02.icache.overall_hits::total        610653                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4266                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4266                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4266                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4266                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4266                       # number of overall misses
system.cpu02.icache.overall_misses::total         4266                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    389923235                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    389923235                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    389923235                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    389923235                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    389923235                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    389923235                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614919                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614919                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614919                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614919                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614919                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614919                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006937                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006937                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006937                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006937                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006937                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006937                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 91402.539850                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 91402.539850                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 91402.539850                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 91402.539850                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 91402.539850                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 91402.539850                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3325                       # number of writebacks
system.cpu02.icache.writebacks::total            3325                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          429                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          429                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          429                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          429                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          429                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          429                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3837                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3837                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3837                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3837                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3837                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3837                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    338525765                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    338525765                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    338525765                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    338525765                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    338525765                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    338525765                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006240                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006240                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006240                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 88226.678395                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 88226.678395                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 88226.678395                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 88226.678395                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 88226.678395                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 88226.678395                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                319853                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          286180                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3371                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             211794                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159231                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           75.182016                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 12043                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5545182                       # DTB read hits
system.cpu03.dtb.read_misses                     4202                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5549384                       # DTB read accesses
system.cpu03.dtb.write_hits                    461175                       # DTB write hits
system.cpu03.dtb.write_misses                    1145                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462320                       # DTB write accesses
system.cpu03.dtb.data_hits                    6006357                       # DTB hits
system.cpu03.dtb.data_misses                     5347                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                6011704                       # DTB accesses
system.cpu03.itb.fetch_hits                    614140                       # ITB hits
system.cpu03.itb.fetch_misses                      93                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                614233                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18017597                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           115933                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7623672                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    319853                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171274                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17708307                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  9049                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles                851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         5052                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         1985                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  614140                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 876                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17836664                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.427416                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.674437                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16557167     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  90009      0.50%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  94928      0.53%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  95016      0.53%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117752      0.66%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79169      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  73992      0.41%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  81094      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 647537      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17836664                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017752                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.423124                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 273879                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16616096                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  437845                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              504617                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4217                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19594                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 316                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7494075                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1372                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4217                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 440670                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11383493                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       405799                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  711042                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4891433                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7467247                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                1599                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1461071                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2761962                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1052703                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6211815                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11355259                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5050571                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6304685                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096766                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 115049                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4490                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4516                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3157978                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2043602                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474341                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           45693                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          37752                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7404616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4450                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10877419                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4603                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        138782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        96179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          264                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17836664                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.609835                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.435706                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14037261     78.70%     78.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1235636      6.93%     85.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            688530      3.86%     89.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            372468      2.09%     91.57% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            923668      5.18%     96.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            271733      1.52%     98.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            144092      0.81%     99.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             76778      0.43%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             86498      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17836664                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5369      0.55%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               55115      5.60%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              94106      9.56%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   1      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.70% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               821392     83.40%     99.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                8846      0.90%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1878563     17.27%     17.27% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.27% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.27% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124464     19.53%     36.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114760      1.06%     37.86% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.86% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736964      6.78%     44.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9041      0.08%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.72% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5550960     51.03%     95.75% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462500      4.25%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10877419                       # Type of FU issued
system.cpu03.iq.rate                         0.603711                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    984829                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.090539                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23327489                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2212465                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2092263                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17253445                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5335582                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5246998                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2809360                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9052884                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14069                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        42939                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15429                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3637726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4217                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               6884491                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3595126                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7452338                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             735                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2043602                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474341                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4435                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               117436                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3364692                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1794                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1552                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3346                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10872917                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5549386                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4502                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43272                       # number of nop insts executed
system.cpu03.iew.exec_refs                    6011706                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300094                       # Number of branches executed
system.cpu03.iew.exec_stores                   462320                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.603461                       # Inst execution rate
system.cpu03.iew.wb_sent                      7345414                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7339261                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5177688                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6366103                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.407339                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813321                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        137825                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3064                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17814111                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.410458                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.554170                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16196601     90.92%     90.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       339131      1.90%     92.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       241349      1.35%     94.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       171694      0.96%     95.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       106954      0.60%     95.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        94944      0.53%     96.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        80375      0.45%     96.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        74264      0.42%     97.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       508799      2.86%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17814111                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7311937                       # Number of instructions committed
system.cpu03.commit.committedOps              7311937                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459575                       # Number of memory references committed
system.cpu03.commit.loads                     2000663                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290465                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232852                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399139                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10084                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41657      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832660     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000674     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458913      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7311937                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              508799                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24742373                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14919395                       # The number of ROB writes
system.cpu03.timesIdled                          7635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        180933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2464264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270284                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270284                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.478252                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.478252                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.403510                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.403510                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8500692                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1471889                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273591                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4687199                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7548                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          308333                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.793722                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1455629                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          308395                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.720015                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1619571780                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.793722                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.934277                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.934277                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5250021                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5250021                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1224790                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1224790                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       223341                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       223341                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1448131                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1448131                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1448131                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1448131                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       783847                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       783847                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       235557                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       235557                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1019404                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1019404                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1019404                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1019404                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 116833068171                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 116833068171                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  52416474688                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  52416474688                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        25542                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 169249542859                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 169249542859                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 169249542859                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 169249542859                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008637                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008637                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458898                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458898                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467535                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467535                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467535                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467535                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.390238                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.390238                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.513310                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.513310                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.413126                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.413126                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.413126                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.413126                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 149050.858358                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 149050.858358                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 222521.405384                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 222521.405384                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         8514                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         8514                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 166027.936774                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 166027.936774                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 166027.936774                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 166027.936774                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8474759                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          234559                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    36.130607                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       207740                       # number of writebacks
system.cpu03.dcache.writebacks::total          207740                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       525737                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       525737                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       174898                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       174898                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       700635                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       700635                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       700635                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       700635                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       258110                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       258110                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60659                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60659                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       318769                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       318769                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       318769                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       318769                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  50975026218                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  50975026218                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  14784275289                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  14784275289                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        22059                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        22059                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  65759301507                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  65759301507                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  65759301507                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  65759301507                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.128500                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.128500                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.132184                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.132184                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129185                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129185                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129185                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129185                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 197493.418380                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 197493.418380                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 243727.646170                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 243727.646170                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         7353                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         7353                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 206291.394417                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 206291.394417                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 206291.394417                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 206291.394417                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3345                       # number of replacements
system.cpu03.icache.tags.tagsinuse         466.091282                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            609863                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3857                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          158.118486                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6357661542                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   466.091282                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.910335                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.910335                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1232095                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1232095                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       609863                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        609863                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       609863                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         609863                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       609863                       # number of overall hits
system.cpu03.icache.overall_hits::total        609863                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4256                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4256                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4256                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4256                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4256                       # number of overall misses
system.cpu03.icache.overall_misses::total         4256                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    416558619                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    416558619                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    416558619                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    416558619                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    416558619                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    416558619                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       614119                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       614119                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       614119                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       614119                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       614119                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       614119                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.006930                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006930                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.006930                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006930                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.006930                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006930                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 97875.615367                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 97875.615367                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 97875.615367                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 97875.615367                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 97875.615367                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 97875.615367                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3345                       # number of writebacks
system.cpu03.icache.writebacks::total            3345                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          399                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          399                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          399                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          399                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3857                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3857                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3857                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3857                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3857                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3857                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    367047774                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    367047774                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    367047774                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    367047774                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    367047774                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    367047774                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006281                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006281                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006281                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006281                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006281                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006281                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 95164.058595                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 95164.058595                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 95164.058595                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 95164.058595                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 95164.058595                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 95164.058595                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                318107                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284405                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3509                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             194203                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157491                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           81.096070                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 12105                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5523689                       # DTB read hits
system.cpu04.dtb.read_misses                     2710                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5526399                       # DTB read accesses
system.cpu04.dtb.write_hits                    460985                       # DTB write hits
system.cpu04.dtb.write_misses                     455                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461440                       # DTB write accesses
system.cpu04.dtb.data_hits                    5984674                       # DTB hits
system.cpu04.dtb.data_misses                     3165                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                5987839                       # DTB accesses
system.cpu04.itb.fetch_hits                    611501                       # ITB hits
system.cpu04.itb.fetch_misses                      88                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611589                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       18017887                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           150214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7604806                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    318107                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169596                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17649383                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8825                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       29                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles                678                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5898                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         2051                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611501                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 891                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.rateDist::samples         17812675                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.426932                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.674502                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16537497     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  91014      0.51%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94763      0.53%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93704      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114427      0.64%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77969      0.44%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  75038      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80731      0.45%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 647532      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17812675                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017655                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.422070                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 274193                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16593246                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  445145                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495964                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4117                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19702                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 303                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7479697                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1248                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4117                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 438910                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11279573                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       476488                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  710501                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4903076                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7453954                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                3035                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1441432                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2768725                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1051918                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6209542                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11348266                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5031123                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6317140                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101419                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 108123                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4548                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4549                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3106338                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2033391                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470694                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           45933                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          37486                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7390286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4506                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10852473                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5164                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        125117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        88256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          346                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17812675                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.609256                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.440342                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          14041768     78.83%     78.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1217862      6.84%     85.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            684960      3.85%     89.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            366002      2.05%     91.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            919484      5.16%     96.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            267956      1.50%     98.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            144485      0.81%     99.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79205      0.44%     99.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             90953      0.51%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17812675                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5706      0.58%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               55127      5.60%      6.18% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              93235      9.48%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   7      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               820281     83.36%     99.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9631      0.98%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1871349     17.24%     17.24% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.25% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.25% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2126989     19.60%     36.84% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114755      1.06%     37.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740454      6.82%     44.72% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9038      0.08%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.81% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5528114     50.94%     95.75% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461605      4.25%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10852473                       # Type of FU issued
system.cpu04.iq.rate                         0.602317                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    983987                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.090669                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23282491                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2193330                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2078230                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17224281                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5326786                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5252713                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2799071                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9037385                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14094                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37986                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12299                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3620365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4117                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7261446                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3072001                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7437880                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1053                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2033391                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470694                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4492                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               120364                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2835039                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1801                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1706                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3507                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10848398                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5526404                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            4075                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43088                       # number of nop insts executed
system.cpu04.iew.exec_refs                    5987844                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298632                       # Number of branches executed
system.cpu04.iew.exec_stores                   461440                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.602090                       # Inst execution rate
system.cpu04.iew.wb_sent                      7335225                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7330943                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5187677                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6381154                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.406870                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.812968                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        125194                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3214                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17792081                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.410933                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.552512                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16159879     90.83%     90.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       357160      2.01%     92.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       237974      1.34%     94.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       169088      0.95%     95.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       114998      0.65%     95.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92895      0.52%     96.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        81303      0.46%     96.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71576      0.40%     97.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       507208      2.85%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17792081                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311353                       # Number of instructions committed
system.cpu04.commit.committedOps              7311353                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453800                       # Number of memory references committed
system.cpu04.commit.loads                     1995405                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289279                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241420                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390567                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10037                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41682      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829817     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.11%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995416     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458395      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311353                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              507208                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24711865                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14891285                       # The number of ROB writes
system.cpu04.timesIdled                          8783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        205212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2471066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269675                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269675                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.478500                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.478500                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.403470                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.403470                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8470480                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463801                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286689                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4694271                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5103                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          306579                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.817838                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1463223                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          306641                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.771779                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1619584551                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.817838                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.934654                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.934654                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5229295                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5229295                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1232002                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1232002                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       223756                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       223756                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           10                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1455758                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1455758                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1455758                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1455758                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       768599                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       768599                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       234627                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       234627                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1003226                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1003226                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1003226                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1003226                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 114537937194                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 114537937194                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  51194913300                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  51194913300                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 165732850494                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 165732850494                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 165732850494                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 165732850494                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2000601                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2000601                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458383                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458383                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458984                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458984                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458984                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458984                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.384184                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.384184                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.511858                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.511858                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.407984                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.407984                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.407984                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.407984                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 149021.709883                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 149021.709883                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 218197.024639                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 218197.024639                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  8707.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  8707.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 165199.915566                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 165199.915566                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 165199.915566                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 165199.915566                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8385711                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          230393                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    36.397421                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       208370                       # number of writebacks
system.cpu04.dcache.writebacks::total          208370                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       514495                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       514495                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       173674                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       173674                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       688169                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       688169                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       688169                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       688169                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254104                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254104                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        60953                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        60953                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315057                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315057                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315057                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315057                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50334010254                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50334010254                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  14823526829                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  14823526829                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  65157537083                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  65157537083                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  65157537083                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  65157537083                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127014                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127014                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.132974                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.132974                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128125                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128125                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128125                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128125                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 198084.289322                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 198084.289322                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 243196.017079                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 243196.017079                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 206811.900967                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 206811.900967                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 206811.900967                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 206811.900967                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3913                       # number of replacements
system.cpu04.icache.tags.tagsinuse         465.011650                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606651                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4425                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.096271                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6360291207                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   465.011650                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.908226                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.908226                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1227393                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1227393                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606651                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606651                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606651                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606651                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606651                       # number of overall hits
system.cpu04.icache.overall_hits::total        606651                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4833                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4833                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4833                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4833                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4833                       # number of overall misses
system.cpu04.icache.overall_misses::total         4833                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    482296113                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    482296113                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    482296113                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    482296113                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    482296113                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    482296113                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611484                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611484                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611484                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611484                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611484                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611484                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007904                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007904                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007904                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007904                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007904                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007904                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 99792.284916                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 99792.284916                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 99792.284916                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 99792.284916                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 99792.284916                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 99792.284916                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3913                       # number of writebacks
system.cpu04.icache.writebacks::total            3913                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          408                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          408                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          408                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4425                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4425                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4425                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4425                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4425                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4425                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    433970649                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    433970649                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    433970649                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    433970649                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    433970649                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    433970649                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007236                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007236                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007236                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007236                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007236                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007236                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 98072.463051                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 98072.463051                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 98072.463051                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 98072.463051                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 98072.463051                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 98072.463051                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323558                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289814                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3455                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             213005                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159087                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.686979                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12150                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5553174                       # DTB read hits
system.cpu05.dtb.read_misses                     5686                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5558860                       # DTB read accesses
system.cpu05.dtb.write_hits                    461477                       # DTB write hits
system.cpu05.dtb.write_misses                     630                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                462107                       # DTB write accesses
system.cpu05.dtb.data_hits                    6014651                       # DTB hits
system.cpu05.dtb.data_misses                     6316                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                6020967                       # DTB accesses
system.cpu05.itb.fetch_hits                    614159                       # ITB hits
system.cpu05.itb.fetch_misses                      96                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614255                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18135713                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           120018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7625159                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323558                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171237                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17836058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9261                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                      564                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6653                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1557                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614159                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 879                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         17969841                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.424331                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.668781                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16689638     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90370      0.50%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  96863      0.54%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94209      0.52%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114177      0.64%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81037      0.45%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  75284      0.42%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81265      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 646998      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17969841                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017841                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.420450                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 264603                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16759335                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  439845                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              501731                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4317                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19399                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 321                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7485103                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1377                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4317                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 430109                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11507581                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       411460                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  710008                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4906356                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7457045                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                2017                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1478113                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2787826                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents              1015174                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6199786                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11334809                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5032134                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6302672                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082098                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 117688                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4524                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4538                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3141182                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039089                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475098                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45204                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          37125                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7395846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4482                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10882014                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5793                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        144193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        99689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          311                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17969841                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.605571                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.431119                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14154649     78.77%     78.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1258645      7.00%     85.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            686624      3.82%     89.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            368907      2.05%     91.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            922404      5.13%     96.78% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            269764      1.50%     98.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            143530      0.80%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             78760      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86558      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17969841                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4778      0.48%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55350      5.60%      6.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              92319      9.33%     15.41% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  41      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.42% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               826193     83.53%     98.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10366      1.05%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1873029     17.21%     17.21% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.21% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.21% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126314     19.54%     36.75% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114756      1.05%     37.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           735961      6.76%     44.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9040      0.08%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5560495     51.10%     95.75% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462252      4.25%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10882014                       # Type of FU issued
system.cpu05.iq.rate                         0.600032                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    989047                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.090888                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23482898                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2206014                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2081100                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17245811                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5338689                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5246952                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2821951                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9049106                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          14005                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45348                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16295                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3652470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4317                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7256428                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3349684                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7443079                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             795                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039089                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475098                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4468                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               129777                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3102099                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1832                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1617                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3449                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10878067                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5558873                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            3947                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42751                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6020980                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302097                       # Number of branches executed
system.cpu05.iew.exec_stores                   462107                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.599815                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335217                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7328052                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5184798                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6380003                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.404067                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812664                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        143835                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3142                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17946348                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.406624                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.546977                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16330371     91.00%     91.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       337811      1.88%     92.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       243893      1.36%     94.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       173705      0.97%     95.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104163      0.58%     95.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        92849      0.52%     96.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        81399      0.45%     96.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        75837      0.42%     97.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       506320      2.82%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17946348                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297422                       # Number of instructions committed
system.cpu05.commit.committedOps              7297422                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452544                       # Number of memory references committed
system.cpu05.commit.loads                     1993741                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291557                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233253                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386343                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10025                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41291      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824565     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993752     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458803      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297422                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              506320                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24867986                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14903386                       # The number of ROB writes
system.cpu05.timesIdled                          7660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        165872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2351619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256135                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256135                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.499363                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.499363                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.400102                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.400102                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8498032                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1461066                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270268                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684488                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5521                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310724                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.756167                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1449441                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310786                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.663791                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1619815590                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.756167                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.933690                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.933690                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5236252                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5236252                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1221281                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1221281                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       219567                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       219567                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           11                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1440848                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1440848                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1440848                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1440848                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       780099                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       780099                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       239224                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       239224                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            1                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1019323                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1019323                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1019323                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1019323                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 115429708260                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 115429708260                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  52395433540                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  52395433540                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        13932                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 167825141800                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 167825141800                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 167825141800                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 167825141800                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001380                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001380                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460171                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460171                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460171                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460171                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.389781                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.389781                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.521423                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.521423                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.414330                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.414330                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.414330                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.414330                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 147968.024905                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 147968.024905                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 219022.479099                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 219022.479099                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         6966                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 164643.730986                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 164643.730986                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 164643.730986                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 164643.730986                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8593457                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          236786                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    36.292082                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       205026                       # number of writebacks
system.cpu05.dcache.writebacks::total          205026                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       522029                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       522029                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       177098                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       177098                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       699127                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       699127                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       699127                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       699127                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258070                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258070                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62126                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62126                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320196                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320196                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320196                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320196                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51228059202                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51228059202                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15049044338                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15049044338                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  66277103540                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  66277103540                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  66277103540                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  66277103540                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.128946                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.128946                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135412                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135412                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130152                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130152                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130152                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130152                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 198504.511187                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 198504.511187                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 242234.239095                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 242234.239095                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 206989.167697                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 206989.167697                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 206989.167697                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 206989.167697                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3462                       # number of replacements
system.cpu05.icache.tags.tagsinuse         464.463532                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            609783                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3974                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          153.443130                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9609588873                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   464.463532                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.907155                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.907155                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1232268                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1232268                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       609783                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        609783                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       609783                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         609783                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       609783                       # number of overall hits
system.cpu05.icache.overall_hits::total        609783                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4364                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4364                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4364                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4364                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4364                       # number of overall misses
system.cpu05.icache.overall_misses::total         4364                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    399824882                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    399824882                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    399824882                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    399824882                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    399824882                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    399824882                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614147                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614147                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614147                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614147                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614147                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614147                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007106                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007106                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007106                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007106                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007106                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007106                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 91618.900550                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 91618.900550                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 91618.900550                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 91618.900550                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 91618.900550                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 91618.900550                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3462                       # number of writebacks
system.cpu05.icache.writebacks::total            3462                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          390                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          390                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          390                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          390                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          390                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          390                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3974                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3974                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    355806728                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    355806728                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    355806728                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    355806728                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    355806728                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    355806728                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006471                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006471                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006471                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006471                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 89533.650730                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 89533.650730                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 89533.650730                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 89533.650730                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 89533.650730                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 89533.650730                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333426                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          297836                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3655                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             230383                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                164926                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           71.587747                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12495                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            26                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             26                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5609780                       # DTB read hits
system.cpu06.dtb.read_misses                     8186                       # DTB read misses
system.cpu06.dtb.read_acv                           3                       # DTB read access violations
system.cpu06.dtb.read_accesses                5617966                       # DTB read accesses
system.cpu06.dtb.write_hits                    462943                       # DTB write hits
system.cpu06.dtb.write_misses                     996                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463939                       # DTB write accesses
system.cpu06.dtb.data_hits                    6072723                       # DTB hits
system.cpu06.dtb.data_misses                     9182                       # DTB misses
system.cpu06.dtb.data_acv                           3                       # DTB access violations
system.cpu06.dtb.data_accesses                6081905                       # DTB accesses
system.cpu06.itb.fetch_hits                    625182                       # ITB hits
system.cpu06.itb.fetch_misses                      93                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                625275                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18169964                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           109305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7726250                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333426                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177421                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17848852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10379                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                476                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4340                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         1288                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  625182                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 897                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         17969460                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.429966                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.678067                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16668937     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92501      0.51%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 100723      0.56%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  95063      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117515      0.65%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80595      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78083      0.43%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  82763      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 653280      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           17969460                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018350                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.425221                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 267237                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16744502                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  443290                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              509521                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4900                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20422                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 299                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7567821                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1109                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4900                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 437248                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11647729                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       348204                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  717773                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4813596                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7535743                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1569                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1455412                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2746246                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               974009                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6255922                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11441523                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5127644                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6313876                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112393                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 143529                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4525                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4548                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3182584                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065702                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482265                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46152                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          39300                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7471265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4468                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                10979893                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4786                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        179760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       124083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          458                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     17969460                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.611031                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.437238                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14125754     78.61%     78.61% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1260176      7.01%     85.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            692041      3.85%     89.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            383724      2.14%     91.61% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            925569      5.15%     96.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            269791      1.50%     98.26% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            144102      0.80%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             77804      0.43%     99.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90499      0.50%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      17969460                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  5939      0.60%      0.60% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               55436      5.57%      6.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              92470      9.29%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                  12      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               831980     83.61%     99.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9196      0.92%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1907870     17.38%     17.38% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130615     19.40%     36.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114758      1.05%     37.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733622      6.68%     44.51% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9039      0.08%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5619741     51.18%     95.77% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            464072      4.23%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             10979893                       # Type of FU issued
system.cpu06.iq.rate                         0.604288                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    995033                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090623                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23599512                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2277844                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2128450                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17329553                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5377835                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257829                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2882325                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9092597                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13976                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55737                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22363                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3689673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4900                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7135584                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3609881                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7518601                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             846                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065702                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482265                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4454                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               125410                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3370927                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2029                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1639                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3668                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            10975757                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5617986                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4136                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       42868                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6081925                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 308982                       # Number of branches executed
system.cpu06.iew.exec_stores                   463939                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.604060                       # Inst execution rate
system.cpu06.iew.wb_sent                      7396465                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7386279                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5221179                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6436709                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.406510                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811157                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        178733                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4010                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3366                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17941899                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.408949                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.547461                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16303953     90.87%     90.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       351477      1.96%     92.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       245261      1.37%     94.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       171669      0.96%     95.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112555      0.63%     95.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        93087      0.52%     96.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        83766      0.47%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        78978      0.44%     97.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       501153      2.79%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17941899                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337327                       # Number of instructions committed
system.cpu06.commit.committedOps              7337327                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469867                       # Number of memory references committed
system.cpu06.commit.loads                     2009965                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295808                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424821                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9703                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41358      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846706     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2009976     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459902      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337327                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              501153                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24938866                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15057415                       # The number of ROB writes
system.cpu06.timesIdled                          6608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        200504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2310072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7295973                       # Number of Instructions Simulated
system.cpu06.committedOps                     7295973                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.490410                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.490410                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.401540                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.401540                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8611539                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1496126                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273612                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692937                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  6668                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          315383                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.659644                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1464084                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          315445                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.641329                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1619929368                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.659644                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.932182                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.932182                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5286421                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5286421                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1232419                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1232419                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       225406                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       225406                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           11                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1457825                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1457825                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1457825                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1457825                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       790138                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       790138                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       234484                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       234484                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            1                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1024622                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1024622                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1024622                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1024622                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 117338355108                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 117338355108                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  51354290733                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  51354290733                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 168692645841                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 168692645841                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 168692645841                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 168692645841                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2022557                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2022557                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459890                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459890                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2482447                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2482447                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2482447                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2482447                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.390663                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.390663                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.509870                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.509870                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.412747                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.412747                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.412747                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.412747                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 148503.622289                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 148503.622289                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 219009.786310                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 219009.786310                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 164638.906681                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 164638.906681                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 164638.906681                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 164638.906681                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8520225                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          240423                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    35.438477                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       209231                       # number of writebacks
system.cpu06.dcache.writebacks::total          209231                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       526870                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       526870                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       172641                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       172641                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       699511                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       699511                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       699511                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       699511                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263268                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263268                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        61843                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        61843                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325111                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325111                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325111                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325111                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  51425300331                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  51425300331                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  14719590013                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  14719590013                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  66144890344                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  66144890344                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  66144890344                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  66144890344                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130166                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130166                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134473                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134473                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.130964                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.130964                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.130964                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.130964                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 195334.413339                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 195334.413339                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 238015.458710                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 238015.458710                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 203453.252409                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 203453.252409                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 203453.252409                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 203453.252409                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3071                       # number of replacements
system.cpu06.icache.tags.tagsinuse         463.765501                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            621167                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3583                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          173.365057                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     12480393573                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   463.765501                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.905792                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.905792                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1253919                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1253919                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       621167                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        621167                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       621167                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         621167                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       621167                       # number of overall hits
system.cpu06.icache.overall_hits::total        621167                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4001                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4001                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4001                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4001                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4001                       # number of overall misses
system.cpu06.icache.overall_misses::total         4001                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    449043399                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    449043399                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    449043399                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    449043399                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    449043399                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    449043399                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       625168                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       625168                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       625168                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       625168                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       625168                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       625168                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006400                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006400                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006400                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006400                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006400                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006400                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 112232.791552                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 112232.791552                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 112232.791552                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 112232.791552                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 112232.791552                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 112232.791552                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3071                       # number of writebacks
system.cpu06.icache.writebacks::total            3071                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          418                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          418                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          418                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3583                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3583                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3583                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3583                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3583                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3583                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    394932672                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    394932672                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    394932672                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    394932672                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    394932672                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    394932672                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005731                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005731                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005731                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005731                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 110224.022328                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 110224.022328                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 110224.022328                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 110224.022328                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 110224.022328                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 110224.022328                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                333332                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297741                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3675                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             248053                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165004                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           66.519655                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12526                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5607184                       # DTB read hits
system.cpu07.dtb.read_misses                     8159                       # DTB read misses
system.cpu07.dtb.read_acv                           4                       # DTB read access violations
system.cpu07.dtb.read_accesses                5615343                       # DTB read accesses
system.cpu07.dtb.write_hits                    462724                       # DTB write hits
system.cpu07.dtb.write_misses                    1043                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463767                       # DTB write accesses
system.cpu07.dtb.data_hits                    6069908                       # DTB hits
system.cpu07.dtb.data_misses                     9202                       # DTB misses
system.cpu07.dtb.data_acv                           4                       # DTB access violations
system.cpu07.dtb.data_accesses                6079110                       # DTB accesses
system.cpu07.itb.fetch_hits                    624998                       # ITB hits
system.cpu07.itb.fetch_misses                      91                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                625089                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18098980                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           108234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7722800                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    333332                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           177530                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17776368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10409                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                       85                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.MiscStallCycles                570                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4283                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         1509                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624998                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 906                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu07.fetch.rateDist::samples         17896263                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.431531                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.680907                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16596038     92.73%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93199      0.52%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  99876      0.56%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94752      0.53%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118781      0.66%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  80797      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  76190      0.43%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83696      0.47%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 652934      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17896263                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018417                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.426698                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 267195                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16671920                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  442435                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              509787                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4916                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20487                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 298                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7564656                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1123                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4916                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 435285                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11502370                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       354141                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  716997                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4882544                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7532910                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                2110                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1499644                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2810425                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents               982493                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6253359                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11436581                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5125640                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6310938                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113065                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 140294                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4581                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4606                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3190680                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2065036                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            482278                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           46045                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          39233                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7469892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4534                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                10977537                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4976                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        177501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       122262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          468                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17896263                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.613398                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.438649                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14058285     78.55%     78.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1253917      7.01%     85.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            691076      3.86%     89.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            373795      2.09%     91.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            935949      5.23%     96.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            273502      1.53%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            146148      0.82%     99.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             76839      0.43%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             86752      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17896263                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5037      0.51%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               55716      5.60%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              92010      9.25%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   6      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               832689     83.69%     99.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9546      0.96%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1908363     17.38%     17.38% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                172      0.00%     17.39% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.39% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130499     19.41%     36.79% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114754      1.05%     37.84% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.84% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733757      6.68%     44.52% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9039      0.08%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.61% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5617038     51.17%     95.77% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463911      4.23%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             10977537                       # Type of FU issued
system.cpu07.iq.rate                         0.606528                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    995004                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.090640                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23515776                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2277149                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128943                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17335541                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5374969                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256611                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2876188                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9096349                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13984                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        54903                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        22320                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3687934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4916                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7016694                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3563051                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7517197                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1078                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2065036                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             482278                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4520                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               116684                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3331255                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         2050                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1597                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3647                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            10972937                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5615378                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4600                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42771                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6079145                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308947                       # Number of branches executed
system.cpu07.iew.exec_stores                   463767                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.606274                       # Inst execution rate
system.cpu07.iew.wb_sent                      7395728                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7385554                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5202533                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6403667                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.408065                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812430                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        176583                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3387                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17868768                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.410673                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.553495                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16240822     90.89%     90.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344380      1.93%     92.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       243157      1.36%     94.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       171928      0.96%     95.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       108256      0.61%     95.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94635      0.53%     96.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        82343      0.46%     96.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        74488      0.42%     97.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       508759      2.85%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17868768                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338223                       # Number of instructions committed
system.cpu07.commit.committedOps              7338223                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470091                       # Number of memory references committed
system.cpu07.commit.loads                     2010133                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296088                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4425661                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9815                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41302      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847434     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010144     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       459958      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338223                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              508759                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24857018                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15054672                       # The number of ROB writes
system.cpu07.timesIdled                          6835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        202717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2380440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7296925                       # Number of Instructions Simulated
system.cpu07.committedOps                     7296925                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.480357                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.480357                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.403168                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.403168                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8608863                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496983                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272673                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691733                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7831                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          311648                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.644672                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1464455                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          311710                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.698133                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1620414666                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.644672                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931948                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931948                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5281872                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5281872                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1233862                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1233862                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       222312                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       222312                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1456174                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1456174                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1456174                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1456174                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       787815                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       787815                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       237634                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       237634                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1025449                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1025449                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1025449                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1025449                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 117262404810                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 117262404810                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  51405690767                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  51405690767                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 168668095577                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 168668095577                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 168668095577                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 168668095577                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021677                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021677                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459946                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459946                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481623                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481623                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481623                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481623                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.389684                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.389684                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.516656                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.516656                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.413217                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.413217                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.413217                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.413217                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 148845.102987                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 148845.102987                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 216322.962064                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 216322.962064                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 164482.188365                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 164482.188365                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 164482.188365                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 164482.188365                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8524116                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          238027                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    35.811551                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       205465                       # number of writebacks
system.cpu07.dcache.writebacks::total          205465                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       526824                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       526824                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       175591                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       175591                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       702415                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       702415                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       702415                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       702415                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       260991                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       260991                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        62043                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        62043                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       323034                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       323034                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       323034                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       323034                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51213845079                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51213845079                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  14703336282                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  14703336282                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  65917181361                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  65917181361                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  65917181361                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  65917181361                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129096                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129096                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.134892                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.134892                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130170                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130170                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130170                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130170                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 196228.395152                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 196228.395152                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 236986.223780                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 236986.223780                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 204056.481240                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 204056.481240                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 204056.481240                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 204056.481240                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3085                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.677088                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            620977                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3597                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.637476                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     12480394734                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.677088                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.905619                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.905619                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1253565                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1253565                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       620977                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        620977                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       620977                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         620977                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       620977                       # number of overall hits
system.cpu07.icache.overall_hits::total        620977                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4007                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4007                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4007                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4007                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4007                       # number of overall misses
system.cpu07.icache.overall_misses::total         4007                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    452373153                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    452373153                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    452373153                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    452373153                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    452373153                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    452373153                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624984                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624984                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624984                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624984                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006411                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006411                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006411                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006411                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006411                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006411                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 112895.720739                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 112895.720739                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 112895.720739                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 112895.720739                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 112895.720739                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 112895.720739                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3085                       # number of writebacks
system.cpu07.icache.writebacks::total            3085                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          410                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          410                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          410                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          410                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          410                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3597                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3597                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3597                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3597                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3597                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3597                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    396638187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    396638187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    396638187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    396638187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    396638187                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    396638187                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005755                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005755                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005755                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005755                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005755                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005755                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 110269.165138                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 110269.165138                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 110269.165138                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 110269.165138                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 110269.165138                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 110269.165138                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328393                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293159                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3689                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             224368                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161161                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           71.828870                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12325                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5566555                       # DTB read hits
system.cpu08.dtb.read_misses                     5465                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5572020                       # DTB read accesses
system.cpu08.dtb.write_hits                    461429                       # DTB write hits
system.cpu08.dtb.write_misses                     626                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462055                       # DTB write accesses
system.cpu08.dtb.data_hits                    6027984                       # DTB hits
system.cpu08.dtb.data_misses                     6091                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6034075                       # DTB accesses
system.cpu08.itb.fetch_hits                    619092                       # ITB hits
system.cpu08.itb.fetch_misses                      94                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619186                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18186264                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           128126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7681571                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328393                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173486                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17857622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9815                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                       44                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.MiscStallCycles                750                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         6076                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1355                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619092                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 875                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu08.fetch.rateDist::samples         17998890                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.426780                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.673995                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16708655     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  93387      0.52%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  98454      0.55%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94540      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 112183      0.62%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  80236      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75599      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82538      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 653298      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           17998890                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018057                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.422383                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 269485                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16776497                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  448113                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              500175                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4610                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20602                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 304                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7536404                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1157                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4610                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 435754                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11490850                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       429168                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  714875                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4923623                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7507222                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                2149                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1475544                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2783829                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1042942                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6244942                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11414430                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5091035                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6323392                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118287                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 126655                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4572                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4580                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3140680                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051598                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475285                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           45965                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38113                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7442744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4532                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10925684                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5975                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        150176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       108398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          379                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     17998890                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.607020                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.436017                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14185598     78.81%     78.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1244302      6.91%     85.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            691903      3.84%     89.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            370733      2.06%     91.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            922339      5.12%     96.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            270034      1.50%     98.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            143404      0.80%     99.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79189      0.44%     99.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             91388      0.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      17998890                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5686      0.58%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55710      5.65%      6.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              91609      9.28%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.50% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               823922     83.49%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9939      1.01%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1895654     17.35%     17.35% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132804     19.52%     36.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114750      1.05%     37.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737304      6.75%     44.67% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9038      0.08%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.75% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5573719     51.01%     95.77% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462239      4.23%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10925684                       # Type of FU issued
system.cpu08.iq.rate                         0.600766                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    986866                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.090325                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23570816                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2240085                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2108222                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17272283                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5357552                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5261709                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2851684                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9060862                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14017                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46596                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        16002                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3652717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4610                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7410354                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3131865                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7490011                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1177                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051598                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475285                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4518                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               125081                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2888271                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1984                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1672                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3656                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10921492                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5572030                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4192                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42735                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6034085                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305929                       # Number of branches executed
system.cpu08.iew.exec_stores                   462055                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.600535                       # Inst execution rate
system.cpu08.iew.wb_sent                      7377011                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7369931                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5211389                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6409662                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.405247                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813052                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        149345                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3392                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     17974999                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.408256                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.548147                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16336583     90.89%     90.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       358487      1.99%     92.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       242087      1.35%     94.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       167277      0.93%     95.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       113954      0.63%     95.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92617      0.52%     96.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        82634      0.46%     96.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71679      0.40%     97.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       509681      2.84%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     17974999                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338398                       # Number of instructions committed
system.cpu08.commit.committedOps              7338398                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464285                       # Number of memory references committed
system.cpu08.commit.loads                     2005002                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295388                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4417931                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               9990                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41302      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845684     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2005013     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459283      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338398                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              509681                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24939242                       # The number of ROB reads
system.cpu08.rob.rob_writes                  14996902                       # The number of ROB writes
system.cpu08.timesIdled                          7790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        187374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2301246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297100                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297100                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.492259                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.492259                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.401242                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.401242                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8549324                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1483861                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6286158                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4699631                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5476                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          311090                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.639416                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1464168                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          311152                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.705636                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1620334557                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.639416                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931866                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931866                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5261259                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5261259                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1234889                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1234889                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       220681                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       220681                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1455570                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1455570                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1455570                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1455570                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       778355                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       778355                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       238590                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       238590                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1016945                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1016945                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1016945                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1016945                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 116536616109                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 116536616109                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  51091512310                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  51091512310                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 167628128419                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 167628128419                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 167628128419                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 167628128419                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2013244                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2013244                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459271                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459271                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2472515                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2472515                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2472515                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2472515                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.386617                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.386617                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.519497                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.519497                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.411300                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.411300                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.411300                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.411300                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 149721.677267                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 149721.677267                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 214139.370091                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 214139.370091                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 164834.999355                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 164834.999355                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 164834.999355                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 164834.999355                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8557254                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          236313                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    36.211525                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       199474                       # number of writebacks
system.cpu08.dcache.writebacks::total          199474                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       520382                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       520382                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       176225                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       176225                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       696607                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       696607                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       696607                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       696607                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       257973                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       257973                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62365                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62365                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       320338                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       320338                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       320338                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       320338                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51120230166                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51120230166                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15014344628                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15014344628                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  66134574794                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  66134574794                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  66134574794                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  66134574794                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128138                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128138                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.135791                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.135791                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.129560                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.129560                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.129560                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.129560                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 198161.164796                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 198161.164796                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 240749.533039                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 240749.533039                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 206452.480798                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 206452.480798                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 206452.480798                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 206452.480798                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3605                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.973827                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614576                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4117                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          149.277629                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     17777295855                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.973827                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.904246                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.904246                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242269                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242269                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614576                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614576                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614576                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614576                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614576                       # number of overall hits
system.cpu08.icache.overall_hits::total        614576                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4500                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4500                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4500                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4500                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4500                       # number of overall misses
system.cpu08.icache.overall_misses::total         4500                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    436634649                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    436634649                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    436634649                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    436634649                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    436634649                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    436634649                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619076                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619076                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619076                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619076                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619076                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619076                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007269                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007269                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007269                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007269                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007269                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007269                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 97029.922000                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 97029.922000                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 97029.922000                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 97029.922000                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 97029.922000                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 97029.922000                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3605                       # number of writebacks
system.cpu08.icache.writebacks::total            3605                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          383                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          383                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          383                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          383                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          383                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          383                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4117                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4117                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4117                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4117                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4117                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4117                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    390858741                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    390858741                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    390858741                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    390858741                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    390858741                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    390858741                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006650                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006650                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006650                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006650                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006650                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006650                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 94937.755890                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 94937.755890                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 94937.755890                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 94937.755890                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 94937.755890                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 94937.755890                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323580                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289626                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3445                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             218717                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                159181                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           72.779436                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12190                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5527449                       # DTB read hits
system.cpu09.dtb.read_misses                     5694                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5533143                       # DTB read accesses
system.cpu09.dtb.write_hits                    461741                       # DTB write hits
system.cpu09.dtb.write_misses                     582                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462323                       # DTB write accesses
system.cpu09.dtb.data_hits                    5989190                       # DTB hits
system.cpu09.dtb.data_misses                     6276                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                5995466                       # DTB accesses
system.cpu09.itb.fetch_hits                    614451                       # ITB hits
system.cpu09.itb.fetch_misses                      94                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614545                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18042599                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           123985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7625814                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323580                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171371                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17739872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9273                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                      444                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles                677                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         6016                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         3143                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  614451                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 848                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17878783                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.426529                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.672904                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16598923     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  89912      0.50%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  96647      0.54%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94898      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 113310      0.63%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  81801      0.46%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  74536      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81595      0.46%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 647161      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17878783                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017934                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.422656                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 265743                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16666924                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  442461                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              499313                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4332                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19485                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7486258                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1322                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4332                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 431267                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11419582                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       429577                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  711245                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4882770                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7457504                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                2478                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1453563                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2813977                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               974227                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6200017                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11334943                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5033120                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6301820                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082326                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 117691                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4559                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4569                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3121564                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038984                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            475245                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           45069                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          35939                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7395783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4513                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10856857                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5744                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        143817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        98719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          323                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17878783                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.607248                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.435262                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14082160     78.76%     78.76% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1250946      7.00%     85.76% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            679105      3.80%     89.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            368365      2.06%     91.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            915133      5.12%     96.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            271750      1.52%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            144216      0.81%     99.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             78836      0.44%     99.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             88272      0.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17878783                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5241      0.53%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               55834      5.67%      6.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              91076      9.24%     15.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  63      0.01%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               822425     83.48%     98.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10499      1.07%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1873660     17.26%     17.26% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                167      0.00%     17.26% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.26% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126136     19.58%     36.84% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114759      1.06%     37.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735740      6.78%     44.68% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9040      0.08%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.76% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5534867     50.98%     95.74% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462484      4.26%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10856857                       # Type of FU issued
system.cpu09.iq.rate                         0.601735                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    985138                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.090739                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23375813                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2206898                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2082042                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17207566                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5337396                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5246301                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2813491                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               9028500                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          14001                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        45186                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16402                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3626069                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4332                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7236637                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3275470                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7443094                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             720                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038984                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             475245                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4499                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               127408                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             3031042                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1800                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1650                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3450                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10852583                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5533153                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4274                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42798                       # number of nop insts executed
system.cpu09.iew.exec_refs                    5995476                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302252                       # Number of branches executed
system.cpu09.iew.exec_stores                   462323                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.601498                       # Inst execution rate
system.cpu09.iew.wb_sent                      7335403                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7328343                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5187682                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6382900                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.406169                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812747                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        143166                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3141                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17855308                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.408716                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.551853                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16241537     90.96%     90.96% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       338073      1.89%     92.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       242887      1.36%     94.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       172787      0.97%     95.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       102527      0.57%     95.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92225      0.52%     96.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        81305      0.46%     96.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        75260      0.42%     97.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       508707      2.85%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17855308                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297747                       # Number of instructions committed
system.cpu09.commit.committedOps              7297747                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452641                       # Number of memory references committed
system.cpu09.commit.loads                     1993798                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291652                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233274                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386649                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10063                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41272      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824812     25.01%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.06%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993809     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458843      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297747                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              508707                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24773994                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14902690                       # The number of ROB writes
system.cpu09.timesIdled                          7668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        163816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2444365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256479                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256479                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.486412                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.486412                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.402186                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.402186                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8473311                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1461896                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269211                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683649                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6360                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          307883                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.482002                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1452665                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          307944                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.717302                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1620378675                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.482002                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929406                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929406                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5233855                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5233855                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1222440                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1222440                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       221539                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       221539                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1443979                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1443979                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1443979                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1443979                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       778730                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       778730                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       237292                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       237292                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1016022                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1016022                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1016022                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1016022                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 116433046782                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 116433046782                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  51329871921                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  51329871921                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 167762918703                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 167762918703                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 167762918703                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 167762918703                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2001170                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2001170                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458831                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458831                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2460001                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2460001                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2460001                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2460001                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.389137                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.389137                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.517166                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.517166                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.413017                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.413017                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.413017                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.413017                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 149516.580563                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 149516.580563                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 216315.223105                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 216315.223105                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        10449                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        10449                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 165117.407598                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 165117.407598                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 165117.407598                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 165117.407598                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8594197                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          235681                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    36.465379                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       194987                       # number of writebacks
system.cpu09.dcache.writebacks::total          194987                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       522456                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       522456                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       175612                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       175612                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       698068                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       698068                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       698068                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       698068                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       256274                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       256274                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61680                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61680                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       317954                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       317954                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       317954                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       317954                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51191145207                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51191145207                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  14768205389                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  14768205389                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  65959350596                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  65959350596                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  65959350596                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  65959350596                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128062                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128062                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134429                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134429                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129250                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129250                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129250                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129250                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 199751.614315                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 199751.614315                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 239432.642494                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 239432.642494                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 207449.349893                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 207449.349893                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 207449.349893                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 207449.349893                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3468                       # number of replacements
system.cpu09.icache.tags.tagsinuse         463.353014                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            610085                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3980                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          153.287688                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9609430977                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   463.353014                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.904986                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.904986                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1232844                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1232844                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       610085                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        610085                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       610085                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         610085                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       610085                       # number of overall hits
system.cpu09.icache.overall_hits::total        610085                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4347                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4347                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4347                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4347                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4347                       # number of overall misses
system.cpu09.icache.overall_misses::total         4347                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    400739970                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    400739970                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    400739970                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    400739970                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    400739970                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    400739970                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       614432                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       614432                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       614432                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       614432                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       614432                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       614432                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007075                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007075                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007075                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007075                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007075                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007075                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 92187.708765                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 92187.708765                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 92187.708765                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 92187.708765                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 92187.708765                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 92187.708765                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3468                       # number of writebacks
system.cpu09.icache.writebacks::total            3468                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          367                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          367                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          367                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3980                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3980                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3980                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3980                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3980                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3980                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    355401759                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    355401759                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    355401759                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    355401759                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    355401759                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    355401759                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006478                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006478                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006478                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006478                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006478                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006478                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 89296.924372                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 89296.924372                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 89296.924372                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 89296.924372                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 89296.924372                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 89296.924372                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                334998                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          299012                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3689                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             224094                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165245                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           73.739145                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12718                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5563370                       # DTB read hits
system.cpu10.dtb.read_misses                     8508                       # DTB read misses
system.cpu10.dtb.read_acv                           1                       # DTB read access violations
system.cpu10.dtb.read_accesses                5571878                       # DTB read accesses
system.cpu10.dtb.write_hits                    462860                       # DTB write hits
system.cpu10.dtb.write_misses                    1036                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463896                       # DTB write accesses
system.cpu10.dtb.data_hits                    6026230                       # DTB hits
system.cpu10.dtb.data_misses                     9544                       # DTB misses
system.cpu10.dtb.data_acv                           1                       # DTB access violations
system.cpu10.dtb.data_accesses                6035774                       # DTB accesses
system.cpu10.itb.fetch_hits                    626259                       # ITB hits
system.cpu10.itb.fetch_misses                      89                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                626348                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18142580                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           107774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7737618                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    334998                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177963                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17836918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10553                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4320                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         2427                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  626259                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 948                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17957209                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.430892                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.679690                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16654647     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92273      0.51%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 101680      0.57%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  95003      0.53%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 117359      0.65%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80886      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78726      0.44%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82326      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 654309      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17957209                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018465                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.426489                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 265871                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16731985                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  444852                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              509504                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4987                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20846                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 300                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7581507                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1166                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4987                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 434936                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11667144                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       343870                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  719838                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4786424                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7549815                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                2442                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1460272                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2727881                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               974625                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6267517                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11461156                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5143741                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6317412                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113893                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 153624                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4574                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4596                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3173014                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2067523                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            482438                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46257                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          38835                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7483663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4524                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10939089                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4553                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        190088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       134650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          389                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17957209                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.609175                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.435317                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14127887     78.68%     78.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1255934      6.99%     85.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            687954      3.83%     89.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            386027      2.15%     91.65% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            914697      5.09%     96.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            272765      1.52%     98.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146236      0.81%     99.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             76535      0.43%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89174      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17957209                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5917      0.60%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               56466      5.74%      6.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              90462      9.19%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  24      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               822099     83.53%     99.07% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                9199      0.93%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1912728     17.49%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                174      0.00%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130890     19.48%     36.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114751      1.05%     38.02% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     38.02% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733791      6.71%     44.72% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9042      0.08%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.81% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5573690     50.95%     95.76% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            464019      4.24%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10939089                       # Type of FU issued
system.cpu10.iq.rate                         0.602951                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    984167                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.089968                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23561236                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2294616                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2133661                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17262871                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5383852                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5258809                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2867466                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9055786                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          13968                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        57183                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        22410                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3641132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4987                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7061180                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3704055                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7531226                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             733                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2067523                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             482438                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4510                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               123719                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3466812                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2108                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1619                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3727                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10934648                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5571899                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4441                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       43039                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6035795                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 310154                       # Number of branches executed
system.cpu10.iew.exec_stores                   463896                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.602706                       # Inst execution rate
system.cpu10.iew.wb_sent                      7403188                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7392470                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5220135                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6432433                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.407465                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811534                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        188949                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3400                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17928240                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.409372                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.548805                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16290853     90.87%     90.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       351091      1.96%     92.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       245414      1.37%     94.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       172332      0.96%     95.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       111783      0.62%     95.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        92121      0.51%     96.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        82735      0.46%     96.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        79022      0.44%     97.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       502889      2.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17928240                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7339328                       # Number of instructions committed
system.cpu10.commit.committedOps              7339328                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470368                       # Number of memory references committed
system.cpu10.commit.loads                     2010340                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296433                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240812                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426697                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9953                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41233      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1848331     25.18%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010351     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460028      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7339328                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              502889                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24935181                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15083018                       # The number of ROB writes
system.cpu10.timesIdled                          6730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        185371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2337993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7298099                       # Number of Instructions Simulated
system.cpu10.committedOps                     7298099                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.485932                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.485932                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.402264                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.402264                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8570955                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1500570                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6274238                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4694063                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  7563                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312801                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.450496                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1468401                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312862                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.693446                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1620410022                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.450496                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928914                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928914                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5287230                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5287230                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1235487                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1235487                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       226245                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       226245                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1461732                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1461732                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1461732                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1461732                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       788379                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       788379                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       233771                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       233771                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1022150                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1022150                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1022150                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1022150                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 117938055726                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 117938055726                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  51503849391                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  51503849391                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 169441905117                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 169441905117                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 169441905117                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 169441905117                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2023866                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2023866                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       460016                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       460016                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2483882                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2483882                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2483882                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2483882                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.389541                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.389541                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.508180                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.508180                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.411513                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.411513                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.411513                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.411513                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 149595.633225                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 149595.633225                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 220317.530365                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 220317.530365                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 165770.097458                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 165770.097458                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 165770.097458                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 165770.097458                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8544962                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          238504                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    35.827332                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       200782                       # number of writebacks
system.cpu10.dcache.writebacks::total          200782                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       526580                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       526580                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       172161                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       172161                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       698741                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       698741                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       698741                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       698741                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       261799                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       261799                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61610                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61610                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       323409                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       323409                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       323409                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       323409                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51383844504                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51383844504                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  14717371077                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  14717371077                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66101215581                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66101215581                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66101215581                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66101215581                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129356                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129356                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.133930                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.133930                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130203                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130203                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130203                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130203                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 196272.119084                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 196272.119084                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 238879.582487                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 238879.582487                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 204388.917999                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 204388.917999                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 204388.917999                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 204388.917999                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3111                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.856512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            622199                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3623                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          171.735854                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     12480394734                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.856512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.904017                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.904017                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1256103                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1256103                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       622199                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        622199                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       622199                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         622199                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       622199                       # number of overall hits
system.cpu10.icache.overall_hits::total        622199                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4041                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4041                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4041                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4041                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4041                       # number of overall misses
system.cpu10.icache.overall_misses::total         4041                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    426300545                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    426300545                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    426300545                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    426300545                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    426300545                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    426300545                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       626240                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       626240                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       626240                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       626240                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       626240                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       626240                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006453                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006453                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006453                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006453                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006453                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006453                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 105493.824548                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 105493.824548                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 105493.824548                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 105493.824548                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 105493.824548                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 105493.824548                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3111                       # number of writebacks
system.cpu10.icache.writebacks::total            3111                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          418                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          418                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          418                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3623                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3623                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3623                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3623                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3623                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3623                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    373369394                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    373369394                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    373369394                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    373369394                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    373369394                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    373369394                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005785                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005785                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005785                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005785                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 103055.311620                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 103055.311620                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 103055.311620                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 103055.311620                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 103055.311620                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 103055.311620                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333691                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297720                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3663                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             240613                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165215                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           68.664204                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12686                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5590187                       # DTB read hits
system.cpu11.dtb.read_misses                     8012                       # DTB read misses
system.cpu11.dtb.read_acv                           9                       # DTB read access violations
system.cpu11.dtb.read_accesses                5598199                       # DTB read accesses
system.cpu11.dtb.write_hits                    462858                       # DTB write hits
system.cpu11.dtb.write_misses                    1141                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                463999                       # DTB write accesses
system.cpu11.dtb.data_hits                    6053045                       # DTB hits
system.cpu11.dtb.data_misses                     9153                       # DTB misses
system.cpu11.dtb.data_acv                           9                       # DTB access violations
system.cpu11.dtb.data_accesses                6062198                       # DTB accesses
system.cpu11.itb.fetch_hits                    625471                       # ITB hits
system.cpu11.itb.fetch_misses                      87                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                625558                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18085099                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           105205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7725315                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333691                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177901                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17774541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10467                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       56                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                557                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         3853                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         2242                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  625471                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 904                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     3                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17891697                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.431782                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.681938                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16592505     92.74%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92829      0.52%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  99555      0.56%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  94342      0.53%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118076      0.66%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80658      0.45%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  75811      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83478      0.47%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 654443      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17891697                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018451                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.427165                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 264543                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16669844                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  444470                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              507887                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4943                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20499                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 298                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7566328                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1155                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4943                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 432227                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11519077                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       353351                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  717461                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4864628                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7534800                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                1686                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1480934                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2771595                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents              1000963                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6254113                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11438876                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5127566                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6311307                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6113125                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 140988                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4614                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4633                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3182236                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2065272                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482829                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           45769                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          38579                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7471606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4569                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10961248                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4797                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        179165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          498                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17891697                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.612644                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.437726                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14055946     78.56%     78.56% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1255676      7.02%     85.58% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            691523      3.87%     89.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            373482      2.09%     91.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            933359      5.22%     96.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            272610      1.52%     98.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            146060      0.82%     99.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             75094      0.42%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             87947      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17891697                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5054      0.51%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               56114      5.66%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              91257      9.20%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   3      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               829582     83.68%     99.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9412      0.95%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1909124     17.42%     17.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                172      0.00%     17.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130460     19.44%     36.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114749      1.05%     37.90% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.90% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733743      6.69%     44.60% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9035      0.08%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.68% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5599810     51.09%     95.77% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464151      4.23%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10961248                       # Type of FU issued
system.cpu11.iq.rate                         0.606093                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    991422                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090448                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23499056                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2278695                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2129571                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17311356                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5376835                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256664                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2869646                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9083020                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13987                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        55124                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22866                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3670137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4943                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6970465                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3620743                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7518937                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             935                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2065272                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482829                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4555                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               117313                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3388051                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2033                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1616                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3649                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10956710                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5598230                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4538                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42762                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6062229                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 309156                       # Number of branches executed
system.cpu11.iew.exec_stores                   463999                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.605842                       # Inst execution rate
system.cpu11.iew.wb_sent                      7396324                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7386235                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5203776                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6406776                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.408416                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812230                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        177377                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4071                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3373                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17864141                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.410784                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.553582                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16235497     90.88%     90.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       344352      1.93%     92.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       244023      1.37%     94.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       172852      0.97%     95.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107145      0.60%     95.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        95181      0.53%     96.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        81915      0.46%     96.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        74034      0.41%     97.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       509142      2.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17864141                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7338303                       # Number of instructions committed
system.cpu11.commit.committedOps              7338303                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2470111                       # Number of memory references committed
system.cpu11.commit.loads                     2010148                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   296113                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425736                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9825                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41297      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847499     25.18%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010159     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459963      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7338303                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              509142                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24852336                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15056489                       # The number of ROB writes
system.cpu11.timesIdled                          6751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        193402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2393779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7297010                       # Number of Instructions Simulated
system.cpu11.committedOps                     7297010                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.478426                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.478426                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.403482                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.403482                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8592746                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1497293                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6272708                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691560                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  7996                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          312130                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.483263                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1462946                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312192                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.686046                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1620066366                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.483263                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.929426                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.929426                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5282822                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5282822                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1232991                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1232991                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       220695                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       220695                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           11                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1453686                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1453686                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1453686                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1453686                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       788912                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       788912                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       239256                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       239256                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            1                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1028168                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1028168                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1028168                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1028168                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 117213708987                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 117213708987                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  52126497044                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  52126497044                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 169340206031                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 169340206031                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 169340206031                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 169340206031                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021903                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021903                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459951                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459951                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481854                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481854                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481854                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481854                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.390183                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.390183                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.520177                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.520177                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.414274                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.414274                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.414274                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.414274                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 148576.405210                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 148576.405210                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 217869.131993                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 217869.131993                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 164700.910776                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 164700.910776                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 164700.910776                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 164700.910776                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8474343                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          237641                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    35.660273                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       203744                       # number of writebacks
system.cpu11.dcache.writebacks::total          203744                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       527305                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       527305                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       176993                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       176993                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       704298                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       704298                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       704298                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       704298                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261607                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261607                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62263                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62263                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       323870                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       323870                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       323870                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       323870                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51091700913                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51091700913                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  14895286520                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  14895286520                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  65986987433                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  65986987433                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  65986987433                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  65986987433                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129387                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129387                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.135369                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.135369                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130495                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130495                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130495                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130495                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 195299.441196                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 195299.441196                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 239231.751120                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 239231.751120                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 203745.291114                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 203745.291114                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 203745.291114                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 203745.291114                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3064                       # number of replacements
system.cpu11.icache.tags.tagsinuse         462.768327                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            621470                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3576                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          173.789150                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     12480394734                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   462.768327                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.903844                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.903844                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1254484                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1254484                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       621470                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        621470                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       621470                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         621470                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       621470                       # number of overall hits
system.cpu11.icache.overall_hits::total        621470                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3984                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3984                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3984                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3984                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3984                       # number of overall misses
system.cpu11.icache.overall_misses::total         3984                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    431783945                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    431783945                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    431783945                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    431783945                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    431783945                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    431783945                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       625454                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       625454                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       625454                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       625454                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       625454                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       625454                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006370                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006370                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006370                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006370                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006370                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 108379.504267                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 108379.504267                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 108379.504267                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 108379.504267                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 108379.504267                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 108379.504267                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3064                       # number of writebacks
system.cpu11.icache.writebacks::total            3064                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          408                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          408                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          408                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3576                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3576                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3576                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3576                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3576                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3576                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    380136860                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    380136860                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    380136860                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    380136860                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    380136860                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    380136860                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005717                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005717                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005717                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005717                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 106302.253915                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 106302.253915                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 106302.253915                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 106302.253915                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 106302.253915                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 106302.253915                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                328253                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293407                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3629                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             200497                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                161032                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.316414                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12108                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5569552                       # DTB read hits
system.cpu12.dtb.read_misses                     5454                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5575006                       # DTB read accesses
system.cpu12.dtb.write_hits                    461637                       # DTB write hits
system.cpu12.dtb.write_misses                     502                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                462139                       # DTB write accesses
system.cpu12.dtb.data_hits                    6031189                       # DTB hits
system.cpu12.dtb.data_misses                     5956                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6037145                       # DTB accesses
system.cpu12.itb.fetch_hits                    618545                       # ITB hits
system.cpu12.itb.fetch_misses                      92                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618637                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18120757                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           120913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7680920                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    328253                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           173140                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17813181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9735                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       20                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                498                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         5752                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1780                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618545                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 886                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         17947021                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.427977                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.676405                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16657649     92.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  92814      0.52%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  98268      0.55%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94414      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 112470      0.63%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  80104      0.45%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  75324      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81840      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 654138      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17947021                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018115                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.423874                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 265996                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16728153                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  449835                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              498457                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4570                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20574                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 307                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7537944                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1160                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4570                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 432679                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11477519                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       447233                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  715826                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4869184                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7509234                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                3697                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1453509                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2722528                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1062119                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6245990                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11416101                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5094491                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6321607                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118767                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 127223                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4537                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4545                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3129424                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2052034                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475652                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           45976                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          37949                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7444965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4490                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10930273                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5747                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        151675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       109144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          297                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17947021                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.609030                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.438390                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14136683     78.77%     78.77% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1239627      6.91%     85.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            691547      3.85%     89.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            371009      2.07%     91.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            921917      5.14%     96.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            271625      1.51%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            144890      0.81%     99.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             78392      0.44%     99.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             91331      0.51%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17947021                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5400      0.55%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               56266      5.70%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              89809      9.10%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   1      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.35% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               825637     83.67%     99.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9700      0.98%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1897113     17.36%     17.36% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.00%     17.36% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132844     19.51%     36.87% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114751      1.05%     37.92% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     37.92% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           737072      6.74%     44.66% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.75% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5576961     51.02%     95.77% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462320      4.23%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10930273                       # Type of FU issued
system.cpu12.iq.rate                         0.603191                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    986813                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.090283                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23499745                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2244596                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2109494                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17300382                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5356722                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5261611                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2840856                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9076226                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14020                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46912                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16329                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3655554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4570                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7323933                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3195814                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7492107                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1228                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2052034                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475652                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4476                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               124381                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2954097                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1940                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1687                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3627                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10925689                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5575014                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4584                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42652                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6037153                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306243                       # Number of branches executed
system.cpu12.iew.exec_stores                   462139                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.602938                       # Inst execution rate
system.cpu12.iew.wb_sent                      7378247                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7371105                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5210590                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6404742                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.406777                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813552                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        151326                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3332                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17922588                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.409485                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.550853                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16284989     90.86%     90.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       357621      2.00%     92.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       242617      1.35%     94.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       167288      0.93%     95.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       114926      0.64%     95.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        90870      0.51%     96.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        81461      0.45%     96.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        71029      0.40%     97.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       511787      2.86%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17922588                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7339038                       # Number of instructions committed
system.cpu12.commit.committedOps              7339038                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464445                       # Number of memory references committed
system.cpu12.commit.loads                     2005122                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295588                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418531                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10070                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41262      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846204     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005133     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459323      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7339038                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              511787                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24887216                       # The number of ROB reads
system.cpu12.rob.rob_writes                  15002559                       # The number of ROB writes
system.cpu12.timesIdled                          7667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        173736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2367119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297780                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297780                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.483051                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.483051                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.402730                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.402730                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8554033                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1485054                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285822                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4699193                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5876                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          310794                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.453846                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1465914                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          310856                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.715733                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1620397251                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.453846                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.928966                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.928966                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5261134                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5261134                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1239402                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1239402                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219033                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219033                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1458435                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1458435                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1458435                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1458435                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       773725                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       773725                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       240278                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       240278                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1014003                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1014003                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1014003                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1014003                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 116318341143                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 116318341143                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  52344557701                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  52344557701                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        15093                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         8127                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         8127                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 168662898844                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 168662898844                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 168662898844                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 168662898844                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2013127                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2013127                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459311                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459311                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2472438                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2472438                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2472438                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2472438                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.384340                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.384340                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.523127                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.523127                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.410123                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.410123                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.410123                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.410123                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 150335.508279                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 150335.508279                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 217849.980860                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 217849.980860                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         8127                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 166333.727656                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 166333.727656                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 166333.727656                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 166333.727656                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8583505                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          236357                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    36.315848                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       201198                       # number of writebacks
system.cpu12.dcache.writebacks::total          201198                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       515887                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       515887                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       177853                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       177853                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       693740                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       693740                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       693740                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       693740                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       257838                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       257838                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62425                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62425                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320263                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320263                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320263                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320263                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  50986398213                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  50986398213                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15166824957                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15166824957                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66153223170                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66153223170                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66153223170                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66153223170                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128078                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128078                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.135910                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.135910                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129533                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129533                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129533                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129533                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 197745.864508                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 197745.864508                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 242960.752215                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 242960.752215                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         6966                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 206559.056682                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 206559.056682                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 206559.056682                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 206559.056682                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3596                       # number of replacements
system.cpu12.icache.tags.tagsinuse         462.671911                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            614027                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4108                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.471032                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     15113451015                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   462.671911                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.903656                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.903656                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1241172                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1241172                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       614027                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        614027                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       614027                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         614027                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       614027                       # number of overall hits
system.cpu12.icache.overall_hits::total        614027                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4505                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4505                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4505                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4505                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4505                       # number of overall misses
system.cpu12.icache.overall_misses::total         4505                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    410276451                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    410276451                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    410276451                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    410276451                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    410276451                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    410276451                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618532                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618532                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618532                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618532                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618532                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618532                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007283                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007283                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007283                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007283                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007283                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007283                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 91071.354273                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 91071.354273                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 91071.354273                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 91071.354273                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 91071.354273                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 91071.354273                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3596                       # number of writebacks
system.cpu12.icache.writebacks::total            3596                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          397                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          397                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          397                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          397                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          397                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          397                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4108                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4108                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4108                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4108                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4108                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4108                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    364018728                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    364018728                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    364018728                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    364018728                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    364018728                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    364018728                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006642                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006642                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006642                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006642                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006642                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006642                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 88612.153846                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 88612.153846                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 88612.153846                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 88612.153846                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 88612.153846                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 88612.153846                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320644                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286555                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3514                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             216532                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158736                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.308333                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12333                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5482633                       # DTB read hits
system.cpu13.dtb.read_misses                     4629                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5487262                       # DTB read accesses
system.cpu13.dtb.write_hits                    461524                       # DTB write hits
system.cpu13.dtb.write_misses                     498                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                462022                       # DTB write accesses
system.cpu13.dtb.data_hits                    5944157                       # DTB hits
system.cpu13.dtb.data_misses                     5127                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5949284                       # DTB accesses
system.cpu13.itb.fetch_hits                    614566                       # ITB hits
system.cpu13.itb.fetch_misses                      92                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614658                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17879490                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           152521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7607494                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320644                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           171069                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17500257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9043                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                      420                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                347                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         6236                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         2006                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614566                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 951                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17666318                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.430621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.680902                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16390471     92.78%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89542      0.51%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96676      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  93325      0.53%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 114092      0.65%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  80036      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74545      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80241      0.45%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 647390      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17666318                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017934                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.425487                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 279388                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16442206                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  445694                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              494811                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4209                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19531                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7473537                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1299                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4209                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 443371                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11253853                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       458501                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  712048                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4794326                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7445980                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2732                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1431905                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2757604                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               961863                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6197080                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11328065                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5015752                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6312310                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090567                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 106513                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4612                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4624                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3095009                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2032083                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472644                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           48622                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          38692                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7384436                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4572                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10809993                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4422                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        129856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        86467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17666318                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.611898                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.442191                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13898592     78.67%     78.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1232603      6.98%     85.65% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            676539      3.83%     89.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            367902      2.08%     91.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            904624      5.12%     96.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            271766      1.54%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            146106      0.83%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             78844      0.45%     99.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             89342      0.51%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17666318                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5618      0.58%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               56257      5.76%      6.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              90018      9.22%     15.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 168      0.02%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               814832     83.43%     99.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                9792      1.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1867417     17.27%     17.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                169      0.00%     17.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.28% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2127138     19.68%     36.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114748      1.06%     38.02% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     38.02% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740359      6.85%     44.86% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9037      0.08%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.95% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5488891     50.78%     95.72% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            462230      4.28%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10809993                       # Type of FU issued
system.cpu13.iq.rate                         0.604603                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    976685                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.090350                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23083540                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2190661                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2073755                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17183871                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5328415                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252551                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2770680                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               9015994                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14061                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        37924                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14323                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3581199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4209                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7039193                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3332156                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7432547                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             660                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2032083                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472644                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4558                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               127216                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             3090181                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1788                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1654                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3442                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10805945                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5487272                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4048                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43539                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5949294                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299949                       # Number of branches executed
system.cpu13.iew.exec_stores                   462022                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.604377                       # Inst execution rate
system.cpu13.iew.wb_sent                      7332240                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7326306                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5190235                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6386532                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.409760                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.812684                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        129129                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3202                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17644902                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.413776                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.561694                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16031325     90.86%     90.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       339251      1.92%     92.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       242150      1.37%     94.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       172939      0.98%     95.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       101603      0.58%     95.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        91673      0.52%     96.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        79331      0.45%     96.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        75138      0.43%     97.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       511492      2.90%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17644902                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7301033                       # Number of instructions committed
system.cpu13.commit.committedOps              7301033                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452480                       # Number of memory references committed
system.cpu13.commit.loads                     1994159                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289679                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241451                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380240                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10033                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41885      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820474     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994170     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458321      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7301033                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              511492                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24552834                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14879389                       # The number of ROB writes
system.cpu13.timesIdled                          8890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        213172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2609109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7259152                       # Number of Instructions Simulated
system.cpu13.committedOps                     7259152                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.463027                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.463027                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.406004                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.406004                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8420034                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1457619                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284720                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692485                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5553                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          305809                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.342926                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1460885                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          305871                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.776147                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1620852363                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.342926                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.927233                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.927233                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5226138                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5226138                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1232169                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1232169                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       220255                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       220255                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1452424                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1452424                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1452424                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1452424                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       767133                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       767133                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       238054                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       238054                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1005187                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1005187                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1005187                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1005187                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 113544106101                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 113544106101                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  51833148251                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  51833148251                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 165377254352                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 165377254352                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 165377254352                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 165377254352                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1999302                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1999302                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458309                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458309                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457611                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457611                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457611                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457611                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.383700                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.383700                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.519418                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.519418                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.409010                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.409010                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.409010                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.409010                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 148010.978671                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 148010.978671                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 217736.934691                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 217736.934691                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 164523.869043                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 164523.869043                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 164523.869043                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 164523.869043                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8421658                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          232636                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    36.201009                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       196033                       # number of writebacks
system.cpu13.dcache.writebacks::total          196033                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       513513                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       513513                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       177093                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       177093                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       690606                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       690606                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       690606                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       690606                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253620                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253620                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        60961                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        60961                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314581                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314581                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314581                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314581                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50282281899                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50282281899                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  14856113799                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  14856113799                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65138395698                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65138395698                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65138395698                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65138395698                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.126854                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.126854                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.133013                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.133013                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.128003                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.128003                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.128003                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.128003                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 198258.346735                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 198258.346735                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 243698.656502                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 243698.656502                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 207063.985740                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 207063.985740                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 207063.985740                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 207063.985740                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3727                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.702304                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609871                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4239                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          143.871432                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9604328382                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.702304                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.903715                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.903715                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233345                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233345                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609871                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609871                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609871                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609871                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609871                       # number of overall hits
system.cpu13.icache.overall_hits::total        609871                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4682                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4682                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4682                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4682                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4682                       # number of overall misses
system.cpu13.icache.overall_misses::total         4682                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    509492009                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    509492009                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    509492009                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    509492009                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    509492009                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    509492009                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614553                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614553                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614553                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614553                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614553                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614553                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007619                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007619                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007619                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007619                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007619                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007619                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 108819.309910                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 108819.309910                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 108819.309910                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 108819.309910                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 108819.309910                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 108819.309910                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3727                       # number of writebacks
system.cpu13.icache.writebacks::total            3727                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          443                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          443                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          443                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4239                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4239                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4239                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4239                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4239                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4239                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    451202843                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    451202843                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    451202843                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    451202843                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    451202843                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    451202843                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006898                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006898                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006898                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006898                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006898                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006898                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 106440.868837                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 106440.868837                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 106440.868837                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 106440.868837                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 106440.868837                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 106440.868837                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                328478                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292585                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3498                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             225330                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163338                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           72.488350                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12208                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5596435                       # DTB read hits
system.cpu14.dtb.read_misses                     6670                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5603105                       # DTB read accesses
system.cpu14.dtb.write_hits                    461718                       # DTB write hits
system.cpu14.dtb.write_misses                    1064                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462782                       # DTB write accesses
system.cpu14.dtb.data_hits                    6058153                       # DTB hits
system.cpu14.dtb.data_misses                     7734                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6065887                       # DTB accesses
system.cpu14.itb.fetch_hits                    622027                       # ITB hits
system.cpu14.itb.fetch_misses                      88                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                622115                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18195749                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           115658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7689612                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    328478                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175546                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17907574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9639                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                499                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4674                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1318                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  622027                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 968                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18034552                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.426382                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.671764                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16741731     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90219      0.50%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 100912      0.56%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93305      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 118110      0.65%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  79963      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  77824      0.43%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81449      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 651039      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18034552                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.018052                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.422605                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 274325                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16805589                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  442695                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              507416                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4517                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21401                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 310                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7550556                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1244                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4517                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 443337                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11753692                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       354659                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  716485                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4761852                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7520572                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                1934                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1455713                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2682437                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents               992868                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6253174                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11428726                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5099051                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6329672                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122332                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 130842                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4530                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4558                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3167973                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059857                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477658                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46406                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          38664                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7455873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4481                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10961676                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4473                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        159062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       108811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          297                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18034552                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.607815                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.433333                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14196408     78.72%     78.72% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1259514      6.98%     85.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            688378      3.82%     89.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            383455      2.13%     91.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            922177      5.11%     96.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            274309      1.52%     98.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            146267      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             75166      0.42%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             88878      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18034552                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5732      0.58%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               56360      5.69%      6.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              89619      9.05%     15.32% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  34      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.33% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               829391     83.78%     99.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8851      0.89%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1898708     17.32%     17.32% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.32% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132574     19.45%     36.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114750      1.05%     37.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738526      6.74%     44.56% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9037      0.08%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.64% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5604931     51.13%     95.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            462974      4.22%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10961676                       # Type of FU issued
system.cpu14.iq.rate                         0.602431                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    989987                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.090313                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23546123                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2248339                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2116779                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17406241                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5371283                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5265722                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2818013                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9133646                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14071                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        49103                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        18244                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3675849                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4517                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7007776                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3833692                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7503677                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             849                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059857                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477658                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4467                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               121958                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3597205                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1913                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1584                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3497                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10957495                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5603137                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4181                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43323                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6065919                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306606                       # Number of branches executed
system.cpu14.iew.exec_stores                   462782                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.602201                       # Inst execution rate
system.cpu14.iew.wb_sent                      7391350                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7382501                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5222081                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6427851                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.405727                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812415                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        158161                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3196                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18009373                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.407735                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.546474                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16371251     90.90%     90.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       352125      1.96%     92.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       246091      1.37%     94.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       172031      0.96%     95.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       110617      0.61%     95.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        91778      0.51%     96.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        81683      0.45%     96.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        79185      0.44%     97.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       504612      2.80%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18009373                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7343047                       # Number of instructions committed
system.cpu14.commit.committedOps              7343047                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470168                       # Number of memory references committed
system.cpu14.commit.loads                     2010754                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294954                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248377                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420667                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10083                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41759      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844791     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010765     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459414      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7343047                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              504612                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   24991084                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15024987                       # The number of ROB writes
system.cpu14.timesIdled                          7195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        161197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2286588                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7301292                       # Number of Instructions Simulated
system.cpu14.committedOps                     7301292                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.492127                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.492127                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.401264                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.401264                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8582393                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1489111                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6291762                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4704781                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  4957                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          315180                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.460987                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1463252                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          315242                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.641678                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1620883710                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.460987                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.929078                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.929078                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5281553                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5281553                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1234880                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1234880                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       222837                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       222837                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1457717                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1457717                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1457717                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1457717                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       786682                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       786682                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236565                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236565                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1023247                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1023247                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1023247                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1023247                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 117938200851                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 117938200851                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  53857270564                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  53857270564                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 171795471415                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 171795471415                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 171795471415                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 171795471415                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2021562                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2021562                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459402                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459402                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2480964                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2480964                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2480964                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2480964                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.389146                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.389146                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.514941                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.514941                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.412439                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.412439                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.412439                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.412439                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 149918.519619                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 149918.519619                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 227663.731169                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 227663.731169                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 167892.475048                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 167892.475048                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 167892.475048                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 167892.475048                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8599616                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          240362                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    35.777769                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       202670                       # number of writebacks
system.cpu14.dcache.writebacks::total          202670                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       524374                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       524374                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175833                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175833                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       700207                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       700207                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       700207                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       700207                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262308                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262308                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60732                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60732                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       323040                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       323040                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       323040                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       323040                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  51702261525                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  51702261525                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15057125458                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15057125458                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  66759386983                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  66759386983                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  66759386983                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  66759386983                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129755                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129755                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132198                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132198                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130207                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130207                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130207                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130207                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 197105.164635                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 197105.164635                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 247927.376968                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 247927.376968                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 206659.816069                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 206659.816069                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 206659.816069                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 206659.816069                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3375                       # number of replacements
system.cpu14.icache.tags.tagsinuse         461.562775                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617650                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3887                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          158.901466                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23680611657                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   461.562775                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.901490                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.901490                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1247915                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1247915                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617650                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617650                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617650                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617650                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617650                       # number of overall hits
system.cpu14.icache.overall_hits::total        617650                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4364                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4364                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4364                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4364                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4364                       # number of overall misses
system.cpu14.icache.overall_misses::total         4364                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    397592534                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    397592534                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    397592534                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    397592534                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    397592534                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    397592534                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       622014                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       622014                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       622014                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       622014                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       622014                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       622014                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007016                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007016                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007016                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007016                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007016                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007016                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 91107.363428                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 91107.363428                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 91107.363428                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 91107.363428                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 91107.363428                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 91107.363428                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3375                       # number of writebacks
system.cpu14.icache.writebacks::total            3375                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          477                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          477                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          477                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          477                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          477                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          477                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3887                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3887                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3887                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3887                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3887                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3887                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    344150543                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    344150543                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    344150543                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    344150543                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    344150543                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    344150543                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006249                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006249                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006249                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006249                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006249                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006249                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 88538.858503                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 88538.858503                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 88538.858503                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 88538.858503                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 88538.858503                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 88538.858503                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326566                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290663                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3717                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             239867                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161644                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           67.389011                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12236                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5544217                       # DTB read hits
system.cpu15.dtb.read_misses                     4674                       # DTB read misses
system.cpu15.dtb.read_acv                           6                       # DTB read access violations
system.cpu15.dtb.read_accesses                5548891                       # DTB read accesses
system.cpu15.dtb.write_hits                    461252                       # DTB write hits
system.cpu15.dtb.write_misses                     361                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461613                       # DTB write accesses
system.cpu15.dtb.data_hits                    6005469                       # DTB hits
system.cpu15.dtb.data_misses                     5035                       # DTB misses
system.cpu15.dtb.data_acv                           6                       # DTB access violations
system.cpu15.dtb.data_accesses                6010504                       # DTB accesses
system.cpu15.itb.fetch_hits                    619822                       # ITB hits
system.cpu15.itb.fetch_misses                      95                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                619917                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       17905779                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           155558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7663493                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326566                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           173880                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17523151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9479                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       10                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles               1050                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         5856                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         2467                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  619822                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 921                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu15.fetch.rateDist::samples         17692841                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.433141                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.684979                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16405415     92.72%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  91993      0.52%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97464      0.55%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  94675      0.54%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 115049      0.65%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  80787      0.46%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74540      0.42%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  82168      0.46%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 650750      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17692841                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018238                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.427990                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 282108                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16458928                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  449609                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              497753                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4433                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21304                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7524204                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1257                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4433                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 448805                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11239989                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       455917                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  716315                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4827372                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7495893                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                2940                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1455966                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2709032                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1047801                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6241086                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11405058                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5070273                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6334782                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6126019                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 115067                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4507                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4520                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3117194                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2046066                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473110                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           47511                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          38617                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7431727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4479                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10901847                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4704                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        137000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          407                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17692841                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.616173                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.447331                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13905327     78.59%     78.59% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1224911      6.92%     85.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            686139      3.88%     89.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            368959      2.09%     91.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            917655      5.19%     96.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            272714      1.54%     98.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            147562      0.83%     99.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             78373      0.44%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             91201      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17692841                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  5884      0.60%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55722      5.66%      6.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              90272      9.17%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   1      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.42% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               823314     83.61%     99.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9565      0.97%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1889073     17.33%     17.33% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.33% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.33% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134205     19.58%     36.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114749      1.05%     37.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     37.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           742114      6.81%     44.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9037      0.08%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.85% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5550660     50.91%     95.76% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461833      4.24%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10901847                       # Type of FU issued
system.cpu15.iq.rate                         0.608845                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    984758                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090329                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23224485                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2222239                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2100083                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17261512                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5351176                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5268545                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2831080                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9055521                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14112                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40735                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14319                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3630410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4433                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7159020                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3146735                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7479687                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1110                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2046066                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473110                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4465                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               118652                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2912035                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1960                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1760                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3720                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10897789                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5548995                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4058                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43481                       # number of nop insts executed
system.cpu15.iew.exec_refs                    6010608                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304518                       # Number of branches executed
system.cpu15.iew.exec_stores                   461613                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.608619                       # Inst execution rate
system.cpu15.iew.wb_sent                      7374738                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7368628                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5213657                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6412156                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.411522                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813090                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        135715                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4072                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3411                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17670849                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.415440                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.561322                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16033004     90.73%     90.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       358116      2.03%     92.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       240871      1.36%     94.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       168842      0.96%     95.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       114631      0.65%     95.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        91140      0.52%     96.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        80914      0.46%     96.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        71556      0.40%     97.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       511775      2.90%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17670849                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341184                       # Number of instructions committed
system.cpu15.commit.committedOps              7341184                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464122                       # Number of memory references committed
system.cpu15.commit.loads                     2005331                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293278                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256930                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410794                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9861                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41982      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840740     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005342     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458791      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341184                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              511775                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24624975                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14973613                       # The number of ROB writes
system.cpu15.timesIdled                          8919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        212938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2582451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299206                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299206                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.453113                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.453113                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.407645                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.407645                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8516981                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478998                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6302760                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4708890                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10023                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307439                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.383849                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1471849                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307501                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.786485                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1618005591                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.383849                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.927873                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.927873                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5252133                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5252133                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1245136                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1245136                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       220309                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       220309                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1465445                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1465445                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1465445                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1465445                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       766177                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       766177                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       238470                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       238470                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1004647                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1004647                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1004647                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1004647                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 114093881397                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 114093881397                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  52067009615                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  52067009615                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        13932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 166160891012                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 166160891012                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 166160891012                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 166160891012                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011313                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011313                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458779                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458779                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2470092                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2470092                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2470092                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2470092                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.380934                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.380934                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.519793                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.519793                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.406725                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.406725                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.406725                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.406725                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 148913.216394                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 148913.216394                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 218337.776722                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 218337.776722                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         6966                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 165392.312934                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 165392.312934                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 165392.312934                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 165392.312934                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8401748                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          231600                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    36.276978                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       205220                       # number of writebacks
system.cpu15.dcache.writebacks::total          205220                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       511621                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       511621                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       177820                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       177820                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       689441                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       689441                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       689441                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       689441                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254556                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254556                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60650                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60650                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315206                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315206                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315206                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315206                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50209929540                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50209929540                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  14896605149                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  14896605149                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65106534689                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65106534689                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65106534689                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65106534689                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126562                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126562                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.132199                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.132199                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127609                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127609                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127609                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127609                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 197245.123038                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 197245.123038                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 245615.913421                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 245615.913421                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 206552.333043                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 206552.333043                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 206552.333043                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 206552.333043                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3957                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.530499                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            614894                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4469                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          137.590960                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle     23680573344                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.530499                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.901427                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.901427                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244061                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244061                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       614894                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        614894                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       614894                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         614894                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       614894                       # number of overall hits
system.cpu15.icache.overall_hits::total        614894                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4902                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4902                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4902                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4902                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4902                       # number of overall misses
system.cpu15.icache.overall_misses::total         4902                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    500907587                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    500907587                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    500907587                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    500907587                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    500907587                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    500907587                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       619796                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       619796                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       619796                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       619796                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       619796                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       619796                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007909                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007909                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007909                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007909                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007909                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007909                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 102184.330273                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 102184.330273                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 102184.330273                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 102184.330273                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 102184.330273                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 102184.330273                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3957                       # number of writebacks
system.cpu15.icache.writebacks::total            3957                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          433                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          433                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          433                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          433                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4469                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4469                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4469                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4469                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4469                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4469                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    448356083                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    448356083                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    448356083                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    448356083                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    448356083                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    448356083                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007210                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007210                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007210                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007210                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 100325.818528                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 100325.818528                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 100325.818528                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 100325.818528                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 100325.818528                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 100325.818528                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    714811                       # number of replacements
system.l2.tags.tagsinuse                 15354.969522                       # Cycle average of tags in use
system.l2.tags.total_refs                     7868988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    731170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.762187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5804219808                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9646.711608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      137.256617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      403.235772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       32.225101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      276.007355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.507317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      244.236344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        5.702072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      254.900751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       12.120678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      309.529098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        6.019488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      308.414930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        6.969429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      300.897673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        5.547223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      319.232106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        7.107212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      382.141187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.388127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      359.682645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        4.317176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      348.150055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        6.379209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      362.838258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.167452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      391.693664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       19.593005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      401.296380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        6.650861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      387.144628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       17.599037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      374.307062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.588789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.008377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.024612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.016846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.014907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.015558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.018892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.018824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.019484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.023324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.021953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.021249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.022146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.023907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.001196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.024493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.023629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.001074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.022846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998474                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78259002                       # Number of tag accesses
system.l2.tags.data_accesses                 78259002                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3284747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3284747                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11264                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             512                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             805                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             831                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             491                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             879                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             787                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             620                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             755                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             666                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             472                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             823                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12244                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            33041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            32252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            32219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            33882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            34124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            34368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35658                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            34924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            33151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            32546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            34432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            33419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            32730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                541910                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          2939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          3027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50346                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       240659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       227231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       227338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       225782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       223742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       224923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       225403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       224312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       223090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       221665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       221624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       223593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       222820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       220572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       222669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3599648                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8658                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              276876                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2810                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              260272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2904                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              259590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2754                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              258001                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3126                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              257624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              259047                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              260132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              258680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              258748                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2950                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              256589                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              254775                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2425                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              256139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                3027                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              257252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2824                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              253991                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2840                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              255399                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3126                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              258443                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4191904                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8658                       # number of overall hits
system.l2.overall_hits::cpu00.data             276876                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2810                       # number of overall hits
system.l2.overall_hits::cpu01.data             260272                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2904                       # number of overall hits
system.l2.overall_hits::cpu02.data             259590                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2754                       # number of overall hits
system.l2.overall_hits::cpu03.data             258001                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3126                       # number of overall hits
system.l2.overall_hits::cpu04.data             257624                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2939                       # number of overall hits
system.l2.overall_hits::cpu05.data             259047                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2281                       # number of overall hits
system.l2.overall_hits::cpu06.data             260132                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2309                       # number of overall hits
system.l2.overall_hits::cpu07.data             258680                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2941                       # number of overall hits
system.l2.overall_hits::cpu08.data             258748                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2950                       # number of overall hits
system.l2.overall_hits::cpu09.data             256589                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2432                       # number of overall hits
system.l2.overall_hits::cpu10.data             254775                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2425                       # number of overall hits
system.l2.overall_hits::cpu11.data             256139                       # number of overall hits
system.l2.overall_hits::cpu12.inst               3027                       # number of overall hits
system.l2.overall_hits::cpu12.data             257252                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2824                       # number of overall hits
system.l2.overall_hits::cpu13.data             253991                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2840                       # number of overall hits
system.l2.overall_hits::cpu14.data             255399                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3126                       # number of overall hits
system.l2.overall_hits::cpu15.data             258443                       # number of overall hits
system.l2.overall_hits::total                 4191904                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2045                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1231                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1235                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1793                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2404                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1312                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1437                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1558                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29275                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          30492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          23497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          22834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          22998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          23389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          22787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          20915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          21226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          22978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          23829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          23461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          22408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370182                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst         1035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21623                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        22952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20735                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        18836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        22695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        22396                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        21647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        22867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        24860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        24470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        23593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        23478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        24530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        23822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        22774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        22633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          363156                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3629                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             53444                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1600                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             44232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               933                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             41670                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             43866                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1299                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             46084                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst              1035                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             45183                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1302                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             42562                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1288                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             44093                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1176                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             47267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1030                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             46324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             45746                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1151                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             46456                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1081                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             48359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1415                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             47283                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1047                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             45182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1343                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             45587                       # number of demand (read+write) misses
system.l2.demand_misses::total                 754961                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3629                       # number of overall misses
system.l2.overall_misses::cpu00.data            53444                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1600                       # number of overall misses
system.l2.overall_misses::cpu01.data            44232                       # number of overall misses
system.l2.overall_misses::cpu02.inst              933                       # number of overall misses
system.l2.overall_misses::cpu02.data            41670                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1103                       # number of overall misses
system.l2.overall_misses::cpu03.data            43866                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1299                       # number of overall misses
system.l2.overall_misses::cpu04.data            46084                       # number of overall misses
system.l2.overall_misses::cpu05.inst             1035                       # number of overall misses
system.l2.overall_misses::cpu05.data            45183                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1302                       # number of overall misses
system.l2.overall_misses::cpu06.data            42562                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1288                       # number of overall misses
system.l2.overall_misses::cpu07.data            44093                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1176                       # number of overall misses
system.l2.overall_misses::cpu08.data            47267                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1030                       # number of overall misses
system.l2.overall_misses::cpu09.data            46324                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1191                       # number of overall misses
system.l2.overall_misses::cpu10.data            45746                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1151                       # number of overall misses
system.l2.overall_misses::cpu11.data            46456                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1081                       # number of overall misses
system.l2.overall_misses::cpu12.data            48359                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1415                       # number of overall misses
system.l2.overall_misses::cpu13.data            47283                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1047                       # number of overall misses
system.l2.overall_misses::cpu14.data            45182                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1343                       # number of overall misses
system.l2.overall_misses::cpu15.data            45587                       # number of overall misses
system.l2.overall_misses::total                754961                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     14225733                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     18336834                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      5784102                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     11585619                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data      8301150                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     21029193                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     10156428                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     11279115                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     14847816                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     24504066                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     12579435                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     12242745                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     11180430                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     24024573                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data      8205948                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     11337165                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    219620352                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6497347577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   5023641330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4891617540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4852594497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   4971867275                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4876809303                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4425970846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4428786744                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4747943256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4650923792                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4600963086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4741528574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   5070160087                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   5015555998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4792369777                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4896202562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   78484282244                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    743998342                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    310448808                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    168837004                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    203604301                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    240147930                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    189481315                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    242063623                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    238448194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    216692237                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    187249996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    219758274                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    215869168                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    194871553                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    274071343                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    187728843                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    254244311                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4087515242                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   4986306898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4514561091                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4089367459                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4533232917                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   4936756249                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4861525260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4713479010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4979194231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   5409430629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   5321147641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   5135859800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   5114615160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   5337631529                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   5187713735                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   4946930443                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4931772901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78999524953                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    743998342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  11483654475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    310448808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9538202421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    168837004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   8980984999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    203604301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9385827414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    240147930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   9908623524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    189481315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9738334563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    242063623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   9139449856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    238448194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   9407980975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    216692237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data  10157373885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    187249996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   9972071433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    219758274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   9736822886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    215869168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   9856143734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    194871553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data  10407791616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    274071343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data  10203269733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    187728843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   9739300220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    254244311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   9827975463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     161571322439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    743998342                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  11483654475                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    310448808                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9538202421                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    168837004                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   8980984999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    203604301                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9385827414                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    240147930                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   9908623524                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    189481315                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9738334563                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    242063623                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   9139449856                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    238448194                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   9407980975                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    216692237                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data  10157373885                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    187249996                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   9972071433                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    219758274                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   9736822886                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    215869168                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   9856143734                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    194871553                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data  10407791616                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    274071343                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data  10203269733                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    187728843                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   9739300220                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    254244311                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   9827975463                       # number of overall miss cycles
system.l2.overall_miss_latency::total    161571322439                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3284747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3284747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11264                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2036                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2420                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         3024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2902                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3485                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         1978                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1772                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41519                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        55086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        56911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        58065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        55138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            912092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       263611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       247966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       246174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       246650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       246437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       247319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       247050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       247179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       247950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       246135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       245217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       247071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       247350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       245443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3962804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          330320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          304504                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3837                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          301260                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          301867                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303708                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3974                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          304230                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          302694                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3597                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302773                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4117                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          306015                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3980                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302913                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3623                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300521                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3576                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          302595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4108                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          305611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4239                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          301274                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3887                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          300581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          304030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4946865                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         330320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         304504                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3837                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         301260                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         301867                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303708                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3974                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         304230                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         302694                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3597                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302773                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4117                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         306015                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3980                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302913                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3623                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300521                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3576                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         302595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4108                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         305611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4239                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         301274                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3887                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         300581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         304030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4946865                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.644500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.791785                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.604617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.683910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.715527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.711140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.694961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.653631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.655785                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.794974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.739835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.623529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.663296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.832028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.635841                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.879233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705099                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.457090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.415597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.414515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.416502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.408392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.400397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.375872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.381804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.385895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.384903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.400568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.413839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.409004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.412465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.406398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.401490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405860                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.295353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.362812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.243159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.285974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.293559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.260443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.363383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.358076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.285645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.258794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.328733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.321868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.263145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.333805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.269359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.300515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.300449                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.083620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.076515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.084606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.092093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.090555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.087622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.092512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.100262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.099417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.096213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.095025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.099171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.097474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.092787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.091684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091641                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.295353                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.161795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.362812                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.145259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.243159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.138319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.285974                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.145316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.293559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.151738                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.260443                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.148516                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.363383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.140611                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.358076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.145631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.285645                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.154460                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.258794                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.152928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.328733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.321868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.153525                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.263145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.158237                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.333805                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.156944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.269359                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.150316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.300515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.149942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152614                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.295353                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.161795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.362812                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.145259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.243159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.138319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.285974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.145316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.293559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.151738                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.260443                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.148516                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.363383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.140611                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.358076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.145631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.285645                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.154460                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.258794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.152928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.328733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.321868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.153525                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.263145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.158237                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.333805                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.156944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.269359                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.150316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.300515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.149942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152614                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  6956.348655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  9417.993837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  4698.701868                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  6443.614572                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  6721.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  9717.741682                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  5664.488567                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  5355.705128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  9355.901701                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 10193.039101                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  5859.075454                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  5634.028992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  8521.669207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 10275.694183                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  5710.471816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  7276.742619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7501.976157                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 213083.680211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 213799.265013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 214225.170360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 211000.717323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 212572.887896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 214017.172203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 211617.061726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 208649.144634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 211895.535145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 212817.964309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 207690.294136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 206350.795282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 212772.675605                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 213782.703124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 213868.697653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 213304.982225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 212015.393088                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 205014.698815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 194030.505000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 180961.419078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 184591.388033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 184871.385681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 183073.734300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 185916.761137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 185130.585404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 184262.106293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 181796.112621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 184515.763224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 187549.233710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 180269.706753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 193689.995053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 179301.664756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 189310.730454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 189035.528928                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 217249.342018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217726.601929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217103.814982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217233.703134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217526.162106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217071.140382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217742.828567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217745.844711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 217595.761424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 217455.972252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217685.745772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217847.140302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 217596.067224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 217769.865460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217218.338588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 217901.864578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217536.058754                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 205014.698815                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 214872.660635                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 194030.505000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215640.315179                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 180961.419078                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215526.397864                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 184591.388033                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 213965.882779                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 184871.385681                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 215012.228192                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 183073.734300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 215530.942235                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 185916.761137                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214732.621963                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 185130.585404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 213366.769669                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 184262.106293                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 214893.559672                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 181796.112621                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 215267.926626                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 184515.763224                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 212845.339177                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 187549.233710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 212160.834639                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 180269.706753                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 215219.330755                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 193689.995053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215791.505044                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 179301.664756                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 215557.085122                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 189310.730454                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 215587.238972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214012.806541                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 205014.698815                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 214872.660635                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 194030.505000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215640.315179                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 180961.419078                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215526.397864                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 184591.388033                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 213965.882779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 184871.385681                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 215012.228192                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 183073.734300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 215530.942235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 185916.761137                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214732.621963                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 185130.585404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 213366.769669                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 184262.106293                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 214893.559672                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 181796.112621                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 215267.926626                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 184515.763224                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 212845.339177                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 187549.233710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 212160.834639                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 180269.706753                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 215219.330755                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 193689.995053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215791.505044                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 179301.664756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 215557.085122                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 189310.730454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 215587.238972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214012.806541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2026946                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            46432                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    231960                       # number of cycles access was blocked
system.l2.blocked::no_targets                     415                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.738343                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   111.884337                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               509429                       # number of writebacks
system.l2.writebacks::total                    509429                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           32                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           45                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           95                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           33                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data           16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              343                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          802                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          733                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          741                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          825                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          859                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          729                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          960                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst         1028                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          783                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          766                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst         1000                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          906                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          902                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          785                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          829                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13449                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          253                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          282                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          145                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          235                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          213                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3368                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            859                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst           1028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst           1000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            902                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            785                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17160                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           741                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           859                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst          1028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst          1000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           902                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           785                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17160                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1740                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1740                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2045                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1231                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1798                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1793                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2404                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1312                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2338                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1437                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1558                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29275                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        30472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        23482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        22816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        22985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        23386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        22764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        20883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        21221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        22971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        23821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        23428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        22399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         369839                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8174                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        22732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        18583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        20624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        22421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        22114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        21502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        22629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        24625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        24275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        23392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        23298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        24335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        23646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        22561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        22455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       359788                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        53204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        44078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        41399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        43609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        45807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        44878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        42385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        43850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        47031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        46084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        45450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        46269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        48156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        47074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        44960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        45393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            737801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        53204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        44078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        41399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        43609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        45807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        44878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        42385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        43850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        47031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        46084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        45450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        46269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        48156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        47074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        44960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        45393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           737801                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     24603787                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     22854098                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     15052151                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     21988684                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     14929966                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     25803442                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     22075200                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     25941913                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     19134201                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     28697939                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     26517769                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     26633439                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     15889645                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     27608761                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     17618147                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     18733058                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    354082200                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13398                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        11800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        25198                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6405415790                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   4953665006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4822849610                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4784502098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4903482900                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4808184215                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4362591274                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4366505527                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4682375766                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4582994199                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4526896642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4673522202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   4999591654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4943174016                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4726064362                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4827471188                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  77369286449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    603431595                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    186175439                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     41312104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     59823952                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     94646956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     65909880                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     73599354                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     55996298                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     84547468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     56816556                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     41028044                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     52928108                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     38592181                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    135601495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     46962941                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    116595045                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1753967416                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4897064959                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4436053903                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4005215554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4443873186                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4828830624                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4762160465                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4634396354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4878737367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   5305305465                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   5227717342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   5040918644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   5023261017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   5241704408                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   5093277256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4860426803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4837709544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77516652891                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    603431595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  11302480749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    186175439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9389718909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     41312104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8828065164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     59823952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   9228375284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     94646956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9732313524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     65909880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9570344680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     73599354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   8996987628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     55996298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   9245242894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     84547468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   9987681231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     56816556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   9810711541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     41028044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   9567815286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     52928108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   9696783219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     38592181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data  10241296062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    135601495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data  10036451272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     46962941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   9586491165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    116595045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9665180732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156639906756                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    603431595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  11302480749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    186175439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9389718909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     41312104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8828065164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     59823952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   9228375284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     94646956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9732313524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     65909880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9570344680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     73599354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   8996987628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     55996298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   9245242894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     84547468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   9987681231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     56816556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   9810711541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     41028044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   9567815286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     52928108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   9696783219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     38592181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data  10241296062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    135601495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data  10036451272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     46962941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   9586491165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    116595045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9665180732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 156639906756                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.644500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.791785                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.604617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.683910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.715527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.711140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.694961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.653631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.655785                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.794974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.739835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.623529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.663296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.832028                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.635841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.879233                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.705099                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.456790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.415331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.414189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.416267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.408339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.399993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.375297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.381714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.385878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.384110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.398850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.413713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.408867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.411885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.406235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.401210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.230081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.196599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.050039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.072077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.099435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.077001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.095451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.072282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.095458                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.066332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.052719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.068512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.043574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.148620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.056084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.121280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.086233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.083060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.075487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.083616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.090981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.089415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.087035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.091549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.099314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.098625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.095393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.094297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.098383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.096754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.091920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.090963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090791                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.230081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.161068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.196599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.144753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.050039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.137420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.072077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.144464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.099435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.150826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.077001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.147513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.095451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.140026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.072282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.144828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.095458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.153689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.066332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.152136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.052719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.151237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.068512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.152907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.043574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.157573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.148620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.156250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.056084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.149577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.121280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.149304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.230081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.161068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.196599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.144753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.050039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.137420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.072077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.144464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.099435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.150826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.077001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.147513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.095451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.140026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.072282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.144828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.095458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.153689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.066332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.152136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.052719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.151237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.068512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.152907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.043574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.157573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.148620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.156250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.056084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.149577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.121280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.149304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149145                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 12031.191687                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 11738.108885                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12227.580016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12229.523915                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12089.041296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 11923.956562                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12311.879532                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12318.097341                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12056.837429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 11937.578619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12351.080112                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12256.529682                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12111.009909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 11808.708725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12260.366736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12023.785623                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12095.036721                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13398                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        11800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12599                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 210206.609018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210955.838770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211380.154716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 208157.585295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 209675.998461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 211218.775918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 208906.348417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 205763.419584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 208978.655985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 210142.335687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 205226.976244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 203453.145357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 209881.686495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 210994.281031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 210994.435555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210457.371523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 209197.208648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213452.987266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214735.223760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215167.208333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215194.071942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215106.718182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215391.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215202.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215370.376923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215133.506361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215214.227273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214806.513089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216033.093878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215598.776536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215240.468254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215426.334862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215120.009225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214578.837289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215426.049578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215384.244659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215531.160415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215470.965186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215370.885509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215345.955729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215533.269184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215596.684211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215443.876751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215353.958476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215497.548051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215609.108808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215397.756647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215396.991288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215434.901068                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215440.193454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215450.912457                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213452.987266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 212436.672976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214735.223760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213025.067131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215167.208333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213243.439793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215194.071942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 211616.301314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215106.718182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212463.455891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215391.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213252.477383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215202.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212268.199316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215370.376923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 210837.922326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215133.506361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212363.786247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215214.227273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212887.586603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214806.513089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 210512.987591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216033.093878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 209574.082409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215598.776536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 212669.159855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215240.468254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213205.830650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215426.334862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213222.668261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215120.009225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 212922.272861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212306.444090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213452.987266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 212436.672976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214735.223760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213025.067131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215167.208333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213243.439793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215194.071942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 211616.301314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215106.718182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212463.455891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215391.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213252.477383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215202.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212268.199316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215370.376923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 210837.922326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215133.506361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212363.786247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215214.227273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212887.586603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214806.513089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 210512.987591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216033.093878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 209574.082409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215598.776536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 212669.159855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215240.468254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213205.830650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215426.334862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213222.668261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215120.009225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 212922.272861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212306.444090                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             367954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       509429                       # Transaction distribution
system.membus.trans_dist::CleanEvict           198159                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            61894                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            362158                       # Transaction distribution
system.membus.trans_dist::ReadExResp           358454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        367955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2226027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2226027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     79093568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79093568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24953                       # Total snoops (count)
system.membus.snoop_fanout::samples           1962992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1962992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1962992                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4537492164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3632040000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10482504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4898727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       961648                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8993                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5706                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4222780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3794176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1907459                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62746                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           933255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          933255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71969                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4150812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1019243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       930852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        10999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       937355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        11059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       930662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       926878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       945272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       939859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       939608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       931485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       938825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       941110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       924057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       940529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        12895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       928037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15257795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1539840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35331072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       531712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32842816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       458368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     33153280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       460928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32589888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       533632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32766720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       475904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32586176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       425856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32753792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       427648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32509120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       494208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     32344256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       476672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     31862016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       430976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32075328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       424960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     32378304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       493056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     32423616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       509824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     31819392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       464768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32202432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       539264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32578944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              530904768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          945231                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6048953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.545860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.221367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5347075     88.40%     88.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 312258      5.16%     93.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79424      1.31%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34250      0.57%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24002      0.40%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21645      0.36%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20616      0.34%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21277      0.35%     96.89% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19871      0.33%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  19951      0.33%     97.54% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 20893      0.35%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21659      0.36%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20608      0.34%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21225      0.35%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24450      0.40%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 36055      0.60%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3694      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6048953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20061857979                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             84.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44167594                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1222501782                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16465588                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1109522692                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14339415                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1127299835                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14509612                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1118982009                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16637080                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1106628326                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14844583                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122761498                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13705655                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1141466689                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13816671                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1132695815                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15412233                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1124050343                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         14892944                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1115452914                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13883377                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1134563282                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13595816                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1135105177                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15474311                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1124171629                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15939824                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1105210852                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14606717                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1134524682                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         16776822                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1108371178                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
