// Generated by CIRCT unknown git version
module aq_vfmau_ctrl(	// file.cleaned.mlir:2:3
  input        ex2_dst_double,	// file.cleaned.mlir:2:31
               ex2_mac,	// file.cleaned.mlir:2:56
               ex2_simd,	// file.cleaned.mlir:2:74
  input  [5:0] ex2_special_sel,	// file.cleaned.mlir:2:93
  input        ex3_dst_double,	// file.cleaned.mlir:2:119
               ex3_mac,	// file.cleaned.mlir:2:144
               ex3_special_cmplt,	// file.cleaned.mlir:2:162
               ex4_dst_double,	// file.cleaned.mlir:2:190
               ex4_mac,	// file.cleaned.mlir:2:215
  input  [9:0] vpu_group_0_xx_ex1_eu_sel,	// file.cleaned.mlir:2:233
  input        vpu_group_0_xx_ex1_sel,	// file.cleaned.mlir:2:270
  input  [9:0] vpu_group_0_xx_ex2_eu_sel,	// file.cleaned.mlir:2:303
  input        vpu_group_0_xx_ex2_sel,	// file.cleaned.mlir:2:340
               vpu_group_0_xx_ex2_stall,	// file.cleaned.mlir:2:373
  input  [9:0] vpu_group_0_xx_ex3_eu_sel,	// file.cleaned.mlir:2:408
  input        vpu_group_0_xx_ex3_sel,	// file.cleaned.mlir:2:445
               vpu_group_0_xx_ex3_stall,	// file.cleaned.mlir:2:478
  input  [9:0] vpu_group_0_xx_ex4_eu_sel,	// file.cleaned.mlir:2:513
  input        vpu_group_0_xx_ex4_sel,	// file.cleaned.mlir:2:550
               vpu_group_0_xx_ex4_stall,	// file.cleaned.mlir:2:583
               vpu_group_0_xx_ex5_stall,	// file.cleaned.mlir:2:618
  output       ctrl_dp_ex1_inst_pipe_down,	// file.cleaned.mlir:2:654
               ctrl_dp_ex1_inst_vld,	// file.cleaned.mlir:2:691
               ctrl_dp_ex2_inst_pipe_down,	// file.cleaned.mlir:2:722
               ctrl_dp_ex2_inst_vld,	// file.cleaned.mlir:2:759
               ctrl_dp_ex3_inst_pipe_down,	// file.cleaned.mlir:2:790
               ctrl_dp_ex3_inst_vld,	// file.cleaned.mlir:2:827
               ctrl_dp_ex4_inst_pipe_down,	// file.cleaned.mlir:2:858
               ctrl_dp_ex4_inst_vld,	// file.cleaned.mlir:2:895
               vfmau_vpu_ex2_result_ready_in_ex3,	// file.cleaned.mlir:2:926
               vfmau_vpu_ex3_result_ready_in_ex4	// file.cleaned.mlir:2:970
);

  wire ex1_inst_vld = vpu_group_0_xx_ex1_sel & vpu_group_0_xx_ex1_eu_sel[0];	// file.cleaned.mlir:5:10, :6:10
  wire ex2_inst_vld = vpu_group_0_xx_ex2_sel & vpu_group_0_xx_ex2_eu_sel[0];	// file.cleaned.mlir:9:10, :10:10
  wire ex3_inst_vld = vpu_group_0_xx_ex3_sel & vpu_group_0_xx_ex3_eu_sel[0];	// file.cleaned.mlir:21:11, :22:11
  wire _GEN = ex3_inst_vld & (ex3_mac | ex3_dst_double);	// file.cleaned.mlir:22:11, :23:11, :24:11
  wire ex4_inst_vld = vpu_group_0_xx_ex4_sel & vpu_group_0_xx_ex4_eu_sel[0];	// file.cleaned.mlir:31:11, :32:11
  assign ctrl_dp_ex1_inst_pipe_down = ex1_inst_vld & ~vpu_group_0_xx_ex2_stall;	// file.cleaned.mlir:6:10, :7:10, :8:10, :35:5
  assign ctrl_dp_ex1_inst_vld = ex1_inst_vld;	// file.cleaned.mlir:6:10, :35:5
  assign ctrl_dp_ex2_inst_pipe_down = ex2_inst_vld & ~vpu_group_0_xx_ex3_stall;	// file.cleaned.mlir:10:10, :11:10, :12:10, :35:5
  assign ctrl_dp_ex2_inst_vld = ex2_inst_vld;	// file.cleaned.mlir:10:10, :35:5
  assign ctrl_dp_ex3_inst_pipe_down =
    _GEN & ~vpu_group_0_xx_ex4_stall & ~ex3_special_cmplt;	// file.cleaned.mlir:24:11, :25:11, :27:11, :28:11, :35:5
  assign ctrl_dp_ex3_inst_vld = _GEN & ~ex3_special_cmplt;	// file.cleaned.mlir:24:11, :25:11, :26:11, :35:5
  assign ctrl_dp_ex4_inst_pipe_down =
    ex4_inst_vld & ex4_mac & ex4_dst_double & ~vpu_group_0_xx_ex5_stall;	// file.cleaned.mlir:32:11, :33:11, :34:11, :35:5
  assign ctrl_dp_ex4_inst_vld = ex4_inst_vld;	// file.cleaned.mlir:32:11, :35:5
  assign vfmau_vpu_ex2_result_ready_in_ex3 =
    ex2_inst_vld & ((|ex2_special_sel) & ~ex2_simd | ~ex2_mac & ~ex2_dst_double);	// file.cleaned.mlir:10:10, :13:10, :14:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :35:5
  assign vfmau_vpu_ex3_result_ready_in_ex4 =
    ex3_inst_vld & ~ex3_special_cmplt & (ex3_mac ^ ex3_dst_double);	// file.cleaned.mlir:22:11, :25:11, :29:11, :30:11, :35:5
endmodule

