muxpart__1: 
clk_divider: 
logic__78: 
case__28: 
logic__108: 
anode_control: 
case: 
Filter: 
muxpart__6: 
case__10: 
reg__16: 
logic: 
logic__90: 
case__9: 
ISA_decode: 
logic__86: 
reg__28: 
reg: 
case__3: 
reg__2: 
reg__8: 
case__1: 
muxpart__7: 
muxpart__4: 
reg__12: 
reg__33: 
reg__24: 
reg__32: 
cathode: 
Edge_Detector: 
reg__14: 
logic__85: 
case__21: 
register_file: 
case__5: 
reg__15: 
logic__65: 
logic__81: 
case__30: 
case__36: 
logic__93: 
dff_resetless: 
reg__23: 
case__22: 
reg__22: 
case__23: 
reg__25: 
case__20: 
case__14: 
logic__66: 
case__27: 
case__7: 
case__24: 
case__13: 
reg__27: 
SSD: 
refresh_clk: 
Debounce_cb: 
case__11: 
reg__11: 
muxpart__2: 
reg__7: 
reg__29: 
case__33: 
reg__21: 
reg__20: 
case__2: 
reg__18: 
logic__101: 
counter: 
reg__5: 
case__29: 
reg__9: 
case__6: 
case__25: 
reg__19: 
muxpart__8: 
reg__4: 
BCD_on: 
reg__17: 
reg__6: 
case__17: 
logic__100: 
logic__73: 
case__8: 
case__15: 
case__19: 
case__31: 
reg__13: 
logic__75: 
case__32: 
logic__94: 
muxpart: 
case__34: 
case__16: 
ALU: 
reg__26: 
logic__105: 
case__35: 
reg__3: 
reg__30: 
logic__95: 
logic__77: 
reg__10: 
case__18: 
reg__1: 
case__4: 
case__26: 
datapath__1: 
muxpart__5: 
datapath: 
MUX: 
case__37: 
reg__31: 
case__12: 
