<div align="center">

# ğŸš€ UVM & SystemVerilog Cookbook

**å·¥ä¸šçº§éªŒè¯å¹³å°å­¦ä¹ èµ„æº**

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![GitHub stars](https://img.shields.io/github/stars/jingzhoushii/uvm-sv-cookbook)](https://github.com/jingzhoushii/uvm-sv-cookbook/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/jingzhoushii/uvm-sv-cookbook)](https://github.com/jingzhoushii/uvm-sv-cookbook/network)

</div>

---

## ğŸ“š æ–‡æ¡£ç½‘ç«™

**è®¿é—®æˆ‘ä»¬çš„å­¦ä¹ ç½‘ç«™ï¼š**

ğŸ‘‰ **[uvm-sv-cookbook.github.io](https://jingzhoushii.github.io/uvm-sv-cookbook/)** ğŸ‘ˆ

### ç‰¹è‰²åŠŸèƒ½

- ğŸ“– **ç»“æ„åŒ–æ–‡æ¡£** - å·¦ä¾§å¯¼èˆª + å³ä¾§å†…å®¹
- ğŸ”— **Mermaid å›¾è¡¨** - UVM æ¶æ„ã€æ—¶åºå›¾å¯è§†åŒ–
- ğŸ® **åœ¨çº¿ä»¿çœŸ** - EDA Playground ä¸€é”®è¿è¡Œ
- ğŸ“Š **å­¦ä¹ è·¯å¾„** - Fast Track / Engineer / Architect

---

## ğŸ¯ å­¦ä¹ è·¯å¾„

| è·¯å¾„ | å‘¨æœŸ | ç›®æ ‡ | é€‚åˆäººç¾¤ |
|------|------|------|----------|
| âš¡ [Fast Track](docs/projects/fast-track.md) | 2 å‘¨ | å¿«é€Ÿå…¥é—¨ | ç´§æ€¥é¡¹ç›® |
| ğŸ› ï¸ [Engineer](docs/projects/engineer.md) | 4 å‘¨ | å·¥ç¨‹èƒ½åŠ› | è½¬å²—/é¢è¯• |
| ğŸ—ï¸ [Architect](docs/projects/architect.md) | 6 å‘¨ | æ¶æ„è®¾è®¡ | èµ„æ·±å·¥ç¨‹å¸ˆ |

---

## ğŸ“¦ é¡¹ç›®å†…å®¹

### Mini SoC éªŒè¯å¹³å°

å®Œæ•´çš„å·¥ä¸šçº§ SoC éªŒè¯é¡¹ç›®ï¼š

```
projects/mini_soc/
â”œâ”€â”€ rtl/           # RTL è®¾è®¡
â”œâ”€â”€ tb/            # éªŒè¯å¹³å°
â”‚   â”œâ”€â”€ agent/     # Agents (Bus/UART/DMA)
â”‚   â”œâ”€â”€ env/       # Environment
â”‚   â”œâ”€â”€ virt_seq/  # Virtual Sequences
â”‚   â””â”€â”€ test/      # Tests (9+)
â”œâ”€â”€ coverage/       # è¦†ç›–ç‡æ¨¡å‹
â”œâ”€â”€ reg/           # å‚è€ƒæ¨¡å‹
â””â”€â”€ regress/       # å›å½’æ¡†æ¶
```

### ä»£ç ç»Ÿè®¡

| ç±»å‹ | æ•°é‡ |
|------|------|
| SV æ–‡ä»¶ | 50+ |
| æµ‹è¯•ç”¨ä¾‹ | 9+ |
| æ–‡æ¡£ç« èŠ‚ | 30+ |
| ä»£ç è¡Œæ•° | 10,000+ |

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. æœ¬åœ°è¿è¡Œ

```bash
# å…‹éš†é¡¹ç›®
git clone https://github.com/jingzhoushii/uvm-sv-cookbook.git
cd uvm-sv-cookbook

# è¿è¡Œ Mini SoC
cd projects/mini_soc
make
python3 regress/run_industrial.py --mode nightly
```

### 2. åœ¨çº¿è¿è¡Œ

[![EDA Playground](https://img.shields.io/badge/EDA-Playground-blue)](https://edaplayground.com/)

### 3. å­¦ä¹ ç½‘ç«™

è®¿é—® **[æ–‡æ¡£ç½‘ç«™](https://jingzhoushii.github.io/uvm-sv-cookbook/)** è·å–å®Œæ•´å­¦ä¹ ä½“éªŒã€‚

---

## ğŸ“– æ–‡æ¡£ç»“æ„

```
docs/
â”œâ”€â”€ index.md              # ä¸»é¡µ
â”œâ”€â”€ quick-start.md        # å¿«é€Ÿå¼€å§‹
â”œâ”€â”€ 01-sv-fundamentals/  # SystemVerilog åŸºç¡€
â”œâ”€â”€ 02-uvm-phases/       # UVM é˜¶æ®µ
â”œâ”€â”€ 03-sequences/        # åºåˆ—è®¾è®¡
â”œâ”€â”€ 04-configuration/    # é…ç½®æœºåˆ¶
â”œâ”€â”€ 05-tlm-communication/# TLM é€šä¿¡
â”œâ”€â”€ 06-register-verification/# å¯„å­˜å™¨éªŒè¯
â”œâ”€â”€ 07-testbench-architecture/# æµ‹è¯•å¹³å°æ¶æ„
â”œâ”€â”€ 08-coverage/         # è¦†ç›–ç‡
â”œâ”€â”€ 09-performance/     # æ€§èƒ½ä¼˜åŒ–
â”œâ”€â”€ 10-projects/         # é¡¹ç›®å®æˆ˜
â”‚   â”œâ”€â”€ mini_soc/       # Mini SoC è¯¦ç»†æ–‡æ¡£
â”‚   â””â”€â”€ learning-paths.md # å­¦ä¹ è·¯å¾„
â””â”€â”€ assets/             # èµ„æºæ–‡ä»¶
```

---

## ğŸ“ å­¦ä¹ è·¯çº¿å›¾

```mermaid
graph LR
    A[SV åŸºç¡€] --> B[UVM å…¥é—¨]
    B --> C[éªŒè¯æ–¹æ³•å­¦]
    C --> D[é¡¹ç›®å®æˆ˜]
    D --> E[å·¥ä¸šçº§å¹³å°]
    
    E --> F[æ¶æ„è®¾è®¡]
    F --> G[éªŒè¯ä¸“å®¶]
```

---

## ğŸ“Š GitHub ç»Ÿè®¡

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=jingzhoushii&repo=uvm-sv-cookbook&show_icons=true&theme=radical)

---

## ğŸ¤ è´¡çŒ®

æ¬¢è¿è´¡çŒ®ï¼è¯·é˜…è¯» [CONTRIBUTING.md](CONTRIBUTING.md) äº†è§£è¯¦æƒ…ã€‚

---

## ğŸ“ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT è®¸å¯è¯ - è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚

---

<div align="center">

**Made with â¤ï¸ for Verification Engineers**

</div>
