// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x1_create_H_matrix (
        ap_ready,
        H,
        H_matrix,
        H_matrix_ap_vld
);


output   ap_ready;
input  [127:0] H;
output  [127:0] H_matrix;
output   H_matrix_ap_vld;

assign ap_ready = 1'b1;

assign H_matrix = H;

assign H_matrix_ap_vld = 1'b1;

endmodule //GCM_AE_HW_1x1_create_H_matrix
