============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sat Jul  6 10:58:48 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.386101s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (98.1%)

RUN-1004 : used memory is 288 MB, reserved memory is 265 MB, peak memory is 294 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 128849018880"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109551730819072"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad1_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net fx_clk_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5499 instances
RUN-0007 : 2359 luts, 510 seqs, 1691 mslices, 884 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8003 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5496 nets have 2 pins
RUN-1001 : 2322 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     392     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5497 instances, 2359 luts, 510 seqs, 2575 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30629, tnet num: 8001, tinst num: 5497, tnode num: 32648, tedge num: 54004.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.643802s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (94.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.97798e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5497.
PHY-3001 : End clustering;  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.21101e+06, overlap = 230.25
PHY-3002 : Step(2): len = 1.08839e+06, overlap = 335.531
PHY-3002 : Step(3): len = 593744, overlap = 558.844
PHY-3002 : Step(4): len = 533281, overlap = 616.281
PHY-3002 : Step(5): len = 385227, overlap = 690.125
PHY-3002 : Step(6): len = 325894, overlap = 729.031
PHY-3002 : Step(7): len = 286245, overlap = 731.188
PHY-3002 : Step(8): len = 269019, overlap = 753.406
PHY-3002 : Step(9): len = 240675, overlap = 795.125
PHY-3002 : Step(10): len = 219194, overlap = 831.438
PHY-3002 : Step(11): len = 190238, overlap = 858.688
PHY-3002 : Step(12): len = 179810, overlap = 894.281
PHY-3002 : Step(13): len = 171220, overlap = 912.031
PHY-3002 : Step(14): len = 161445, overlap = 915.406
PHY-3002 : Step(15): len = 155674, overlap = 922.25
PHY-3002 : Step(16): len = 146398, overlap = 950.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19309e-06
PHY-3002 : Step(17): len = 165124, overlap = 888.844
PHY-3002 : Step(18): len = 173628, overlap = 874.812
PHY-3002 : Step(19): len = 182300, overlap = 795.875
PHY-3002 : Step(20): len = 196611, overlap = 764.156
PHY-3002 : Step(21): len = 214415, overlap = 611.625
PHY-3002 : Step(22): len = 236353, overlap = 453.844
PHY-3002 : Step(23): len = 224108, overlap = 403.219
PHY-3002 : Step(24): len = 214627, overlap = 377.375
PHY-3002 : Step(25): len = 201821, overlap = 345.375
PHY-3002 : Step(26): len = 192621, overlap = 339.281
PHY-3002 : Step(27): len = 189011, overlap = 319.781
PHY-3002 : Step(28): len = 188962, overlap = 319.25
PHY-3002 : Step(29): len = 181362, overlap = 310.75
PHY-3002 : Step(30): len = 181700, overlap = 310
PHY-3002 : Step(31): len = 180466, overlap = 274.969
PHY-3002 : Step(32): len = 181601, overlap = 253.75
PHY-3002 : Step(33): len = 180720, overlap = 246.312
PHY-3002 : Step(34): len = 179608, overlap = 247.469
PHY-3002 : Step(35): len = 179324, overlap = 249.125
PHY-3002 : Step(36): len = 175361, overlap = 248.156
PHY-3002 : Step(37): len = 174616, overlap = 259.906
PHY-3002 : Step(38): len = 171327, overlap = 257.25
PHY-3002 : Step(39): len = 171108, overlap = 245.375
PHY-3002 : Step(40): len = 171185, overlap = 245.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.38618e-06
PHY-3002 : Step(41): len = 170192, overlap = 248.25
PHY-3002 : Step(42): len = 170562, overlap = 247
PHY-3002 : Step(43): len = 171134, overlap = 254.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.77235e-06
PHY-3002 : Step(44): len = 179661, overlap = 215.094
PHY-3002 : Step(45): len = 182098, overlap = 205.688
PHY-3002 : Step(46): len = 184341, overlap = 192.219
PHY-3002 : Step(47): len = 187219, overlap = 186.469
PHY-3002 : Step(48): len = 215600, overlap = 137.312
PHY-3002 : Step(49): len = 232646, overlap = 124.25
PHY-3002 : Step(50): len = 223353, overlap = 129.438
PHY-3002 : Step(51): len = 221221, overlap = 126.875
PHY-3002 : Step(52): len = 216963, overlap = 112.719
PHY-3002 : Step(53): len = 206606, overlap = 102.969
PHY-3002 : Step(54): len = 205379, overlap = 93.0625
PHY-3002 : Step(55): len = 204837, overlap = 91.0625
PHY-3002 : Step(56): len = 203167, overlap = 95.0938
PHY-3002 : Step(57): len = 201183, overlap = 102.281
PHY-3002 : Step(58): len = 202586, overlap = 82.25
PHY-3002 : Step(59): len = 205205, overlap = 79.5
PHY-3002 : Step(60): len = 204740, overlap = 65.7188
PHY-3002 : Step(61): len = 204943, overlap = 65.4375
PHY-3002 : Step(62): len = 204743, overlap = 55.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.75447e-05
PHY-3002 : Step(63): len = 206317, overlap = 60.7188
PHY-3002 : Step(64): len = 206472, overlap = 60.7188
PHY-3002 : Step(65): len = 211626, overlap = 54.7812
PHY-3002 : Step(66): len = 213086, overlap = 54.5938
PHY-3002 : Step(67): len = 213463, overlap = 52.5312
PHY-3002 : Step(68): len = 215198, overlap = 51.375
PHY-3002 : Step(69): len = 222464, overlap = 43.6875
PHY-3002 : Step(70): len = 226989, overlap = 41.8125
PHY-3002 : Step(71): len = 229153, overlap = 30.5938
PHY-3002 : Step(72): len = 226648, overlap = 39.8438
PHY-3002 : Step(73): len = 227348, overlap = 42.2188
PHY-3002 : Step(74): len = 229180, overlap = 44.6562
PHY-3002 : Step(75): len = 229712, overlap = 40.6562
PHY-3002 : Step(76): len = 229329, overlap = 37.9062
PHY-3002 : Step(77): len = 228736, overlap = 28.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.50894e-05
PHY-3002 : Step(78): len = 228832, overlap = 32.8438
PHY-3002 : Step(79): len = 228901, overlap = 32.6562
PHY-3002 : Step(80): len = 230814, overlap = 30.5312
PHY-3002 : Step(81): len = 231022, overlap = 30.1562
PHY-3002 : Step(82): len = 233906, overlap = 23.7812
PHY-3002 : Step(83): len = 234738, overlap = 25.9688
PHY-3002 : Step(84): len = 235861, overlap = 23.8125
PHY-3002 : Step(85): len = 236047, overlap = 23.9688
PHY-3002 : Step(86): len = 237474, overlap = 28.4062
PHY-3002 : Step(87): len = 239528, overlap = 23.3125
PHY-3002 : Step(88): len = 237460, overlap = 27.5312
PHY-3002 : Step(89): len = 236991, overlap = 29.9375
PHY-3002 : Step(90): len = 236486, overlap = 25.2812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.73193e-05
PHY-3002 : Step(91): len = 238676, overlap = 20.3438
PHY-3002 : Step(92): len = 239197, overlap = 20.3438
PHY-3002 : Step(93): len = 240965, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012290s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (381.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 426536, over cnt = 1824(5%), over = 8370, worst = 37
PHY-1001 : End global iterations;  0.775320s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (137.0%)

PHY-1001 : Congestion index: top1 = 83.81, top5 = 62.33, top10 = 52.07, top15 = 46.00.
PHY-3001 : End congestion estimation;  0.951192s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (129.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.191418s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9901e-06
PHY-3002 : Step(94): len = 234731, overlap = 56.5312
PHY-3002 : Step(95): len = 235536, overlap = 63.25
PHY-3002 : Step(96): len = 231021, overlap = 126.5
PHY-3002 : Step(97): len = 229462, overlap = 166.812
PHY-3002 : Step(98): len = 213792, overlap = 133.719
PHY-3002 : Step(99): len = 213701, overlap = 130.594
PHY-3002 : Step(100): len = 211426, overlap = 139.594
PHY-3002 : Step(101): len = 211299, overlap = 139.094
PHY-3002 : Step(102): len = 210573, overlap = 140.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.98021e-06
PHY-3002 : Step(103): len = 209800, overlap = 135.531
PHY-3002 : Step(104): len = 209735, overlap = 135.438
PHY-3002 : Step(105): len = 209735, overlap = 135.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19604e-05
PHY-3002 : Step(106): len = 215925, overlap = 110.156
PHY-3002 : Step(107): len = 216978, overlap = 108.188
PHY-3002 : Step(108): len = 226196, overlap = 81.8125
PHY-3002 : Step(109): len = 228295, overlap = 65.375
PHY-3002 : Step(110): len = 230854, overlap = 67.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.39208e-05
PHY-3002 : Step(111): len = 234112, overlap = 58.7188
PHY-3002 : Step(112): len = 235010, overlap = 57.375
PHY-3002 : Step(113): len = 252494, overlap = 35.0625
PHY-3002 : Step(114): len = 257944, overlap = 19.3438
PHY-3002 : Step(115): len = 258202, overlap = 17.5312
PHY-3002 : Step(116): len = 258341, overlap = 24.875
PHY-3002 : Step(117): len = 259102, overlap = 21.1562
PHY-3002 : Step(118): len = 258380, overlap = 19.7188
PHY-3002 : Step(119): len = 258219, overlap = 20.0625
PHY-3002 : Step(120): len = 258125, overlap = 19.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.78417e-05
PHY-3002 : Step(121): len = 260343, overlap = 20.3125
PHY-3002 : Step(122): len = 260649, overlap = 20.125
PHY-3002 : Step(123): len = 275775, overlap = 10.5625
PHY-3002 : Step(124): len = 284160, overlap = 10.0938
PHY-3002 : Step(125): len = 274964, overlap = 14.1875
PHY-3002 : Step(126): len = 273955, overlap = 14.6875
PHY-3002 : Step(127): len = 271947, overlap = 15.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.56833e-05
PHY-3002 : Step(128): len = 281226, overlap = 10.5625
PHY-3002 : Step(129): len = 282943, overlap = 10.375
PHY-3002 : Step(130): len = 298863, overlap = 2.5625
PHY-3002 : Step(131): len = 303106, overlap = 2.625
PHY-3002 : Step(132): len = 303600, overlap = 1.6875
PHY-3002 : Step(133): len = 303847, overlap = 1.625
PHY-3002 : Step(134): len = 304509, overlap = 9.75
PHY-3002 : Step(135): len = 301110, overlap = 7.6875
PHY-3002 : Step(136): len = 300746, overlap = 8
PHY-3002 : Step(137): len = 299894, overlap = 8
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000191367
PHY-3002 : Step(138): len = 302559, overlap = 2.375
PHY-3002 : Step(139): len = 303976, overlap = 2.25
PHY-3002 : Step(140): len = 307494, overlap = 2.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 70/8003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 517032, over cnt = 1721(4%), over = 7659, worst = 37
PHY-1001 : End global iterations;  0.849372s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (115.9%)

PHY-1001 : Congestion index: top1 = 78.51, top5 = 57.46, top10 = 48.27, top15 = 43.19.
PHY-3001 : End congestion estimation;  1.019770s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (113.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.188318s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011582
PHY-3002 : Step(141): len = 305063, overlap = 76.9375
PHY-3002 : Step(142): len = 305659, overlap = 58.4062
PHY-3002 : Step(143): len = 304520, overlap = 56.2812
PHY-3002 : Step(144): len = 301311, overlap = 48.8438
PHY-3002 : Step(145): len = 301650, overlap = 49.3438
PHY-3002 : Step(146): len = 301467, overlap = 47.0938
PHY-3002 : Step(147): len = 298954, overlap = 38.9062
PHY-3002 : Step(148): len = 298334, overlap = 36.125
PHY-3002 : Step(149): len = 294997, overlap = 39.75
PHY-3002 : Step(150): len = 294479, overlap = 40.5938
PHY-3002 : Step(151): len = 291158, overlap = 43.4688
PHY-3002 : Step(152): len = 290503, overlap = 45.6875
PHY-3002 : Step(153): len = 288828, overlap = 48.1562
PHY-3002 : Step(154): len = 287983, overlap = 45.7188
PHY-3002 : Step(155): len = 287814, overlap = 41.9375
PHY-3002 : Step(156): len = 286386, overlap = 35.1562
PHY-3002 : Step(157): len = 284463, overlap = 39.0625
PHY-3002 : Step(158): len = 283624, overlap = 43.4688
PHY-3002 : Step(159): len = 282364, overlap = 38.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000231641
PHY-3002 : Step(160): len = 285401, overlap = 32.1562
PHY-3002 : Step(161): len = 289466, overlap = 33.625
PHY-3002 : Step(162): len = 294681, overlap = 35
PHY-3002 : Step(163): len = 297489, overlap = 33.3438
PHY-3002 : Step(164): len = 296874, overlap = 33.0312
PHY-3002 : Step(165): len = 295442, overlap = 30.7812
PHY-3002 : Step(166): len = 294875, overlap = 35.3125
PHY-3002 : Step(167): len = 294466, overlap = 35.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000463281
PHY-3002 : Step(168): len = 298232, overlap = 35.5312
PHY-3002 : Step(169): len = 302417, overlap = 32.3125
PHY-3002 : Step(170): len = 308357, overlap = 33.0625
PHY-3002 : Step(171): len = 312049, overlap = 38.875
PHY-3002 : Step(172): len = 312603, overlap = 40.0938
PHY-3002 : Step(173): len = 310791, overlap = 37
PHY-3002 : Step(174): len = 308629, overlap = 34.6875
PHY-3002 : Step(175): len = 307983, overlap = 34.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000807566
PHY-3002 : Step(176): len = 310791, overlap = 35.8438
PHY-3002 : Step(177): len = 314310, overlap = 36.0938
PHY-3002 : Step(178): len = 315852, overlap = 35.9375
PHY-3002 : Step(179): len = 319504, overlap = 33.2812
PHY-3002 : Step(180): len = 325761, overlap = 31.8125
PHY-3002 : Step(181): len = 330744, overlap = 35.9062
PHY-3002 : Step(182): len = 330816, overlap = 35.3125
PHY-3002 : Step(183): len = 329934, overlap = 34.4688
PHY-3002 : Step(184): len = 328682, overlap = 34.8125
PHY-3002 : Step(185): len = 326404, overlap = 34.7812
PHY-3002 : Step(186): len = 324978, overlap = 34.1875
PHY-3002 : Step(187): len = 323701, overlap = 33.4375
PHY-3002 : Step(188): len = 323634, overlap = 32.25
PHY-3002 : Step(189): len = 323997, overlap = 29.5938
PHY-3002 : Step(190): len = 325018, overlap = 29.3438
PHY-3002 : Step(191): len = 326585, overlap = 30
PHY-3002 : Step(192): len = 327695, overlap = 29.7812
PHY-3002 : Step(193): len = 328288, overlap = 29.3438
PHY-3002 : Step(194): len = 328294, overlap = 27.7812
PHY-3002 : Step(195): len = 328371, overlap = 29.3125
PHY-3002 : Step(196): len = 328433, overlap = 27.1875
PHY-3002 : Step(197): len = 328776, overlap = 24.9688
PHY-3002 : Step(198): len = 328998, overlap = 23.8125
PHY-3002 : Step(199): len = 329289, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00160818
PHY-3002 : Step(200): len = 330083, overlap = 25.7812
PHY-3002 : Step(201): len = 333076, overlap = 24.9062
PHY-3002 : Step(202): len = 334319, overlap = 25.0938
PHY-3002 : Step(203): len = 336565, overlap = 23.25
PHY-3002 : Step(204): len = 338190, overlap = 23.25
PHY-3002 : Step(205): len = 340517, overlap = 23.3438
PHY-3002 : Step(206): len = 343323, overlap = 23.375
PHY-3002 : Step(207): len = 344524, overlap = 20.8125
PHY-3002 : Step(208): len = 344793, overlap = 20.5
PHY-3002 : Step(209): len = 344877, overlap = 20.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00321637
PHY-3002 : Step(210): len = 345291, overlap = 20.1562
PHY-3002 : Step(211): len = 347310, overlap = 20.625
PHY-3002 : Step(212): len = 348123, overlap = 20.2188
PHY-3002 : Step(213): len = 349362, overlap = 20.5625
PHY-3002 : Step(214): len = 350173, overlap = 20.5625
PHY-3002 : Step(215): len = 350874, overlap = 20.6875
PHY-3002 : Step(216): len = 351292, overlap = 21.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30629, tnet num: 8001, tinst num: 5497, tnode num: 32648, tedge num: 54004.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 233.44 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 229/8003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 601504, over cnt = 1832(5%), over = 7333, worst = 28
PHY-1001 : End global iterations;  0.756258s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (146.7%)

PHY-1001 : Congestion index: top1 = 67.26, top5 = 53.11, top10 = 46.25, top15 = 42.05.
PHY-1001 : End incremental global routing;  0.914554s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (138.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.247446s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.284504s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (126.5%)

OPT-1001 : Current memory(MB): used = 425, reserve = 406, peak = 428.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6506/8003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 601504, over cnt = 1832(5%), over = 7333, worst = 28
PHY-1002 : len = 629768, over cnt = 1358(3%), over = 4121, worst = 16
PHY-1002 : len = 647192, over cnt = 511(1%), over = 1409, worst = 16
PHY-1002 : len = 656272, over cnt = 208(0%), over = 444, worst = 13
PHY-1002 : len = 648224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.310131s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 49.55, top5 = 41.66, top10 = 38.02, top15 = 35.59.
OPT-1001 : End congestion update;  1.459691s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (133.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165927s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.2%)

OPT-0007 : Start: WNS 999220 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.625764s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (129.7%)

OPT-1001 : Current memory(MB): used = 428, reserve = 409, peak = 428.
OPT-1001 : End physical optimization;  3.821179s wall, 4.609375s user + 0.031250s system = 4.640625s CPU (121.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2359 LUT to BLE ...
SYN-4008 : Packed 2359 LUT and 266 SEQ to BLE.
SYN-4003 : Packing 244 remaining SEQ's ...
SYN-4005 : Packed 117 SEQ with LUT/SLICE
SYN-4006 : 1987 single LUT's are left
SYN-4006 : 127 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2486/5208 primitive instances ...
PHY-3001 : End packing;  0.176016s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3922 instances
RUN-1001 : 1933 mslices, 1934 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7756 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5267 nets have 2 pins
RUN-1001 : 2306 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3920 instances, 3867 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 350129, Over = 49.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5200/7756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 631552, over cnt = 472(1%), over = 618, worst = 6
PHY-1002 : len = 631880, over cnt = 321(0%), over = 394, worst = 4
PHY-1002 : len = 633688, over cnt = 135(0%), over = 165, worst = 3
PHY-1002 : len = 634424, over cnt = 66(0%), over = 82, worst = 3
PHY-1002 : len = 635296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.819194s wall, 0.953125s user + 0.109375s system = 1.062500s CPU (129.7%)

PHY-1001 : Congestion index: top1 = 49.46, top5 = 40.97, top10 = 37.30, top15 = 34.81.
PHY-3001 : End congestion estimation;  0.992225s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (122.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29711, tnet num: 7754, tinst num: 3920, tnode num: 31325, tedge num: 52890.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.024207s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44955e-05
PHY-3002 : Step(217): len = 312932, overlap = 46.5
PHY-3002 : Step(218): len = 308281, overlap = 55.25
PHY-3002 : Step(219): len = 303712, overlap = 56
PHY-3002 : Step(220): len = 302974, overlap = 56.75
PHY-3002 : Step(221): len = 300193, overlap = 59.25
PHY-3002 : Step(222): len = 299207, overlap = 63.5
PHY-3002 : Step(223): len = 296910, overlap = 62.5
PHY-3002 : Step(224): len = 296613, overlap = 61
PHY-3002 : Step(225): len = 293290, overlap = 65
PHY-3002 : Step(226): len = 292921, overlap = 65.75
PHY-3002 : Step(227): len = 291821, overlap = 64.75
PHY-3002 : Step(228): len = 291669, overlap = 65.25
PHY-3002 : Step(229): len = 291210, overlap = 65.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108991
PHY-3002 : Step(230): len = 296655, overlap = 60
PHY-3002 : Step(231): len = 297562, overlap = 59.25
PHY-3002 : Step(232): len = 303704, overlap = 55
PHY-3002 : Step(233): len = 306452, overlap = 54.25
PHY-3002 : Step(234): len = 307655, overlap = 51
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217982
PHY-3002 : Step(235): len = 313312, overlap = 49
PHY-3002 : Step(236): len = 314968, overlap = 49.25
PHY-3002 : Step(237): len = 323851, overlap = 42.75
PHY-3002 : Step(238): len = 323569, overlap = 44.5
PHY-3002 : Step(239): len = 323550, overlap = 44.5
PHY-3002 : Step(240): len = 322408, overlap = 41.75
PHY-3002 : Step(241): len = 322356, overlap = 42
PHY-3002 : Step(242): len = 323219, overlap = 39.5
PHY-3002 : Step(243): len = 323676, overlap = 39
PHY-3002 : Step(244): len = 324373, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000434243
PHY-3002 : Step(245): len = 330180, overlap = 37.5
PHY-3002 : Step(246): len = 333995, overlap = 36.75
PHY-3002 : Step(247): len = 338194, overlap = 34
PHY-3002 : Step(248): len = 341261, overlap = 34.25
PHY-3002 : Step(249): len = 343604, overlap = 36.25
PHY-3002 : Step(250): len = 343882, overlap = 35
PHY-3002 : Step(251): len = 343740, overlap = 35.25
PHY-3002 : Step(252): len = 342561, overlap = 34
PHY-3002 : Step(253): len = 342096, overlap = 33.25
PHY-3002 : Step(254): len = 341666, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000786878
PHY-3002 : Step(255): len = 346895, overlap = 34.25
PHY-3002 : Step(256): len = 350519, overlap = 33.5
PHY-3002 : Step(257): len = 353186, overlap = 32
PHY-3002 : Step(258): len = 354745, overlap = 32
PHY-3002 : Step(259): len = 357004, overlap = 31.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00127317
PHY-3002 : Step(260): len = 359217, overlap = 31.5
PHY-3002 : Step(261): len = 362087, overlap = 30
PHY-3002 : Step(262): len = 365590, overlap = 30
PHY-3002 : Step(263): len = 369774, overlap = 31
PHY-3002 : Step(264): len = 371544, overlap = 32
PHY-3002 : Step(265): len = 373605, overlap = 33.5
PHY-3002 : Step(266): len = 376068, overlap = 31
PHY-3002 : Step(267): len = 377763, overlap = 30.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00246886
PHY-3002 : Step(268): len = 379322, overlap = 30.25
PHY-3002 : Step(269): len = 382294, overlap = 30
PHY-3002 : Step(270): len = 386634, overlap = 31.5
PHY-3002 : Step(271): len = 390522, overlap = 30
PHY-3002 : Step(272): len = 393246, overlap = 29.25
PHY-3002 : Step(273): len = 394930, overlap = 31.25
PHY-3002 : Step(274): len = 397049, overlap = 32.25
PHY-3002 : Step(275): len = 398391, overlap = 34.5
PHY-3002 : Step(276): len = 399797, overlap = 33
PHY-3002 : Step(277): len = 400785, overlap = 33.25
PHY-3002 : Step(278): len = 401110, overlap = 32.75
PHY-3002 : Step(279): len = 401278, overlap = 32.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00444986
PHY-3002 : Step(280): len = 402256, overlap = 32.75
PHY-3002 : Step(281): len = 404550, overlap = 32.25
PHY-3002 : Step(282): len = 407882, overlap = 33
PHY-3002 : Step(283): len = 409235, overlap = 33
PHY-3002 : Step(284): len = 410306, overlap = 32.75
PHY-3002 : Step(285): len = 411116, overlap = 31.5
PHY-3002 : Step(286): len = 412208, overlap = 31.75
PHY-3002 : Step(287): len = 413207, overlap = 31.75
PHY-3002 : Step(288): len = 413802, overlap = 30.75
PHY-3002 : Step(289): len = 414942, overlap = 30.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.651667s wall, 0.515625s user + 1.250000s system = 1.765625s CPU (270.9%)

PHY-3001 : Trial Legalized: Len = 425763
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 217/7756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 665560, over cnt = 1109(3%), over = 2106, worst = 8
PHY-1002 : len = 674144, over cnt = 704(2%), over = 1093, worst = 8
PHY-1002 : len = 682016, over cnt = 271(0%), over = 379, worst = 6
PHY-1002 : len = 683776, over cnt = 135(0%), over = 172, worst = 4
PHY-1002 : len = 685864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.395768s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (135.5%)

PHY-1001 : Congestion index: top1 = 45.43, top5 = 39.83, top10 = 36.81, top15 = 34.87.
PHY-3001 : End congestion estimation;  1.588683s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (130.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200154s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000143557
PHY-3002 : Step(290): len = 387305, overlap = 11.75
PHY-3002 : Step(291): len = 372324, overlap = 12.75
PHY-3002 : Step(292): len = 365000, overlap = 5.75
PHY-3002 : Step(293): len = 363347, overlap = 5.25
PHY-3002 : Step(294): len = 361756, overlap = 6.5
PHY-3002 : Step(295): len = 361304, overlap = 6.5
PHY-3002 : Step(296): len = 359694, overlap = 7.25
PHY-3002 : Step(297): len = 359185, overlap = 6.75
PHY-3002 : Step(298): len = 358582, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 363155, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016943s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.2%)

PHY-3001 : 27 instances has been re-located, deltaX = 9, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 363415, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29711, tnet num: 7754, tinst num: 3920, tnode num: 31325, tedge num: 52890.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.019925s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.6%)

RUN-1004 : used memory is 436 MB, reserved memory is 418 MB, peak memory is 449 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1991/7756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612560, over cnt = 1036(2%), over = 1878, worst = 9
PHY-1002 : len = 618704, over cnt = 685(1%), over = 1054, worst = 9
PHY-1002 : len = 626104, over cnt = 231(0%), over = 309, worst = 5
PHY-1002 : len = 629224, over cnt = 40(0%), over = 50, worst = 3
PHY-1002 : len = 629544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.194538s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (136.0%)

PHY-1001 : Congestion index: top1 = 44.50, top5 = 39.18, top10 = 35.98, top15 = 33.96.
PHY-1001 : End incremental global routing;  1.366073s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (132.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.228976s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.755638s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (125.5%)

OPT-1001 : Current memory(MB): used = 443, reserve = 426, peak = 449.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6274/7756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055074s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (113.5%)

PHY-1001 : Congestion index: top1 = 44.50, top5 = 39.18, top10 = 35.98, top15 = 33.96.
OPT-1001 : End congestion update;  0.217548s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (100.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128651s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.2%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.346298s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 446, reserve = 428, peak = 449.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150936s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6274/7756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.085941s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.1%)

PHY-1001 : Congestion index: top1 = 44.50, top5 = 39.18, top10 = 35.98, top15 = 33.96.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160380s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 44.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.779549s wall, 4.203125s user + 0.015625s system = 4.218750s CPU (111.6%)

RUN-1003 : finish command "place" in  25.414034s wall, 48.843750s user + 12.453125s system = 61.296875s CPU (241.2%)

RUN-1004 : used memory is 416 MB, reserved memory is 398 MB, peak memory is 449 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.577962s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (165.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 414 MB, peak memory is 488 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3922 instances
RUN-1001 : 1933 mslices, 1934 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7756 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5267 nets have 2 pins
RUN-1001 : 2306 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29711, tnet num: 7754, tinst num: 3920, tnode num: 31325, tedge num: 52890.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1933 mslices, 1934 lslices, 29 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 598736, over cnt = 1104(3%), over = 2134, worst = 9
PHY-1002 : len = 606280, over cnt = 804(2%), over = 1309, worst = 9
PHY-1002 : len = 616256, over cnt = 272(0%), over = 383, worst = 6
PHY-1002 : len = 620264, over cnt = 49(0%), over = 62, worst = 3
PHY-1002 : len = 621112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.338070s wall, 1.671875s user + 0.062500s system = 1.734375s CPU (129.6%)

PHY-1001 : Congestion index: top1 = 45.65, top5 = 39.31, top10 = 36.06, top15 = 33.84.
PHY-1001 : End global routing;  1.549065s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (126.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 466, reserve = 449, peak = 488.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad1_clk_syn_7 will be merged with clock ad1_clk_dup_1
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 713, reserve = 700, peak = 713.
PHY-1001 : End build detailed router design. 4.581044s wall, 4.531250s user + 0.000000s system = 4.531250s CPU (98.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 38776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.234576s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 746, reserve = 734, peak = 746.
PHY-1001 : End phase 1; 3.240474s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 2.01352e+06, over cnt = 1337(0%), over = 1340, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 753, reserve = 739, peak = 753.
PHY-1001 : End initial routed; 35.973363s wall, 46.468750s user + 0.203125s system = 46.671875s CPU (129.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5292(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.071912s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 761, reserve = 747, peak = 761.
PHY-1001 : End phase 2; 37.045356s wall, 47.546875s user + 0.203125s system = 47.750000s CPU (128.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.01352e+06, over cnt = 1337(0%), over = 1340, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.027449s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.94369e+06, over cnt = 479(0%), over = 479, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 11.017492s wall, 11.171875s user + 0.000000s system = 11.171875s CPU (101.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91794e+06, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 4.288086s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (102.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91502e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.482471s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (113.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91477e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.077469s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5292(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.115987s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (98.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-1001 : 262 feed throughs used by 57 nets
PHY-1001 : End commit to database; 1.366597s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 809, reserve = 796, peak = 809.
PHY-1001 : End phase 3; 18.557221s wall, 18.796875s user + 0.031250s system = 18.828125s CPU (101.5%)

PHY-1003 : Routed, final wirelength = 1.91477e+06
PHY-1001 : Current memory(MB): used = 810, reserve = 798, peak = 810.
PHY-1001 : End export database. 0.033464s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.4%)

PHY-1001 : End detail routing;  63.724876s wall, 74.359375s user + 0.250000s system = 74.609375s CPU (117.1%)

RUN-1003 : finish command "route" in  66.461544s wall, 77.437500s user + 0.312500s system = 77.750000s CPU (117.0%)

RUN-1004 : used memory is 759 MB, reserved memory is 746 MB, peak memory is 810 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7509   out of  19600   38.31%
#reg                      596   out of  19600    3.04%
#le                      7636
  #lut only              7040   out of   7636   92.19%
  #reg only               127   out of   7636    1.66%
  #lut&reg                469   out of   7636    6.14%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      140
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      89
#3        ad1_clk_dup_1                   GCLK               lslice             ad1_clk_syn_14.f1                           55
#4        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_23.f0               54
#5        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             51
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    23
#7        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_m/data_fx_b1_n4102_syn_172.q0             3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7636   |4934    |2575    |607     |9       |7       |
|  ad_delay                |ad_delay_module                        |54     |35      |19      |35      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |2      |2       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |10     |5       |5       |8       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |10     |5       |5       |8       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6584   |4335    |2184    |304     |0       |7       |
|  fifo                    |fifo_module                            |209    |115     |32      |164     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |156    |83      |32      |111     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |38     |20      |0       |38      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |44     |24      |0       |44      |0       |0       |
|  mux                     |mux2_module                            |63     |57      |6       |54      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |60     |52      |8       |15      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5235  
    #2          2       135   
    #3          3       2087  
    #4          4        82   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.79            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.590200s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (167.0%)

RUN-1004 : used memory is 760 MB, reserved memory is 753 MB, peak memory is 819 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29711, tnet num: 7754, tinst num: 3920, tnode num: 31325, tedge num: 52890.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad1_clk_syn_7
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div/clk
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_syn_4
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3920
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7756, pip num: 92794
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 262
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3136 valid insts, and 285911 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.564331s wall, 121.437500s user + 0.078125s system = 121.515625s CPU (1270.5%)

RUN-1004 : used memory is 814 MB, reserved memory is 811 MB, peak memory is 985 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240706_105848.log"
