

================================================================
== Vitis HLS Report for 'decision_function_84'
================================================================
* Date:           Thu Jan 23 13:47:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_165 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_166 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_167 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_168 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_169 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_170 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_171 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1120, i18 7302" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_420 = icmp_slt  i18 %p_read110, i18 233409" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_420' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_421 = icmp_slt  i18 %p_read110, i18 4497" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_421' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_422 = icmp_slt  i18 %p_read514, i18 910" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_422' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_423 = icmp_slt  i18 %p_read110, i18 45145" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_423' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_424 = icmp_slt  i18 %p_read1120, i18 7808" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_424' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_425 = icmp_slt  i18 %p_read_170, i18 197" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_425' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_426 = icmp_slt  i18 %p_read110, i18 101029" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_426' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_427 = icmp_slt  i18 %p_read110, i18 189632" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_427' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_428 = icmp_slt  i18 %p_read1120, i18 5947" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_428' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_429 = icmp_slt  i18 %p_read615, i18 455" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_429' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_430 = icmp_slt  i18 %p_read312, i18 83851" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_430' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_431 = icmp_slt  i18 %p_read_169, i18 351" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_431' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_432 = icmp_slt  i18 %p_read716, i18 88" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_432' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_433 = icmp_slt  i18 %p_read_169, i18 469" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_433' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_434 = icmp_slt  i18 %p_read413, i18 3103" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_434' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_435 = icmp_slt  i18 %p_read, i18 32257" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_435' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_436 = icmp_slt  i18 %p_read211, i18 260848" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_436' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_437 = icmp_slt  i18 %p_read817, i18 107" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_437' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_438 = icmp_slt  i18 %p_read918, i18 3013" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_438' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_439 = icmp_slt  i18 %p_read1120, i18 6699" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_439' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_440 = icmp_slt  i18 %p_read_165, i18 80032" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_440' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_441 = icmp_slt  i18 %p_read_167, i18 86219" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_441' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_442 = icmp_slt  i18 %p_read_167, i18 81950" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_442' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_443 = icmp_slt  i18 %p_read_166, i18 93077" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_443' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_444 = icmp_slt  i18 %p_read_168, i18 74" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_444' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_445 = icmp_slt  i18 %p_read_170, i18 974" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_445' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_446 = icmp_slt  i18 %p_read716, i18 62" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_446' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_447 = icmp_slt  i18 %p_read1019, i18 47" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_447' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_448 = icmp_slt  i18 %p_read_171, i18 5071" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_448' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_449 = icmp_slt  i18 %p_read_165, i18 87365" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_449' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_420, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_198 = xor i1 %icmp_ln86_420, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_198' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_198" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_517 = and i1 %icmp_ln86_422, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_517' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_75)   --->   "%xor_ln104_200 = xor i1 %icmp_ln86_422, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_200' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_75 = and i1 %and_ln102, i1 %xor_ln104_200" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_75' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_521 = and i1 %icmp_ln86_426, i1 %and_ln102_517" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_521' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_204 = xor i1 %icmp_ln86_426, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_204' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_522 = and i1 %icmp_ln86_427, i1 %and_ln104_75" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_522' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_530 = and i1 %icmp_ln86_435, i1 %xor_ln104_204" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_530' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_531 = and i1 %and_ln102_530, i1 %and_ln102_517" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_531' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_521, i1 %and_ln102_531" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_518 = and i1 %icmp_ln86_423, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_518' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_76)   --->   "%xor_ln104_201 = xor i1 %icmp_ln86_423, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_201' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_76 = and i1 %and_ln104, i1 %xor_ln104_201" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_76' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%xor_ln104_205 = xor i1 %icmp_ln86_427, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_205' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_523 = and i1 %icmp_ln86_428, i1 %and_ln102_518" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_523' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%and_ln102_529 = and i1 %icmp_ln86_434, i1 %and_ln102_521" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_529' <Predicate = (and_ln102_521 & and_ln102_517 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%and_ln102_532 = and i1 %icmp_ln86_436, i1 %and_ln102_522" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_532' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%and_ln102_533 = and i1 %icmp_ln86_437, i1 %xor_ln104_205" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_533' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%and_ln102_534 = and i1 %and_ln102_533, i1 %and_ln104_75" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_534' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%xor_ln117 = xor i1 %and_ln102_529, i1 1" [firmware/BDT.h:117]   --->   Operation 81 'xor' 'xor_ln117' <Predicate = (and_ln102_521 & and_ln102_517 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117' <Predicate = (and_ln102_521 & and_ln102_517 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%select_ln117 = select i1 %and_ln102_521, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117' <Predicate = (and_ln102_517 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%select_ln117_408 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_408' <Predicate = (and_ln102_517 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%zext_ln117_46 = zext i2 %select_ln117_408" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_46' <Predicate = (and_ln102_517 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%or_ln117_368 = or i1 %and_ln102_517, i1 %and_ln102_532" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_368' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_409 = select i1 %and_ln102_517, i3 %zext_ln117_46, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_409' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_369 = or i1 %and_ln102_517, i1 %and_ln102_522" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_369' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%select_ln117_410 = select i1 %or_ln117_368, i3 %select_ln117_409, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_410' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%or_ln117_370 = or i1 %or_ln117_369, i1 %and_ln102_534" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_370' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_411 = select i1 %or_ln117_369, i3 %select_ln117_410, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_411' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%select_ln117_412 = select i1 %or_ln117_370, i3 %select_ln117_411, i3 7" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_412' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%zext_ln117_47 = zext i3 %select_ln117_412" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_47' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_413 = select i1 %and_ln102, i4 %zext_ln117_47, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_413' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_372 = or i1 %and_ln102, i1 %and_ln102_523" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_372' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_516 = and i1 %icmp_ln86_421, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_516' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_74)   --->   "%xor_ln104_199 = xor i1 %icmp_ln86_421, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_74 = and i1 %xor_ln104_199, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 98 'and' 'and_ln104_74' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_519 = and i1 %icmp_ln86_424, i1 %and_ln102_516" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_519' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%xor_ln104_206 = xor i1 %icmp_ln86_428, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_206' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_524 = and i1 %icmp_ln86_429, i1 %and_ln104_76" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_524' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln102_525 = and i1 %icmp_ln86_430, i1 %and_ln102_519" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_525' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%and_ln102_535 = and i1 %icmp_ln86_438, i1 %and_ln102_523" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_535' <Predicate = (icmp_ln86 & or_ln117_372)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%and_ln102_536 = and i1 %icmp_ln86_439, i1 %xor_ln104_206" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_536' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%and_ln102_537 = and i1 %and_ln102_536, i1 %and_ln102_518" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_537' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%and_ln102_538 = and i1 %icmp_ln86_440, i1 %and_ln102_524" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_538' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%or_ln117_371 = or i1 %and_ln102, i1 %and_ln102_535" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_371' <Predicate = (icmp_ln86 & or_ln117_372)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%select_ln117_414 = select i1 %or_ln117_371, i4 %select_ln117_413, i4 9" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_414' <Predicate = (icmp_ln86 & or_ln117_372)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%or_ln117_373 = or i1 %or_ln117_372, i1 %and_ln102_537" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_373' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_415 = select i1 %or_ln117_372, i4 %select_ln117_414, i4 10" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_415' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln117_374 = or i1 %and_ln102, i1 %and_ln102_518" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_374' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%select_ln117_416 = select i1 %or_ln117_373, i4 %select_ln117_415, i4 11" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_416' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%or_ln117_375 = or i1 %or_ln117_374, i1 %and_ln102_538" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_375' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_417 = select i1 %or_ln117_374, i4 %select_ln117_416, i4 12" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_417' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_376 = or i1 %or_ln117_374, i1 %and_ln102_524" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_376' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%select_ln117_418 = select i1 %or_ln117_375, i4 %select_ln117_417, i4 13" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_418' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_419 = select i1 %or_ln117_376, i4 %select_ln117_418, i4 14" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_419' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_77)   --->   "%xor_ln104_202 = xor i1 %icmp_ln86_424, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_77 = and i1 %and_ln102_516, i1 %xor_ln104_202" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln102_520 = and i1 %icmp_ln86_425, i1 %and_ln104_74" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_520' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_78)   --->   "%xor_ln104_203 = xor i1 %icmp_ln86_425, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_78 = and i1 %and_ln104_74, i1 %xor_ln104_203" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_78' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%xor_ln104_207 = xor i1 %icmp_ln86_429, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_207' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%xor_ln104_208 = xor i1 %icmp_ln86_430, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_526 = and i1 %icmp_ln86_431, i1 %and_ln104_77" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_526' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%and_ln102_539 = and i1 %icmp_ln86_441, i1 %xor_ln104_207" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_539' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%and_ln102_540 = and i1 %and_ln102_539, i1 %and_ln104_76" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_540' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%and_ln102_541 = and i1 %icmp_ln86_442, i1 %and_ln102_525" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%and_ln102_542 = and i1 %icmp_ln86_443, i1 %xor_ln104_208" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%and_ln102_543 = and i1 %and_ln102_542, i1 %and_ln102_519" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%or_ln117_377 = or i1 %or_ln117_376, i1 %and_ln102_540" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_377' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%select_ln117_420 = select i1 %or_ln117_377, i4 %select_ln117_419, i4 15" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_420' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%zext_ln117_48 = zext i4 %select_ln117_420" [firmware/BDT.h:117]   --->   Operation 133 'zext' 'zext_ln117_48' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%or_ln117_378 = or i1 %icmp_ln86, i1 %and_ln102_541" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_421 = select i1 %icmp_ln86, i5 %zext_ln117_48, i5 16" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_421' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln117_379 = or i1 %icmp_ln86, i1 %and_ln102_525" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%select_ln117_422 = select i1 %or_ln117_378, i5 %select_ln117_421, i5 17" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%or_ln117_380 = or i1 %or_ln117_379, i1 %and_ln102_543" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_423 = select i1 %or_ln117_379, i5 %select_ln117_422, i5 18" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_423' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln117_381 = or i1 %icmp_ln86, i1 %and_ln102_519" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_381' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%select_ln117_424 = select i1 %or_ln117_380, i5 %select_ln117_423, i5 19" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_425 = select i1 %or_ln117_381, i5 %select_ln117_424, i5 20" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_425' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_383 = or i1 %or_ln117_381, i1 %and_ln102_526" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_383' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_385 = or i1 %icmp_ln86, i1 %and_ln102_516" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_385' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%xor_ln104_209 = xor i1 %icmp_ln86_431, i1 1" [firmware/BDT.h:104]   --->   Operation 145 'xor' 'xor_ln104_209' <Predicate = (or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%and_ln102_527 = and i1 %icmp_ln86_432, i1 %and_ln102_520" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_527' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%and_ln102_544 = and i1 %icmp_ln86_444, i1 %and_ln102_526" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_544' <Predicate = (or_ln117_383 & or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%and_ln102_545 = and i1 %icmp_ln86_445, i1 %xor_ln104_209" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_545' <Predicate = (or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%and_ln102_546 = and i1 %and_ln102_545, i1 %and_ln104_77" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_546' <Predicate = (or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%and_ln102_547 = and i1 %icmp_ln86_446, i1 %and_ln102_527" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%or_ln117_382 = or i1 %or_ln117_381, i1 %and_ln102_544" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_382' <Predicate = (or_ln117_383 & or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%select_ln117_426 = select i1 %or_ln117_382, i5 %select_ln117_425, i5 21" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_426' <Predicate = (or_ln117_383 & or_ln117_385)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%or_ln117_384 = or i1 %or_ln117_383, i1 %and_ln102_546" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_384' <Predicate = (or_ln117_385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_427 = select i1 %or_ln117_383, i5 %select_ln117_426, i5 22" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_427' <Predicate = (or_ln117_385)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%select_ln117_428 = select i1 %or_ln117_384, i5 %select_ln117_427, i5 23" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_428' <Predicate = (or_ln117_385)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%or_ln117_386 = or i1 %or_ln117_385, i1 %and_ln102_547" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_429 = select i1 %or_ln117_385, i5 %select_ln117_428, i5 24" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_429' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln117_387 = or i1 %or_ln117_385, i1 %and_ln102_527" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_387' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%select_ln117_430 = select i1 %or_ln117_386, i5 %select_ln117_429, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_431 = select i1 %or_ln117_387, i5 %select_ln117_430, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_431' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%xor_ln104_210 = xor i1 %icmp_ln86_432, i1 1" [firmware/BDT.h:104]   --->   Operation 161 'xor' 'xor_ln104_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.97ns)   --->   "%and_ln102_528 = and i1 %icmp_ln86_433, i1 %and_ln104_78" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_528' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%and_ln102_548 = and i1 %icmp_ln86_447, i1 %xor_ln104_210" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%and_ln102_549 = and i1 %and_ln102_548, i1 %and_ln102_520" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%and_ln102_550 = and i1 %icmp_ln86_448, i1 %and_ln102_528" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%or_ln117_388 = or i1 %or_ln117_387, i1 %and_ln102_549" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns)   --->   "%or_ln117_389 = or i1 %or_ln117_385, i1 %and_ln102_520" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_389' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%select_ln117_432 = select i1 %or_ln117_388, i5 %select_ln117_431, i5 27" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%or_ln117_390 = or i1 %or_ln117_389, i1 %and_ln102_550" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_433 = select i1 %or_ln117_389, i5 %select_ln117_432, i5 28" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_433' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln117_391 = or i1 %or_ln117_389, i1 %and_ln102_528" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_391' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%select_ln117_434 = select i1 %or_ln117_390, i5 %select_ln117_433, i5 29" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_435 = select i1 %or_ln117_391, i5 %select_ln117_434, i5 30" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_435' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 174 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_211 = xor i1 %icmp_ln86_433, i1 1" [firmware/BDT.h:104]   --->   Operation 175 'xor' 'xor_ln104_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_551 = and i1 %icmp_ln86_449, i1 %xor_ln104_211" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_552 = and i1 %and_ln102_551, i1 %and_ln104_78" [firmware/BDT.h:102]   --->   Operation 177 'and' 'and_ln102_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_392 = or i1 %or_ln117_391, i1 %and_ln102_552" [firmware/BDT.h:117]   --->   Operation 178 'or' 'or_ln117_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_436 = select i1 %or_ln117_392, i5 %select_ln117_435, i5 31" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3621, i5 1, i12 401, i5 2, i12 54, i5 3, i12 3985, i5 4, i12 32, i5 5, i12 3620, i5 6, i12 3922, i5 7, i12 3713, i5 8, i12 3975, i5 9, i12 116, i5 10, i12 241, i5 11, i12 4094, i5 12, i12 4027, i5 13, i12 280, i5 14, i12 3971, i5 15, i12 3697, i5 16, i12 3748, i5 17, i12 1788, i5 18, i12 3824, i5 19, i12 539, i5 20, i12 589, i5 21, i12 3683, i5 22, i12 3601, i5 23, i12 4024, i5 24, i12 3591, i5 25, i12 486, i5 26, i12 514, i5 27, i12 3591, i5 28, i12 3871, i5 29, i12 581, i5 30, i12 4095, i5 31, i12 3703, i12 0, i5 %select_ln117_436" [firmware/BDT.h:118]   --->   Operation 180 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 181 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1120', firmware/BDT.h:86) on port 'p_read11' (firmware/BDT.h:86) [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [40]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [72]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_517', firmware/BDT.h:102) [78]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_521', firmware/BDT.h:102) [90]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [132]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_529', firmware/BDT.h:102) [106]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_408', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_409', firmware/BDT.h:117) [137]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_410', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_411', firmware/BDT.h:117) [141]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_412', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_413', firmware/BDT.h:117) [145]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_535', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_371', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_414', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_415', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_416', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_417', firmware/BDT.h:117) [153]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_418', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_419', firmware/BDT.h:117) [157]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_207', firmware/BDT.h:104) [97]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_539', firmware/BDT.h:102) [116]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_540', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_377', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_420', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_421', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_422', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_423', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_424', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_425', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_544', firmware/BDT.h:102) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_382', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_426', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_427', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_428', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_429', firmware/BDT.h:117) [177]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_430', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_431', firmware/BDT.h:117) [181]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_389', firmware/BDT.h:117) [182]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_433', firmware/BDT.h:117) [185]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_434', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_435', firmware/BDT.h:117) [189]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_211', firmware/BDT.h:104) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_551', firmware/BDT.h:102) [128]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_552', firmware/BDT.h:102) [129]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_392', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_436', firmware/BDT.h:117) [190]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [191]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
