======
Cores:
======
Name:  "sc"
Bit Order:              little endian
Registers:
  Name:  "PC"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  PC
Next-instruction-address register:  PC
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  Da: 
    Pseudo:  1
    Width:   5
  Da_imp_bits__62_62_x_61_61_x_60_60_x_59_59_x_58_58_: [62,58] 
    Implements:  Da
  Dn: 
    Pseudo:  1
    Width:   5
  Dn_imp_bits__52_52_x_51_51_x_50_50_x_49_49_x_48_48_: [52,48] 
    Implements:  Dn
  PR: 
    Pseudo:  1
    Width:   2
  PR_imp_bits__13_13_x_12_12_: [13,12] 
    Implements:  PR
  Pn: 
    Pseudo:  1
    Width:   3
  Pn_imp_bits__50_50_x_49_49_x_48_48_: [50,48] 
    Implements:  Pn
  SG: 
    Pseudo:  1
    Width:   1
  SG_imp_bits__14_14_: [14,14] 
    Implements:  SG
  VarInstrOpcode_imp_bits__63_63_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_: [63,63] [47,47] [31,31] [18,15] [11,0] 
  VarInstrOpcode_imp_bits__63_63_x_52_52_x_51_51_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_: [63,63] [52,51] [47,47] [31,31] [18,15] [11,0] 
  VarInstrOpcode_imp_bits__63_63_x_62_62_x_61_61_x_60_60_x_59_59_x_58_58_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_: [63,58] [47,47] [31,31] [18,15] [11,0] 
  s32: 
    Signed:  1
    Pseudo:  1
    Width:   32
  s32_imp_bits__57_57_x_56_56_x_55_55_x_54_54_x_53_53_x_46_46_x_45_45_x_44_44_x_43_43_x_42_42_x_41_41_x_40_40_x_39_39_x_38_38_x_37_37_x_36_36_x_35_35_x_34_34_x_33_33_x_32_32_x_30_30_x_29_29_x_28_28_x_27_27_x_26_26_x_25_25_x_24_24_x_23_23_x_22_22_x_21_21_x_20_20_x_19_19_: [57,53] [46,32] [30,19] 
    Implements:  s32
Instructions:
  Name:  add (rank: 100)
  Width:  64
  Fields:  VarInstrOpcode_imp_bits__63_63_x_62_62_x_61_61_x_60_60_x_59_59_x_58_58_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_ s32_imp_bits__57_57_x_56_56_x_55_55_x_54_54_x_53_53_x_46_46_x_45_45_x_44_44_x_43_43_x_42_42_x_41_41_x_40_40_x_39_39_x_38_38_x_37_37_x_36_36_x_35_35_x_34_34_x_33_33_x_32_32_x_30_30_x_29_29_x_28_28_x_27_27_x_26_26_x_25_25_x_24_24_x_23_23_x_22_22_x_21_21_x_20_20_x_19_19_ Dn_imp_bits__52_52_x_51_51_x_50_50_x_49_49_x_48_48_ SG_imp_bits__14_14_ PR_imp_bits__13_13_x_12_12_
  Action:  {
     int i ;
}
  -------------------------------
  Name:  and (rank: 100)
  Width:  64
  Fields:  VarInstrOpcode_imp_bits__63_63_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_ Da_imp_bits__62_62_x_61_61_x_60_60_x_59_59_x_58_58_ s32_imp_bits__57_57_x_56_56_x_55_55_x_54_54_x_53_53_x_46_46_x_45_45_x_44_44_x_43_43_x_42_42_x_41_41_x_40_40_x_39_39_x_38_38_x_37_37_x_36_36_x_35_35_x_34_34_x_33_33_x_32_32_x_30_30_x_29_29_x_28_28_x_27_27_x_26_26_x_25_25_x_24_24_x_23_23_x_22_22_x_21_21_x_20_20_x_19_19_ Dn_imp_bits__52_52_x_51_51_x_50_50_x_49_49_x_48_48_ SG_imp_bits__14_14_ PR_imp_bits__13_13_x_12_12_
  Action:  {
     int j ;
}
  -------------------------------
  Name:  cmple (rank: 100)
  Width:  64
  Fields:  VarInstrOpcode_imp_bits__63_63_x_52_52_x_51_51_x_47_47_x_31_31_x_18_18_x_17_17_x_16_16_x_15_15_x_11_11_x_10_10_x_9_9_x_8_8_x_7_7_x_6_6_x_5_5_x_4_4_x_3_3_x_2_2_x_1_1_x_0_0_ Da_imp_bits__62_62_x_61_61_x_60_60_x_59_59_x_58_58_ s32_imp_bits__57_57_x_56_56_x_55_55_x_54_54_x_53_53_x_46_46_x_45_45_x_44_44_x_43_43_x_42_42_x_41_41_x_40_40_x_39_39_x_38_38_x_37_37_x_36_36_x_35_35_x_34_34_x_33_33_x_32_32_x_30_30_x_29_29_x_28_28_x_27_27_x_26_26_x_25_25_x_24_24_x_23_23_x_22_22_x_21_21_x_20_20_x_19_19_ Pn_imp_bits__50_50_x_49_49_x_48_48_ SG_imp_bits__14_14_ PR_imp_bits__13_13_x_12_12_
  Action:  {
     int k ;
}
  -------------------------------

Instruction Tables:
other:
    Mask:  0x0000000080078fff (word 1)
    493344(0000000000078720):      Mask:  0xfc00800000000000
      63488(7c00000000000000):  add
    494912(0000000000078d40):      Mask:  0x8018800000000000
      48(0018000000000000):  cmple
    494944(0000000000078d60):      Mask:  0x8000800000000000
      0(0000000000000000):  and
-------------------------------

