$date
	Sat Oct 22 19:42:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#504993
b10000 !
1"
#504994
b10000 &
b10000 %
1$
#504995
0"
#504998
b1000 &
b1000 %
#505002
b100 &
b100 %
#505006
b10 &
b10 %
#505010
b1 &
b1 %
1#
#505014
b0 &
0#
b0 %
0$
#1497951
b10011 !
1"
#1497954
b10011 &
b10011 %
1$
#1497955
0"
#1497958
b111010 &
b111010 %
#1497962
b11101 &
b11101 %
#1497966
b1011000 &
b1011000 %
#1497970
b101100 &
b101100 %
#1497974
b10110 &
b10110 %
#1497978
b1011 &
b1011 %
#1497982
b100010 &
b100010 %
#1497986
b10001 &
b10001 %
#1497990
b110100 &
b110100 %
#1497994
b11010 &
b11010 %
#1497998
b1101 &
b1101 %
#1498002
b101000 &
b101000 %
#1498006
b10100 &
b10100 %
#1498010
b1010 &
b1010 %
#1498014
b101 &
b101 %
#1498018
b10000 &
b10000 %
#1498022
b1000 &
b1000 %
#1498026
b100 &
b100 %
#1498030
b10 &
b10 %
#1498034
b1 &
b1 %
1#
#1498038
b0 &
0#
b0 %
0$
#2491688
b10000 !
1"
#2491690
b10000 &
b10000 %
1$
#2491691
0"
#2491694
b1000 &
b1000 %
#2491698
b100 &
b100 %
#2491702
b10 &
b10 %
#2491706
b1 &
b1 %
1#
#2491710
b0 &
0#
b0 %
0$
#4500012
