#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jun 05 20:00:27 2017
# Process ID: 7192
# Current directory: C:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.runs/bd_1b50_eth_buf_0_synth_1
# Command line: vivado.exe -log bd_1b50_eth_buf_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1b50_eth_buf_0.tcl
# Log file: C:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.runs/bd_1b50_eth_buf_0_synth_1/bd_1b50_eth_buf_0.vds
# Journal file: C:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.runs/bd_1b50_eth_buf_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_1b50_eth_buf_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 374.777 ; gain = 163.582
INFO: [Synth 8-638] synthesizing module 'bd_1b50_eth_buf_0' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ip/Ethernet_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1b50_eth_buf_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (15#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (16#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (17#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (29#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (29#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (55#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (56#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_1b50_eth_buf_0' (61#1) [c:/Users/Tmicro 2/Desktop/JcTFG/ZynqEthernetCamera_2016/ZynqEthernetCamera_2016.srcs/sources_1/bd/Ethernet/ip/Ethernet_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1b50_eth_buf_0.vhd:166]
Finished RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 00:03:07 . Memory (MB): peak = 643.316 ; gain = 432.121
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:57 ; elapsed = 00:03:08 . Memory (MB): peak = 643.316 ; gain = 432.121
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 773.055 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:10 ; elapsed = 00:03:35 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:10 ; elapsed = 00:03:35 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:35 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:40 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:52 . Memory (MB): peak = 773.055 ; gain = 561.859
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                          | Inference      | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|rx_if       | RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 36              | RAM32M x 6   | 
+------------+---------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:04:30 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:04:31 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:04:34 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished IO Insertion : Time (s): cpu = 00:03:41 ; elapsed = 00:04:35 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Renaming Generated Instances : Time (s): cpu = 00:03:41 ; elapsed = 00:04:35 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:41 ; elapsed = 00:04:36 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:04:36 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:04:36 . Memory (MB): peak = 773.055 ; gain = 561.859
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:04:36 . Memory (MB): peak = 773.055 ; gain = 561.859

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    61|
|2     |LUT1       |    88|
|3     |LUT2       |   151|
|4     |LUT3       |   135|
|5     |LUT4       |   276|
|6     |LUT5       |   313|
|7     |LUT6       |   622|
|8     |MUXF7      |     5|
|9     |RAM32M     |     6|
|10    |RAMB36E1   |     3|
|11    |RAMB36E1_1 |     1|
|12    |SRL16E     |     4|
|13    |SRLC32E    |     1|
|14    |FDPE       |   132|
|15    |FDRE       |  2522|
|16    |FDSE       |    99|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:04:36 . Memory (MB): peak = 773.055 ; gain = 561.859
all_fanin: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.938 ; gain = 409.883
synth_design: Time (s): cpu = 00:03:42 ; elapsed = 00:04:42 . Memory (MB): peak = 1188.523 ; gain = 916.145
