[N
14
7
6 design
5
10 ADDR_WIDTH
8
1 N
3
3 rtl
6
11 nbit_2t1mux
1
60 /home/jesseg64/Documents/CprE_381/SingleCycle_Processor/work
11
20 nbit_addersubtracter
14
9 structure
13
14 mips_processor
9
13 nbit_register
12
11 nbit_4t1mux
10
19 nbit_lookaheadadder
4
10 DATA_WIDTH
2
3 mem
]
[G
1
11
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
6
7
2
8
1
0
16
0
0 0
0
0
]
[G
1
6
7
3
8
1
0
32
0
0 0
0
0
]
