// Seed: 2974215693
module module_0 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7
);
  wor id_9;
  assign id_9 = (id_3);
  always force id_2 = 1'b0 - id_6;
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input wire id_4
    , id_6
);
  wire id_7, id_8;
  always @(posedge 1 or posedge 1) begin
    disable id_9;
  end
  uwire id_10 = 1;
  wire  id_11;
  module_0(
      id_1, id_4, id_3, id_1, id_4, id_4, id_1, id_3
  );
endmodule
