static T_1 * F_1 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 ;\r\nT_1 * V_3 ;\r\n#ifdef F_2\r\nV_3 = ( T_1 * ) F_3 ( V_4 ) ;\r\nif ( ! V_3 )\r\nreturn NULL ;\r\nF_4 ( V_1 , F_5 ( F_6 ( V_3 ) | V_5 ) ) ;\r\nV_2 = F_7 ( V_1 , 0 ) ;\r\nF_8 ( V_3 != F_9 ( V_2 , 0 ) ) ;\r\n#else\r\nV_2 = F_7 ( V_1 , 0 ) ;\r\nV_3 = F_9 ( V_2 , 0 ) ;\r\n#endif\r\nreturn V_3 ;\r\n}\r\nstatic T_4 * F_10 ( T_1 * V_6 )\r\n{\r\nif ( F_11 ( * V_6 ) ) {\r\nT_4 * V_7 = ( T_4 * ) F_3 ( V_4 ) ;\r\nif ( ! V_7 )\r\nreturn NULL ;\r\nF_12 ( V_6 , F_13 ( F_6 ( V_7 ) | V_8 ) ) ;\r\nF_8 ( V_7 != F_14 ( V_6 , 0 ) ) ;\r\nreturn V_7 ;\r\n}\r\nreturn F_14 ( V_6 , 0 ) ;\r\n}\r\nstatic int F_15 ( T_2 * V_9 )\r\n{\r\nunsigned long V_10 ;\r\nT_2 * V_1 ;\r\nT_1 * V_6 ;\r\nT_4 * V_11 ;\r\nint V_12 , V_13 ;\r\nV_12 = F_16 ( V_14 ) ;\r\nV_1 = V_9 + V_12 ;\r\nV_10 = 0 ;\r\nfor (; V_12 < V_15 ; V_1 ++ , V_12 ++ ) {\r\nV_6 = F_1 ( V_1 ) ;\r\nif ( ! V_6 )\r\nreturn - V_16 ;\r\nif ( V_10 >= V_17 )\r\ncontinue;\r\nfor ( V_13 = 0 ; V_13 < V_18 ; V_6 ++ , V_13 ++ ) {\r\nif ( V_10 >= V_17 )\r\nbreak;\r\nif ( V_19 ) {\r\nF_12 ( V_6 , F_17 ( V_10 , V_20 ) ) ;\r\nV_10 += V_21 ;\r\n} else {\r\nT_4 * V_22 ;\r\nV_11 = F_10 ( V_6 ) ;\r\nif ( ! V_11 )\r\nreturn - V_16 ;\r\nV_22 = V_11 + V_21 ;\r\nfor (; V_11 < V_22 ; V_11 ++ , V_10 ++ ) {\r\nif ( V_10 >= V_17 )\r\nbreak;\r\nF_18 ( V_11 , F_19 ( V_10 , V_23 ) ) ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline void F_20 ( T_2 * V_24 )\r\n{\r\n#ifdef F_2\r\nint V_25 ;\r\nfor ( V_25 = 0 ; V_25 < V_15 ; V_25 ++ )\r\nF_4 ( V_24 + V_25 ,\r\nF_5 ( F_6 ( V_26 ) | V_5 ) ) ;\r\n#endif\r\n}\r\nint F_21 ( void )\r\n{\r\nint error ;\r\nV_27 = ( T_2 * ) F_3 ( V_4 ) ;\r\nif ( ! V_27 )\r\nreturn - V_16 ;\r\nF_20 ( V_27 ) ;\r\nerror = F_15 ( V_27 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_22 () ;\r\nreturn 0 ;\r\n}\r\nint F_23 ( unsigned long V_10 )\r\n{\r\nunsigned long V_28 = F_24 ( & V_29 ) >> V_30 ;\r\nunsigned long V_31 = F_25 ( F_24 ( & V_32 ) ) >> V_30 ;\r\nreturn ( V_10 >= V_28 ) && ( V_10 < V_31 ) ;\r\n}
