{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered-doc",
	"source": "covered",
	"version": "0.7.10-3build1",
	"section": "universe/doc",
	"priority": "optional",
	"architecture": "all",
	"installedSize": 2438,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool - documentation",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered-doc_0.7.10-3build1_all.deb",
	"size": 1689848,
	"md5": "bf9000929943523c7733b8e7a103ed7c",
	"sha1": "01db4cc000bc5b207a846ea2ec12d50aa670d7ca",
	"sha256": "1c7a95fbff4232011b02ffcb72bdeff5724ba796f6852fbbc0f4d5b861820820",
	"descriptionMd5": "33a78d25d4b98a5abc59af174252bf4d"
}