// Seed: 1140442595
`define pp_7 0
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  assign id_3 = 1'd0;
  logic id_7 = id_7, id_8;
  assign id_2 = id_5;
  logic id_9;
  logic id_10;
  logic id_11, id_12, id_13, id_14;
  logic id_15;
  always @(posedge id_5 * 1 + id_11 or posedge 1'd0) id_14 = 1'b0;
endmodule
