module half_adder(a, b, sum, carry);
 input a, b;
 output reg  sum, carry;

 //functionality of dut
 
 always@(*)
  begin
    sum = a ^ b;
    carry = a & b;
  end
endmodule
