@moxy
@attribute required string Operation
@moxy

namespace {{ moxy.Class.Namespace }};

using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction;
using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction.Instructions;
using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction.ModRm;
using Spice86.Core.Emulator.CPU.CfgCpu.ParsedInstruction.Prefix;
using Spice86.Shared.Emulator.Memory;

public partial class {{ moxy.Class.Name }} : AluOperationParser {
    public {{ moxy.Class.Name }}(BaseInstructionParser other) : base(other) {
    }
    
    protected override CfgInstruction ParseAccImm(ParsingContext context, BitWidth bitWidth) {
        return bitWidth switch {
            BitWidth.BYTE_8 => new {{Operation}}AccImm8(context.Address, context.OpcodeField, context.Prefixes, _instructionReader.UInt8.NextField(false)),
            BitWidth.WORD_16 => new {{Operation}}AccImm16(context.Address, context.OpcodeField, context.Prefixes, _instructionReader.UInt16.NextField(false)),
            BitWidth.DWORD_32 => new {{Operation}}AccImm32(context.Address, context.OpcodeField, context.Prefixes, _instructionReader.UInt32.NextField(false)),
            _ => throw CreateUnsupportedBitWidthException(bitWidth)
        };
    }

    protected override CfgInstruction ParseRegRm(ParsingContext context, BitWidth bitWidth, ModRmContext modRmContext) {
        return bitWidth switch {
            BitWidth.BYTE_8 => new {{Operation}}RegRm8(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            BitWidth.WORD_16 => new {{Operation}}RegRm16(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            BitWidth.DWORD_32 => new {{Operation}}RegRm32(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            _ => throw CreateUnsupportedBitWidthException(bitWidth)
        };
    }

    protected override CfgInstruction ParseRmReg(ParsingContext context, BitWidth bitWidth, ModRmContext modRmContext) {
        return bitWidth switch {
            BitWidth.BYTE_8 => new {{Operation}}RmReg8(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            BitWidth.WORD_16 => new {{Operation}}RmReg16(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            BitWidth.DWORD_32 => new {{Operation}}RmReg32(context.Address, context.OpcodeField, context.Prefixes, modRmContext),
            _ => throw CreateUnsupportedBitWidthException(bitWidth)
        };
    }
}