WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2506232 heartbeat IPC: 3.99 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5011177 heartbeat IPC: 3.992 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6263895 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6263895 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17104107 heartbeat IPC: 0.8269 cumulative IPC: 0.4612 (Simulation time: 00 hr 01 min 40 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 37774425 heartbeat IPC: 0.4838 cumulative IPC: 0.476 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 59323202 heartbeat IPC: 0.4641 cumulative IPC: 0.4712 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 80109446 heartbeat IPC: 0.4811 cumulative IPC: 0.474 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 100966373 heartbeat IPC: 0.4795 cumulative IPC: 0.4752 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 122326065 heartbeat IPC: 0.4682 cumulative IPC: 0.4739 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 143012485 heartbeat IPC: 0.4834 cumulative IPC: 0.4753 (Simulation time: 00 hr 09 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_38.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 163936039 heartbeat IPC: 0.4779 cumulative IPC: 0.4757 (Simulation time: 00 hr 11 min 20 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 185263247 heartbeat IPC: 0.4689 cumulative IPC: 0.4749 (Simulation time: 00 hr 12 min 44 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 206187468 heartbeat IPC: 0.4779 cumulative IPC: 0.4752 (Simulation time: 00 hr 14 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_38.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 210374929 cumulative IPC: 0.4753 (Simulation time: 00 hr 14 min 48 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 210374929 cumulative IPC: 0.4753 (Simulation time: 00 hr 14 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_38.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4753 instructions: 100000002 cycles: 210374929
CPU 0 Branch Prediction Accuracy: 91.79% MPKI: 16.51 Average ROB Occupancy at Mispredict: 45.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 8e-05
BRANCH_INDIRECT: 5.1
BRANCH_CONDITIONAL: 10.5
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0.94
BRANCH_RETURN: 0.00011

L1D TOTAL        ACCESS:   35691200 HIT:   31668055 MISS:    4023145
L1D LOAD         ACCESS:   22588434 HIT:   19811449 MISS:    2776985
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12483970 HIT:   11794091 MISS:     689879
L1D TRANSLATION  ACCESS:     618796 HIT:      62515 MISS:     556281
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 86.98 cycles
L1I TOTAL        ACCESS:    9593142 HIT:    9511737 MISS:      81405
L1I LOAD         ACCESS:    9593142 HIT:    9511737 MISS:      81405
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 18.54 cycles
L2C TOTAL        ACCESS:    3673128 HIT:    1744805 MISS:    1928323
L2C LOAD         ACCESS:    1856084 HIT:     677506 MISS:    1178578
L2C RFO          ACCESS:     278080 HIT:     111361 MISS:     166719
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     983387 HIT:     825917 MISS:     157470
L2C TRANSLATION  ACCESS:     555577 HIT:     130021 MISS:     425556
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 171.3 cycles
LLC TOTAL        ACCESS:    2407352 HIT:     641935 MISS:    1765417
LLC LOAD         ACCESS:    1178578 HIT:     253121 MISS:     925457
LLC RFO          ACCESS:     166719 HIT:      48634 MISS:     118085
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     636499 HIT:     315985 MISS:     320514
LLC TRANSLATION  ACCESS:     425556 HIT:      24195 MISS:     401361
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166.2 cycles
cpu0_DTLB TOTAL        ACCESS:   28302811 HIT:   25632591 MISS:    2670220
cpu0_DTLB LOAD         ACCESS:   28302811 HIT:   25632591 MISS:    2670220
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 43.28 cycles
cpu0_ITLB TOTAL        ACCESS:    8530233 HIT:    8464853 MISS:      65380
cpu0_ITLB LOAD         ACCESS:    8530233 HIT:    8464853 MISS:      65380
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.483 cycles
cpu0_STLB TOTAL        ACCESS:    1970224 HIT:    1522637 MISS:     447587
cpu0_STLB LOAD         ACCESS:    1970224 HIT:    1522637 MISS:     447587
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     105922
  ROW_BUFFER_MISS:    1338628
 AVG DBUS CONGESTED CYCLE: 3.914
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      48409
  FULL:     428948
