module pipeif(pcsource,pc,bpc,da,jpc,npc,pc4,ins,mem_clock);

	input [1:0] pcsource;
	input mem_clock;
	input [31:0] pc, bpc, da, jpc; 
	
	output [31:0] npc, pc4, ins; // npc: next pc
	
	wire [31:0] npc, pc4;
	
	assign pc4 = pc+4;
	
	mux4x32 nextpc(pc4, bpc, da, jpc, pcsource, npc)
	
	lpm_rom_irom irom(pc, mem_clock, ins);

endmodule
