// Seed: 1787811845
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_2;
  logic id_3 = id_1;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5
);
  assign id_3 = 1'b0;
endmodule
module module_2 (
    input logic id_0,
    input id_1,
    input id_2
);
  logic id_6;
  reg   id_7;
  logic id_8;
  always
    if (1)
      @(1) begin
        id_7 <= 1'b0;
      end
  logic id_9;
  type_20(
      id_0
  );
  logic id_10;
  logic id_11;
  type_23 id_12 (
      .id_0(id_11),
      .id_1(id_11),
      .id_2(1)
  );
  assign id_10 = 1;
  logic id_13;
  logic id_14 = id_11;
  assign id_3 = 1;
endmodule
