Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 29 12:54:24 2023
| Host         : BTABONE-MATH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ManualControl_timing_summary_routed.rpt -pb ManualControl_timing_summary_routed.pb -rpx ManualControl_timing_summary_routed.rpx -warn_on_violation
| Design       : ManualControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWINC[3]
                            (input port)
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 3.686ns (40.834%)  route 5.341ns (59.166%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  SWINC[3] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  SWINC_IBUF[3]_inst/O
                         net (fo=1, routed)           2.440     3.374    SWINC_IBUF[3]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.498 r  CAT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.900     6.398    CAT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         2.629     9.027 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.027    CAT[3]
    V8                                                                r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[1]
                            (input port)
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 3.692ns (42.259%)  route 5.045ns (57.741%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  SWINC[1] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  SWINC_IBUF[1]_inst/O
                         net (fo=1, routed)           2.154     3.100    SWINC_IBUF[1]
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.224 r  CAT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.891     6.116    CAT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         2.622     8.738 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.738    CAT[1]
    W6                                                                r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[4]
                            (input port)
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 3.673ns (42.128%)  route 5.045ns (57.872%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SWINC[4] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  SWINC_IBUF[4]_inst/O
                         net (fo=1, routed)           2.154     3.090    SWINC_IBUF[4]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.214 r  CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.891     6.105    CAT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         2.613     8.718 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.718    CAT[4]
    U5                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[5]
                            (input port)
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 3.672ns (42.212%)  route 5.028ns (57.788%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  SWINC[5] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 f  SWINC_IBUF[5]_inst/O
                         net (fo=1, routed)           2.141     3.092    SWINC_IBUF[5]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.216 r  CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.886     6.103    CAT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         2.597     8.700 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.700    CAT[5]
    V5                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[2]
                            (input port)
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.625ns  (logic 3.701ns (42.908%)  route 4.924ns (57.092%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SWINC[2] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  SWINC_IBUF[2]_inst/O
                         net (fo=1, routed)           2.152     3.101    SWINC_IBUF[2]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.225 r  CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.772     5.997    CAT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         2.628     8.625 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.625    CAT[2]
    U8                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[0]
                            (input port)
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 3.666ns (42.549%)  route 4.949ns (57.451%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SWINC[0] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  SWINC_IBUF[0]_inst/O
                         net (fo=1, routed)           2.143     3.081    SWINC_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.205 r  CAT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.806     6.011    CAT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         2.604     8.615 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.615    CAT[0]
    W7                                                                r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[7]
                            (input port)
  Destination:            CAT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 3.658ns (44.151%)  route 4.628ns (55.849%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SWINC[7] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  SWINC_IBUF[7]_inst/O
                         net (fo=1, routed)           1.774     2.718    SWINC_IBUF[7]
    SLICE_X34Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.842 r  CAT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.854     5.696    CAT_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         2.591     8.286 r  CAT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.286    CAT[7]
    V7                                                                r  CAT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[6]
                            (input port)
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 3.683ns (44.806%)  route 4.537ns (55.194%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SWINC[6] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  SWINC_IBUF[6]_inst/O
                         net (fo=1, routed)           1.774     2.709    SWINC_IBUF[6]
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.833 r  CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.763     5.596    CAT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.624     8.220 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.220    CAT[6]
    U7                                                                r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINA[3]
                            (input port)
  Destination:            ANO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 3.676ns (49.745%)  route 3.714ns (50.255%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  SWINA[3] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.949     0.949 f  SWINA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.644     2.592    SWINA_IBUF[3]
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.716 r  ANO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.070     4.787    ANO_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         2.603     7.390 r  ANO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.390    ANO[3]
    W4                                                                r  ANO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINA[2]
                            (input port)
  Destination:            ANO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.683ns (52.613%)  route 3.317ns (47.387%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SWINA[2] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.943     0.943 f  SWINA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.410     2.353    SWINA_IBUF[2]
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.124     2.477 r  ANO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.384    ANO_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         2.616     7.000 r  ANO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.000    ANO[2]
    V4                                                                r  ANO[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWINA[0]
                            (input port)
  Destination:            ANO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.327ns (59.906%)  route 0.888ns (40.094%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  SWINA[0] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.169     0.169 f  SWINA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.471     0.640    SWINA_IBUF[0]
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.685 r  ANO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.102    ANO_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.113     2.215 r  ANO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.215    ANO[0]
    U2                                                                r  ANO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINA[1]
                            (input port)
  Destination:            ANO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.321ns (59.113%)  route 0.913ns (40.887%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  SWINA[1] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.166     0.166 f  SWINA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.468     0.635    SWINA_IBUF[1]
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.680 r  ANO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.125    ANO_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.109     2.234 r  ANO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.234    ANO[1]
    U4                                                                r  ANO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINA[2]
                            (input port)
  Destination:            ANO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.350ns (57.912%)  route 0.981ns (42.088%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  SWINA[2] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.172     0.172 f  SWINA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.546     0.718    SWINA_IBUF[2]
    SLICE_X65Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.763 r  ANO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.198    ANO_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.133     2.331 r  ANO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.331    ANO[2]
    V4                                                                r  ANO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINA[3]
                            (input port)
  Destination:            ANO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.343ns (54.291%)  route 1.131ns (45.709%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  SWINA[3] (IN)
                         net (fo=0)                   0.000     0.000    SWINA[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.178     0.178 f  SWINA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.626     0.803    SWINA_IBUF[3]
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.848 r  ANO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.354    ANO_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.120     2.474 r  ANO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.474    ANO[3]
    W4                                                                r  ANO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[7]
                            (input port)
  Destination:            CAT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.326ns (43.804%)  route 1.701ns (56.196%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SWINC[7] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  SWINC_IBUF[7]_inst/O
                         net (fo=1, routed)           0.814     0.987    SWINC_IBUF[7]
    SLICE_X34Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  CAT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.887     1.919    CAT_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.108     3.026 r  CAT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.026    CAT[7]
    V7                                                                r  CAT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[6]
                            (input port)
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.350ns (44.309%)  route 1.697ns (55.691%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SWINC[6] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  SWINC_IBUF[6]_inst/O
                         net (fo=1, routed)           0.814     0.978    SWINC_IBUF[6]
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.023 r  CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.883     1.906    CAT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.141     3.047 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.047    CAT[6]
    U7                                                                r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[0]
                            (input port)
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.333ns (42.053%)  route 1.836ns (57.947%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SWINC[0] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 f  SWINC_IBUF[0]_inst/O
                         net (fo=1, routed)           0.935     1.102    SWINC_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.147 r  CAT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.048    CAT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.169 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.169    CAT[0]
    W7                                                                r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[2]
                            (input port)
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.368ns (42.848%)  route 1.824ns (57.152%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SWINC[2] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  SWINC_IBUF[2]_inst/O
                         net (fo=1, routed)           0.944     1.122    SWINC_IBUF[2]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.167 r  CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.047    CAT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.192 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.192    CAT[2]
    U8                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[5]
                            (input port)
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.340ns (41.925%)  route 1.856ns (58.075%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  SWINC[5] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  SWINC_IBUF[5]_inst/O
                         net (fo=1, routed)           0.935     1.115    SWINC_IBUF[5]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.160 r  CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.081    CAT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.115     3.195 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.195    CAT[5]
    V5                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWINC[4]
                            (input port)
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.340ns (41.738%)  route 1.870ns (58.262%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SWINC[4] (IN)
                         net (fo=0)                   0.000     0.000    SWINC[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  SWINC_IBUF[4]_inst/O
                         net (fo=1, routed)           0.944     1.109    SWINC_IBUF[4]
    SLICE_X34Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.154 r  CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.926     2.080    CAT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.210 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.210    CAT[4]
    U5                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------





