{C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_03132022_Register_N_VHDL
-- Compiling architecture arch of Shameem_03132022_Register_N_VHDL

} {} {}}
