
module  finalProjectTopLevel(   input         CLOCK_50,
								input[3:0]    KEY, //bit 0 is set up as Reset
							  //output [8:0]  LEDG,
							  //output [17:0] LEDR,
							  // VGA Interface 
							    output [7:0]  VGA_R,					//VGA Red
							 			  VGA_G,					//VGA Green
										  VGA_B,					//VGA Blue
							   output        VGA_CLK,				//VGA Clock
							                VGA_SYNC_N,			//VGA Sync signal
												 VGA_BLANK_N,			//VGA Blank signal
												 VGA_VS,					//VGA virtical sync signal	
												 VGA_HS,					//VGA horizontal sync signal
							  // CY7C67200 Interface
							 
							  // SDRAM Interface for Nios II Software
							 );
    
    logic Reset_h, Reset_sh, vssig, Clk;
	logic [9:0] drawxsig, drawysig;
	logic [7:0]
    
	 assign Clk = CLOCK_50;
     assign {Reset_h}=~ (KEY[0]);  // The push buttons are active low
	 assign {Reset_sh}=~ (KEY[3]);  // The push buttons are active low	
	 
	 //The connections for nios_system might be named different depending on how you set up Qsys
	vga_controller vgasync_instance
	 (
										.Clk(Clk),
										.Reset(Reset_sh),
										.hs(VGA_HS),
										.vs(VGA_VS),
										.pixel_clk(VGA_CLK),
										.blank(VGA_BLANK_N),
										.sync(VGA_SYNC_N),
										.DrawX(drawxsig),
										.DrawY(drawysig)
	 
	 );
   

    Color_Mapper8Bit color_instance
	 (
										.Clk(Clk),
										.memMappedValue(colorValue)
										.Red(VGA_R),
										.Green(VGA_G),
										.Blue(VGA_B)
	 );

	always_ff @ (posedge Clk)
	begin
		if(colorValue == 8'h3C)
			colorValue <= 8'h00; 
		else
			colorValue <= colorValue + 8'h01;	
	end

endmodule
