{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544613548448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544613548448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:19:08 2018 " "Processing started: Wed Dec 12 20:19:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544613548448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544613548448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_map --read_settings_files=on --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544613548448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544613549042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544613549042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automaticrestaurant.bdf 1 1 " "Found 1 design units, including 1 entities, in source file automaticrestaurant.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AutomaticRestaurant " "Found entity 1: AutomaticRestaurant" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544613560363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AutomaticRestaurant " "Elaborating entity \"AutomaticRestaurant\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544613560409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pseudo_rand_num_generator.bdf 1 1 " "Using design file pseudo_rand_num_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pseudo_rand_num_generator " "Found entity 1: Pseudo_rand_num_generator" {  } { { "pseudo_rand_num_generator.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/pseudo_rand_num_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pseudo_rand_num_generator Pseudo_rand_num_generator:inst " "Elaborating entity \"Pseudo_rand_num_generator\" for hierarchy \"Pseudo_rand_num_generator:inst\"" {  } { { "AutomaticRestaurant.bdf" "inst" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { -24 304 512 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id7_segement_decoder.bdf 1 1 " "Using design file id7_segement_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id7_segement_decoder " "Found entity 1: id7_segement_decoder" {  } { { "id7_segement_decoder.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/id7_segement_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id7_segement_decoder id7_segement_decoder:id2SegDecoder " "Elaborating entity \"id7_segement_decoder\" for hierarchy \"id7_segement_decoder:id2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "id2SegDecoder" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 320 1096 1192 608 "id2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "order_register.bdf 1 1 " "Using design file order_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 order_register " "Found entity 1: order_register" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order_register order_register:Order_Register " "Elaborating entity \"order_register\" for hierarchy \"order_register:Order_Register\"" {  } { { "AutomaticRestaurant.bdf" "Order_Register" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 256 688 936 512 "Order_Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opener_remote_control.bdf 1 1 " "Using design file opener_remote_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 opener_remote_control " "Found entity 1: opener_remote_control" {  } { { "opener_remote_control.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/opener_remote_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opener_remote_control opener_remote_control:Opener_RemoteControl " "Elaborating entity \"opener_remote_control\" for hierarchy \"opener_remote_control:Opener_RemoteControl\"" {  } { { "AutomaticRestaurant.bdf" "Opener_RemoteControl" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 272 304 616 560 "Opener_RemoteControl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "table2segdecoder.bdf 1 1 " "Using design file table2segdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 table2segDecoder " "Found entity 1: table2segDecoder" {  } { { "table2segdecoder.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/table2segdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table2segDecoder table2segDecoder:table2SegDecoder " "Elaborating entity \"table2segDecoder\" for hierarchy \"table2segDecoder:table2SegDecoder\"" {  } { { "AutomaticRestaurant.bdf" "table2SegDecoder" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 616 1096 1216 904 "table2SegDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "remain_table.bdf 1 1 " "Using design file remain_table.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 remain_table " "Found entity 1: remain_table" {  } { { "remain_table.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/remain_table.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544613560581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544613560581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remain_table remain_table:Remain_Table " "Elaborating entity \"remain_table\" for hierarchy \"remain_table:Remain_Table\"" {  } { { "AutomaticRestaurant.bdf" "Remain_Table" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 112 304 528 240 "Remain_Table" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613560581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display1g VCC " "Pin \"Display1g\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 440 1232 1408 456 "Display1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544613561236 "|AutomaticRestaurant|Display1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2b VCC " "Pin \"Display2b\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 656 1232 1408 672 "Display2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544613561236 "|AutomaticRestaurant|Display2b"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2c VCC " "Pin \"Display2c\" is stuck at VCC" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 672 1232 1408 688 "Display2c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544613561236 "|AutomaticRestaurant|Display2c"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2g GND " "Pin \"Display2g\" is stuck at GND" {  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 736 1232 1408 752 "Display2g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544613561236 "|AutomaticRestaurant|Display2g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544613561236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544613561345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544613561938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544613561938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544613562001 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544613562001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544613562001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544613562001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544613562016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:19:22 2018 " "Processing ended: Wed Dec 12 20:19:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544613562016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544613562016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544613562016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544613562016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544613564158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544613564158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:19:23 2018 " "Processing started: Wed Dec 12 20:19:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544613564158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544613564158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544613564174 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544613564361 ""}
{ "Info" "0" "" "Project  = AutomaticRestaurant" {  } {  } 0 0 "Project  = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544613564361 ""}
{ "Info" "0" "" "Revision = AutomaticRestaurant" {  } {  } 0 0 "Revision = AutomaticRestaurant" 0 0 "Fitter" 0 0 1544613564361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544613564486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544613564486 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AutomaticRestaurant EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design AutomaticRestaurant" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1544613565048 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1544613565048 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544613565147 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544613565147 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544613565334 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544613565350 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544613565599 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544613565599 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544613565599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544613565599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544613565599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544613565599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544613565599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544613565599 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544613565599 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544613566021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544613566497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544613566497 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout " "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544613566497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544613566497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544613566512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544613566512 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544613566512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OpenerResetBTN~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node OpenerResetBTN~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 440 24 200 456 "OpenerResetBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node CLK1~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst12 " "Destination node order_register:Order_Register\|inst12" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 1240 1304 1096 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst20~0 " "Destination node order_register:Order_Register\|inst20~0" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst14 " "Destination node order_register:Order_Register\|inst14" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 1024 1088 1096 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst21 " "Destination node order_register:Order_Register\|inst21" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst15 " "Destination node order_register:Order_Register\|inst15" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 816 880 1096 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst6 " "Destination node order_register:Order_Register\|inst6" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst5~0 " "Destination node order_register:Order_Register\|inst5~0" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst22 " "Destination node order_register:Order_Register\|inst22" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst16 " "Destination node order_register:Order_Register\|inst16" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 608 672 1096 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "order_register:Order_Register\|inst8 " "Destination node order_register:Order_Register\|inst8" {  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544613566575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544613566575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 48 32 200 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n)) " "Automatically promoted node RandomGame_BTN~input (placed in PIN V12 (CLk15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 32 8 200 48 "RandomGame_BTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "opener_remote_control:Opener_RemoteControl\|inst123  " "Automatically promoted node opener_remote_control:Opener_RemoteControl\|inst123 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "opener_remote_control.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/opener_remote_control.bdf" { { 608 432 496 656 "inst123" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "opener_remote_control:Opener_RemoteControl\|inst26  " "Automatically promoted node opener_remote_control:Opener_RemoteControl\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "opener_remote_control.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/opener_remote_control.bdf" { { 968 424 488 1016 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst11  " "Automatically promoted node order_register:Order_Register\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 608 672 1600 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst20  " "Automatically promoted node order_register:Order_Register\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 1240 1304 512 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst21  " "Automatically promoted node order_register:Order_Register\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 1024 1088 512 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst22  " "Automatically promoted node order_register:Order_Register\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 816 880 512 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst23  " "Automatically promoted node order_register:Order_Register\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 464 608 672 512 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst5  " "Automatically promoted node order_register:Order_Register\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 1240 1304 1600 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst6  " "Automatically promoted node order_register:Order_Register\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 1024 1088 1600 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst8  " "Automatically promoted node order_register:Order_Register\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1552 816 880 1600 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "remain_table:Remain_Table\|inst26  " "Automatically promoted node remain_table:Remain_Table\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "remain_table.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/remain_table.bdf" { { 584 -568 -504 632 "inst26" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst12  " "Automatically promoted node order_register:Order_Register\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 1240 1304 1096 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst14  " "Automatically promoted node order_register:Order_Register\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 1024 1088 1096 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst15  " "Automatically promoted node order_register:Order_Register\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 816 880 1096 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "order_register:Order_Register\|inst16  " "Automatically promoted node order_register:Order_Register\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "order_register.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/order_register.bdf" { { 1048 608 672 1096 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "take_order~input (placed in PIN K17 (CLK5, DIFFCLK_2p)) " "Automatically promoted node take_order~input (placed in PIN K17 (CLK5, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 456 32 200 472 "take_order" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DoorResetBTN~input (placed in PIN H18 (CLk6, DIFFCLK_3n)) " "Automatically promoted node DoorResetBTN~input (placed in PIN H18 (CLk6, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544613566575 ""}  } { { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 168 32 200 184 "DoorResetBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544613566575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544613566887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544613566918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544613566918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544613566918 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 13 38 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 13 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544613566918 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544613566918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544613566918 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544613566918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544613566918 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544613566918 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544613566965 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544613566965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544613568005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544613568069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544613568085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544613569414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544613569414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544613569726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X26_Y10 X38_Y20 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20" {  } { { "loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y10 to location X38_Y20"} { { 12 { 0 ""} 26 10 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544613570788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544613570788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544613571495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544613571495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544613571510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544613571666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544613571666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544613572009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544613572009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544613572199 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544613573042 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OpenerResetBTN 2.5 V M10 " "Pin OpenerResetBTN uses I/O standard 2.5 V at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OpenerResetBTN } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 440 24 200 456 "OpenerResetBTN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544613573479 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 2.5 V M9 " "Pin CLK1 uses I/O standard 2.5 V at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "AutomaticRestaurant.bdf" "" { Schematic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/AutomaticRestaurant.bdf" { { 48 32 200 64 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544613573479 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544613573479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/output_files/AutomaticRestaurant.fit.smsg " "Generated suppressed messages file C:/Users/CAUCSE/Desktop/JuhyeongLogicCircuit/Merge/output_files/AutomaticRestaurant.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544613573510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1418 " "Peak virtual memory: 1418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544613573838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:19:33 2018 " "Processing ended: Wed Dec 12 20:19:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544613573838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544613573838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544613573838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544613573838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544613575994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544613575994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:19:35 2018 " "Processing started: Wed Dec 12 20:19:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544613575994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544613575994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544613575994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544613576324 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544613577088 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544613577120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544613577276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:19:37 2018 " "Processing ended: Wed Dec 12 20:19:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544613577276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544613577276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544613577276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544613577276 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544613577947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544613578761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544613578776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 20:19:38 2018 " "Processing started: Wed Dec 12 20:19:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544613578776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544613578776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AutomaticRestaurant -c AutomaticRestaurant " "Command: quartus_sta AutomaticRestaurant -c AutomaticRestaurant" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544613578776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1544613578932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544613579214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544613579214 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544613579292 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1544613579292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AutomaticRestaurant.sdc " "Synopsys Design Constraints File file not found: 'AutomaticRestaurant.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN " "create_clock -period 1.000 -name RandomGame_BTN RandomGame_BTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerResetBTN OpenerResetBTN " "create_clock -period 1.000 -name OpenerResetBTN OpenerResetBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN " "create_clock -period 1.000 -name OpenerMinusBTN OpenerMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN " "create_clock -period 1.000 -name DoorMinusBTN DoorMinusBTN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout " "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544613579510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613579510 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544613579510 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544613579526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544613579542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544613579542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.400 " "Worst-case setup slack is -2.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400             -21.432 OpenerResetBTN  " "   -2.400             -21.432 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -5.722 OpenerMinusBTN  " "   -2.010              -5.722 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146              -3.410 DoorMinusBTN  " "   -1.146              -3.410 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -8.528 CLK1  " "   -0.574              -8.528 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.090 RandomGame_BTN  " "   -0.090              -0.090 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 DoorMinusBTN  " "    0.056               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 CLK1  " "    0.070               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 OpenerMinusBTN  " "    0.122               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 RandomGame_BTN  " "    0.446               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.108               0.000 OpenerResetBTN  " "    2.108               0.000 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.943 " "Worst-case recovery slack is -2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.943             -88.438 CLK1  " "   -2.943             -88.438 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167               0.000 OpenerMinusBTN  " "    2.167               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.028 " "Worst-case removal slack is -2.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.028              -8.112 OpenerMinusBTN  " "   -2.028              -8.112 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 CLK1  " "    0.740               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.000 CLK1  " "   -3.000             -57.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerResetBTN  " "   -3.000             -14.000 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613579557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613579557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.481 ns " "Worst Case Available Settling Time: 0.481 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613579651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613579651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544613579651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544613579682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544613580058 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout " "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544613580105 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544613580105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613580105 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544613580121 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544613580121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.105 " "Worst-case setup slack is -2.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105             -18.534 OpenerResetBTN  " "   -2.105             -18.534 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736              -4.783 OpenerMinusBTN  " "   -1.736              -4.783 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941              -2.791 DoorMinusBTN  " "   -0.941              -2.791 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -4.360 CLK1  " "   -0.408              -4.360 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 RandomGame_BTN  " "    0.036               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.017 " "Worst-case hold slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 DoorMinusBTN  " "    0.017               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 OpenerMinusBTN  " "    0.092               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 CLK1  " "    0.107               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 RandomGame_BTN  " "    0.406               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 OpenerResetBTN  " "    1.927               0.000 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.556 " "Worst-case recovery slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -76.233 CLK1  " "   -2.556             -76.233 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.012               0.000 OpenerMinusBTN  " "    2.012               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.835 " "Worst-case removal slack is -1.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -7.340 OpenerMinusBTN  " "   -1.835              -7.340 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 CLK1  " "    0.652               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.000 CLK1  " "   -3.000             -57.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerMinusBTN  " "   -3.000             -14.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 OpenerResetBTN  " "   -3.000             -14.000 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 DoorMinusBTN  " "   -3.000              -7.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 RandomGame_BTN  " "   -3.000              -5.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.645 ns " "Worst Case Available Settling Time: 0.645 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613580277 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544613580292 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout " "Cell: Opener_RemoteControl\|inst123  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1544613580386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613580386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1544613580386 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1544613580386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.469 " "Worst-case setup slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -9.524 OpenerResetBTN  " "   -1.469              -9.524 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -1.938 OpenerMinusBTN  " "   -0.717              -1.938 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -0.691 DoorMinusBTN  " "   -0.236              -0.691 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 CLK1  " "   -0.010              -0.010 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 RandomGame_BTN  " "    0.391               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.073 " "Worst-case hold slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.239 CLK1  " "   -0.073              -0.239 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.058 OpenerMinusBTN  " "   -0.045              -0.058 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 DoorMinusBTN  " "    0.006               0.000 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 RandomGame_BTN  " "    0.196               0.000 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 OpenerResetBTN  " "    1.146               0.000 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.258 " "Worst-case recovery slack is -1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258             -35.942 CLK1  " "   -1.258             -35.942 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.733               0.000 OpenerMinusBTN  " "    1.733               0.000 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.208 " "Worst-case removal slack is -1.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -4.832 OpenerMinusBTN  " "   -1.208              -4.832 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLK1  " "    0.321               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.306 CLK1  " "   -3.000             -58.306 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.444 OpenerMinusBTN  " "   -3.000             -15.444 OpenerMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.261 OpenerResetBTN  " "   -3.000             -14.261 OpenerResetBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.508 DoorMinusBTN  " "   -3.000              -7.508 DoorMinusBTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.052 RandomGame_BTN  " "   -3.000              -5.052 RandomGame_BTN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544613580417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544613580417 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.146 ns " "Worst Case Available Settling Time: 1.146 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544613580526 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544613580526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544613581090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544613581090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544613581168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 20:19:41 2018 " "Processing ended: Wed Dec 12 20:19:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544613581168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544613581168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544613581168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544613581168 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544613581917 ""}
