{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 13:15:07 2011 " "Info: Processing started: Wed Aug 03 13:15:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file app_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 app_top-power_seq " "Info: Found design unit 1: app_top-power_seq" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 app_top " "Info: Found entity 1: app_top" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "APP_TOP " "Info: Elaborating entity \"APP_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PGOOD_VDD_CPU APP_TOP.vhd(87) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(87): signal \"PGOOD_VDD_CPU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWR_GOOD_DDR3 APP_TOP.vhd(91) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(91): signal \"PWR_GOOD_DDR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_TRST_bar APP_TOP.vhd(101) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(101): signal \"COP_TRST_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER100US APP_TOP.vhd(101) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(101): signal \"HIGHAFTER100US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRESET_HIGHAFTER120nS APP_TOP.vhd(101) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(101): signal \"TRESET_HIGHAFTER120nS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_SRESET_bar APP_TOP.vhd(102) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(102): signal \"COP_SRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER100US APP_TOP.vhd(102) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(102): signal \"HIGHAFTER100US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRESET_HIGHAFTER120nS APP_TOP.vhd(102) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(102): signal \"SRESET_HIGHAFTER120nS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(105) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(105): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US APP_TOP.vhd(105) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(105): signal \"HIGHAFTER200US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40uS APP_TOP.vhd(105) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(105): signal \"HRESET_HIGHAFTER40uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(106) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(106): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US APP_TOP.vhd(106) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(106): signal \"HIGHAFTER200US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40uS APP_TOP.vhd(106) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(106): signal \"HRESET_HIGHAFTER40uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(110) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(110): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US_PLUS_ONECLK APP_TOP.vhd(110) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(110): signal \"HIGHAFTER200US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40US_PLUS_ONECLK APP_TOP.vhd(110) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(110): signal \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(111) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(111): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US_PLUS_ONECLK APP_TOP.vhd(111) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(111): signal \"HIGHAFTER200US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40US_PLUS_ONECLK APP_TOP.vhd(111) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(111): signal \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(112) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(112): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US_PLUS_ONECLK APP_TOP.vhd(112) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(112): signal \"HIGHAFTER200US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40US_PLUS_ONECLK APP_TOP.vhd(112) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(112): signal \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(115) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(115): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(115) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(115): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(115) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(115): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(116) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(116): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(116) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(116): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(116) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(116): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(117) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(117): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(117) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(117): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(117) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(117): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_HRESET_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"CPU_HRESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_SRESET_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"CPU_SRESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_TRST_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"CPU_TRST_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DDR3_RESET APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"DDR3_RESET\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SGMII_PHY_RESET_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"SGMII_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENET_PHY_RESET_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"ENET_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TSEC_PHY_RESET_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"TSEC_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_EN1_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"MUX_EN1_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_EN2_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"MUX_EN2_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL1 APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"MUX_SEL1\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL2 APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"MUX_SEL2\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUF_EN_bar APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"BUF_EN_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWR_ON_GVDD APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"PWR_ON_GVDD\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWR_OFF_VDD_CPU APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"PWR_OFF_VDD_CPU\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SD_1588_CLK_EN APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"SD_1588_CLK_EN\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PGOOD_SYS APP_TOP.vhd(60) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(60): inferring latch(es) for signal or variable \"PGOOD_SYS\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PGOOD_SYS APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"PGOOD_SYS\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SD_1588_CLK_EN APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"SD_1588_CLK_EN\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWR_OFF_VDD_CPU APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"PWR_OFF_VDD_CPU\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWR_ON_GVDD APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"PWR_ON_GVDD\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUF_EN_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"BUF_EN_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL2 APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"MUX_SEL2\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL1 APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"MUX_SEL1\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_EN2_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"MUX_EN2_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_EN1_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"MUX_EN1_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TSEC_PHY_RESET_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"TSEC_PHY_RESET_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENET_PHY_RESET_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"ENET_PHY_RESET_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGMII_PHY_RESET_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"SGMII_PHY_RESET_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DDR3_RESET APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"DDR3_RESET\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_TRST_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"CPU_TRST_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_SRESET_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"CPU_SRESET_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_HRESET_bar APP_TOP.vhd(60) " "Info (10041): Inferred latch for \"CPU_HRESET_bar\" at APP_TOP.vhd(60)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SD_1588_CLK_EN_404 " "Warning: LATCH primitive \"SD_1588_CLK_EN_404\" is permanently disabled" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "PWR_OFF_VDD_CPU\$latch " "Warning: LATCH primitive \"PWR_OFF_VDD_CPU\$latch\" is permanently disabled" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add1" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\] lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[0\] lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|look_add:look_ahead_unit lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\[1\] lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:result_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "25 " "Info: Ignored 25 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "25 " "Info: Ignored 25 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ENET_PHY_RESET_bar\$latch SGMII_PHY_RESET_bar\$latch " "Info: Duplicate LATCH primitive \"ENET_PHY_RESET_bar\$latch\" merged with LATCH primitive \"SGMII_PHY_RESET_bar\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "TSEC_PHY_RESET_bar\$latch SGMII_PHY_RESET_bar\$latch " "Info: Duplicate LATCH primitive \"TSEC_PHY_RESET_bar\$latch\" merged with LATCH primitive \"SGMII_PHY_RESET_bar\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MUX_SEL2\$latch MUX_SEL1\$latch " "Info: Duplicate LATCH primitive \"MUX_SEL2\$latch\" merged with LATCH primitive \"MUX_SEL1\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "BUF_EN_bar\$latch MUX_SEL1\$latch " "Info: Duplicate LATCH primitive \"BUF_EN_bar\$latch\" merged with LATCH primitive \"MUX_SEL1\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_EN1_bar GND " "Warning (13410): Pin \"MUX_EN1_bar\" is stuck at GND" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_EN2_bar GND " "Warning (13410): Pin \"MUX_EN2_bar\" is stuck at GND" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK_IN_25MHz " "Info: Promoted clock signal driven by pin \"CLK_IN_25MHz\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CPLD_RESET_bar " "Info: Promoted clear signal driven by pin \"CPLD_RESET_bar\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CPLD_RESET_bar " "Info: Promoted clear signal driven by pin \"CPLD_RESET_bar\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK_IN_25MHz " "Info: Promoted clock signal driven by pin \"CLK_IN_25MHz\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_HRESET_REQ_bar " "Warning (15610): No output dependent on input pin \"CPU_HRESET_REQ_bar\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "63 " "Info: Implemented 63 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "22 " "Info: Implemented 22 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 13:15:13 2011 " "Info: Processing ended: Wed Aug 03 13:15:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 13:15:15 2011 " "Info: Processing started: Wed Aug 03 13:15:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "APP_TOP EPM3064ATI44-10 " "Info: Selected device EPM3064ATI44-10 for design \"APP_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 13:15:15 2011 " "Info: Processing ended: Wed Aug 03 13:15:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 13:15:17 2011 " "Info: Processing started: Wed Aug 03 13:15:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 13:15:18 2011 " "Info: Processing ended: Wed Aug 03 13:15:18 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 13:15:19 2011 " "Info: Processing started: Wed Aug 03 13:15:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MUX_SEL1\$latch~28 " "Warning: Node \"MUX_SEL1\$latch~28\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "DDR3_RESET\$latch~21 " "Warning: Node \"DDR3_RESET\$latch~21\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_HRESET_bar\$latch~20 " "Warning: Node \"CPU_HRESET_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_TRST_bar\$latch~20 " "Warning: Node \"CPU_TRST_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_SRESET_bar\$latch~20 " "Warning: Node \"CPU_SRESET_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "SGMII_PHY_RESET_bar\$latch~28 " "Warning: Node \"SGMII_PHY_RESET_bar\$latch~28\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "PGOOD_SYS\$latch~19 " "Warning: Node \"PGOOD_SYS\$latch~19\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "PWR_ON_GVDD\$latch~19 " "Warning: Node \"PWR_ON_GVDD\$latch~19\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN_25MHz " "Info: Assuming node \"CLK_IN_25MHz\" is an undefined clock" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN_25MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN_25MHz register COUNT300US\[0\] register HIGHAFTER100US 44.05 MHz 22.7 ns Internal " "Info: Clock \"CLK_IN_25MHz\" has Internal fmax of 44.05 MHz between source register \"COUNT300US\[0\]\" and destination register \"HIGHAFTER100US\" (period= 22.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.200 ns + Longest register register " "Info: + Longest register to register delay is 18.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT300US\[0\] 1 REG LC36 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 27; REG Node = 'COUNT300US\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT300US[0] } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.900 ns) 6.300 ns LessThan0~11 2 COMB SEXP51 1 " "Info: 2: + IC(2.400 ns) + CELL(3.900 ns) = 6.300 ns; Loc. = SEXP51; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COUNT300US[0] LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 10.800 ns LessThan0~15 3 COMB LC63 1 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 10.800 ns; Loc. = LC63; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { LessThan0~11 LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 17.000 ns LessThan0~9 4 COMB SEXP37 1 " "Info: 4: + IC(2.300 ns) + CELL(3.900 ns) = 17.000 ns; Loc. = SEXP37; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { LessThan0~15 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 18.200 ns HIGHAFTER100US 5 REG LC43 6 " "Info: 5: + IC(0.000 ns) + CELL(1.200 ns) = 18.200 ns; Loc. = LC43; Fanout = 6; REG Node = 'HIGHAFTER100US'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 74.18 % ) " "Info: Total cell delay = 13.500 ns ( 74.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 25.82 % ) " "Info: Total interconnect delay = 4.700 ns ( 25.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { COUNT300US[0] LessThan0~11 LessThan0~15 LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { COUNT300US[0] {} LessThan0~11 {} LessThan0~15 {} LessThan0~9 {} HIGHAFTER100US {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 3.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN_25MHz\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns HIGHAFTER100US 2 REG LC43 6 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC43; Fanout = 6; REG Node = 'HIGHAFTER100US'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN_25MHz\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns COUNT300US\[0\] 2 REG LC36 27 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC36; Fanout = 27; REG Node = 'COUNT300US\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 142 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { COUNT300US[0] LessThan0~11 LessThan0~15 LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { COUNT300US[0] {} LessThan0~11 {} LessThan0~15 {} LessThan0~9 {} HIGHAFTER100US {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 3.900ns 1.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN_25MHz BUF_EN_bar HRESET_HIGHAFTER40US_PLUS_ONECLK 20.600 ns register " "Info: tco from clock \"CLK_IN_25MHz\" to destination pin \"BUF_EN_bar\" through register \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is 20.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN_25MHz\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns HRESET_HIGHAFTER40US_PLUS_ONECLK 2 REG LC7 3 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC7; Fanout = 3; REG Node = 'HRESET_HIGHAFTER40US_PLUS_ONECLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HRESET_HIGHAFTER40US_PLUS_ONECLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register pin " "Info: + Longest register to pin delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HRESET_HIGHAFTER40US_PLUS_ONECLK 1 REG LC7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7; Fanout = 3; REG Node = 'HRESET_HIGHAFTER40US_PLUS_ONECLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.800 ns) 6.800 ns MUX_SEL1\$latch~28 2 COMB LOOP LC57 6 " "Info: 2: + IC(0.000 ns) + CELL(6.800 ns) = 6.800 ns; Loc. = LC57; Fanout = 6; COMB LOOP Node = 'MUX_SEL1\$latch~28'" { { "Info" "ITDB_PART_OF_SCC" "MUX_SEL1\$latch~28 LC57 " "Info: Loc. = LC57; Node \"MUX_SEL1\$latch~28\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~28 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~28 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 13.600 ns MUX_SEL1\$latch~32 3 COMB LC49 1 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 13.600 ns; Loc. = LC49; Fanout = 1; COMB Node = 'MUX_SEL1\$latch~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { MUX_SEL1$latch~28 MUX_SEL1$latch~32 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 15.400 ns BUF_EN_bar 4 PIN PIN_27 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 15.400 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'BUF_EN_bar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MUX_SEL1$latch~32 BUF_EN_bar } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 85.06 % ) " "Info: Total cell delay = 13.100 ns ( 85.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 14.94 % ) " "Info: Total interconnect delay = 2.300 ns ( 14.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~28 MUX_SEL1$latch~32 BUF_EN_bar } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK {} MUX_SEL1$latch~28 {} MUX_SEL1$latch~32 {} BUF_EN_bar {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 6.800ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HRESET_HIGHAFTER40US_PLUS_ONECLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~28 MUX_SEL1$latch~32 BUF_EN_bar } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK {} MUX_SEL1$latch~28 {} MUX_SEL1$latch~32 {} BUF_EN_bar {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 6.800ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CPLD_RESET_bar BUF_EN_bar 17.100 ns Longest " "Info: Longest tpd from source pin \"CPLD_RESET_bar\" to destination pin \"BUF_EN_bar\" is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CPLD_RESET_bar 1 PIN PIN_39 47 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_39; Fanout = 47; PIN Node = 'CPLD_RESET_bar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_RESET_bar } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.200 ns) 8.500 ns MUX_SEL1\$latch~28 2 COMB LOOP LC57 6 " "Info: 2: + IC(0.000 ns) + CELL(6.200 ns) = 8.500 ns; Loc. = LC57; Fanout = 6; COMB LOOP Node = 'MUX_SEL1\$latch~28'" { { "Info" "ITDB_PART_OF_SCC" "MUX_SEL1\$latch~28 LC57 " "Info: Loc. = LC57; Node \"MUX_SEL1\$latch~28\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~28 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~28 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CPLD_RESET_bar MUX_SEL1$latch~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 15.300 ns MUX_SEL1\$latch~32 3 COMB LC49 1 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 15.300 ns; Loc. = LC49; Fanout = 1; COMB Node = 'MUX_SEL1\$latch~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { MUX_SEL1$latch~28 MUX_SEL1$latch~32 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 17.100 ns BUF_EN_bar 4 PIN PIN_27 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 17.100 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'BUF_EN_bar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MUX_SEL1$latch~32 BUF_EN_bar } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 86.55 % ) " "Info: Total cell delay = 14.800 ns ( 86.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 13.45 % ) " "Info: Total interconnect delay = 2.300 ns ( 13.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { CPLD_RESET_bar MUX_SEL1$latch~28 MUX_SEL1$latch~32 BUF_EN_bar } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { CPLD_RESET_bar {} CPLD_RESET_bar~out {} MUX_SEL1$latch~28 {} MUX_SEL1$latch~32 {} BUF_EN_bar {} } { 0.000ns 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 2.300ns 6.200ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 13:15:20 2011 " "Info: Processing ended: Wed Aug 03 13:15:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Info: Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
