-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity edgetracing_accel_TopDown_20_6_1024_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    iBuff_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_0_ce0 : OUT STD_LOGIC;
    iBuff_0_we0 : OUT STD_LOGIC;
    iBuff_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_0_ce1 : OUT STD_LOGIC;
    iBuff_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_1_ce0 : OUT STD_LOGIC;
    iBuff_1_we0 : OUT STD_LOGIC;
    iBuff_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_1_ce1 : OUT STD_LOGIC;
    iBuff_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_2_ce0 : OUT STD_LOGIC;
    iBuff_2_we0 : OUT STD_LOGIC;
    iBuff_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_2_ce1 : OUT STD_LOGIC;
    iBuff_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_3_ce0 : OUT STD_LOGIC;
    iBuff_3_we0 : OUT STD_LOGIC;
    iBuff_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_3_ce1 : OUT STD_LOGIC;
    iBuff_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_4_ce0 : OUT STD_LOGIC;
    iBuff_4_we0 : OUT STD_LOGIC;
    iBuff_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_4_ce1 : OUT STD_LOGIC;
    iBuff_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_5_ce0 : OUT STD_LOGIC;
    iBuff_5_we0 : OUT STD_LOGIC;
    iBuff_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_5_ce1 : OUT STD_LOGIC;
    iBuff_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_6_ce0 : OUT STD_LOGIC;
    iBuff_6_we0 : OUT STD_LOGIC;
    iBuff_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_6_ce1 : OUT STD_LOGIC;
    iBuff_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_7_ce0 : OUT STD_LOGIC;
    iBuff_7_we0 : OUT STD_LOGIC;
    iBuff_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_7_ce1 : OUT STD_LOGIC;
    iBuff_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_8_ce0 : OUT STD_LOGIC;
    iBuff_8_we0 : OUT STD_LOGIC;
    iBuff_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_8_ce1 : OUT STD_LOGIC;
    iBuff_8_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_9_ce0 : OUT STD_LOGIC;
    iBuff_9_we0 : OUT STD_LOGIC;
    iBuff_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_9_ce1 : OUT STD_LOGIC;
    iBuff_9_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_10_ce0 : OUT STD_LOGIC;
    iBuff_10_we0 : OUT STD_LOGIC;
    iBuff_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_10_ce1 : OUT STD_LOGIC;
    iBuff_10_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_11_ce0 : OUT STD_LOGIC;
    iBuff_11_we0 : OUT STD_LOGIC;
    iBuff_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_11_ce1 : OUT STD_LOGIC;
    iBuff_11_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_12_ce0 : OUT STD_LOGIC;
    iBuff_12_we0 : OUT STD_LOGIC;
    iBuff_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_12_ce1 : OUT STD_LOGIC;
    iBuff_12_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_13_ce0 : OUT STD_LOGIC;
    iBuff_13_we0 : OUT STD_LOGIC;
    iBuff_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_13_ce1 : OUT STD_LOGIC;
    iBuff_13_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_14_ce0 : OUT STD_LOGIC;
    iBuff_14_we0 : OUT STD_LOGIC;
    iBuff_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_14_ce1 : OUT STD_LOGIC;
    iBuff_14_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_15_ce0 : OUT STD_LOGIC;
    iBuff_15_we0 : OUT STD_LOGIC;
    iBuff_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_15_ce1 : OUT STD_LOGIC;
    iBuff_15_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_16_ce0 : OUT STD_LOGIC;
    iBuff_16_we0 : OUT STD_LOGIC;
    iBuff_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_16_ce1 : OUT STD_LOGIC;
    iBuff_16_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_17_ce0 : OUT STD_LOGIC;
    iBuff_17_we0 : OUT STD_LOGIC;
    iBuff_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_17_ce1 : OUT STD_LOGIC;
    iBuff_17_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_18_ce0 : OUT STD_LOGIC;
    iBuff_18_we0 : OUT STD_LOGIC;
    iBuff_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_18_ce1 : OUT STD_LOGIC;
    iBuff_18_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_19_ce0 : OUT STD_LOGIC;
    iBuff_19_we0 : OUT STD_LOGIC;
    iBuff_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    iBuff_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    iBuff_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    iBuff_19_ce1 : OUT STD_LOGIC;
    iBuff_19_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    bramtotal : IN STD_LOGIC_VECTOR (4 downto 0);
    bdrows : IN STD_LOGIC_VECTOR (10 downto 0);
    ram_row_depth : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of edgetracing_accel_TopDown_20_6_1024_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_617_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln175_reg_666 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_623_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul172_reg_671 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp216_fu_492_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp216_reg_776 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_3_reg_781 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal arr1_V_reg_791 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal arr3_V_fu_518_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_reg_796 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_60_reg_801 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_95_fu_522_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_95_reg_806 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_61_reg_811 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_96_fu_526_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_96_reg_816 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_62_reg_821 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_97_fu_530_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_97_reg_826 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_63_reg_831 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_98_fu_534_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_98_reg_836 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_64_reg_841 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_99_fu_538_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_99_reg_846 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_65_reg_851 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_100_fu_542_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_100_reg_856 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_66_reg_861 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_101_fu_546_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_101_reg_866 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_67_reg_871 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_102_fu_550_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_102_reg_876 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_68_reg_881 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_103_fu_554_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_103_reg_886 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_69_reg_891 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_104_fu_558_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_104_reg_896 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_70_reg_901 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_105_fu_562_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_105_reg_906 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_71_reg_911 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_106_fu_566_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_106_reg_916 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_72_reg_921 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_107_fu_570_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_107_reg_926 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_73_reg_931 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_108_fu_574_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_108_reg_936 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_74_reg_941 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_109_fu_578_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_109_reg_946 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_75_reg_951 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_110_fu_582_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_110_reg_956 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_76_reg_961 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_111_fu_586_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_111_reg_966 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_77_reg_971 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_112_fu_590_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_112_reg_976 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr1_V_78_reg_981 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr3_V_113_fu_594_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal arr3_V_113_reg_986 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln233_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_reg_991 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln233_1_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_1_reg_996 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln233_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln233_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_idle : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1 : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n : STD_LOGIC;
    signal grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal j_fu_84 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln175_fu_507_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln175_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bdrows_cast7_fu_462_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub171_fu_474_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln175_fu_489_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_617_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_617_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_623_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal grp_fu_617_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_617_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_623_p10 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component edgetracing_accel_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr1_V_19 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_18 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_17 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_16 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_15 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_14 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_13 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_12 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_11 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_10 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_9 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_8 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_7 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_6 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr1_V : IN STD_LOGIC_VECTOR (63 downto 0);
        arr3_V_19 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_18 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_17 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_16 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_15 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_14 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_13 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_12 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_11 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_10 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_9 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_8 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_7 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_6 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_5 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_4 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_3 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        arr3_V : IN STD_LOGIC_VECTOR (3 downto 0);
        mul_ln175 : IN STD_LOGIC_VECTOR (16 downto 0);
        iBuff_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_1_ce0 : OUT STD_LOGIC;
        iBuff_1_we0 : OUT STD_LOGIC;
        iBuff_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_1_ce1 : OUT STD_LOGIC;
        iBuff_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_2_ce0 : OUT STD_LOGIC;
        iBuff_2_we0 : OUT STD_LOGIC;
        iBuff_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_2_ce1 : OUT STD_LOGIC;
        iBuff_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_3_ce0 : OUT STD_LOGIC;
        iBuff_3_we0 : OUT STD_LOGIC;
        iBuff_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_3_ce1 : OUT STD_LOGIC;
        iBuff_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_4_ce0 : OUT STD_LOGIC;
        iBuff_4_we0 : OUT STD_LOGIC;
        iBuff_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_4_ce1 : OUT STD_LOGIC;
        iBuff_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_5_ce0 : OUT STD_LOGIC;
        iBuff_5_we0 : OUT STD_LOGIC;
        iBuff_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_5_ce1 : OUT STD_LOGIC;
        iBuff_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_6_ce0 : OUT STD_LOGIC;
        iBuff_6_we0 : OUT STD_LOGIC;
        iBuff_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_6_ce1 : OUT STD_LOGIC;
        iBuff_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_7_ce0 : OUT STD_LOGIC;
        iBuff_7_we0 : OUT STD_LOGIC;
        iBuff_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_7_ce1 : OUT STD_LOGIC;
        iBuff_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_8_ce0 : OUT STD_LOGIC;
        iBuff_8_we0 : OUT STD_LOGIC;
        iBuff_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_8_ce1 : OUT STD_LOGIC;
        iBuff_8_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_9_ce0 : OUT STD_LOGIC;
        iBuff_9_we0 : OUT STD_LOGIC;
        iBuff_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_9_ce1 : OUT STD_LOGIC;
        iBuff_9_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_10_ce0 : OUT STD_LOGIC;
        iBuff_10_we0 : OUT STD_LOGIC;
        iBuff_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_10_ce1 : OUT STD_LOGIC;
        iBuff_10_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_11_ce0 : OUT STD_LOGIC;
        iBuff_11_we0 : OUT STD_LOGIC;
        iBuff_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_11_ce1 : OUT STD_LOGIC;
        iBuff_11_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_12_ce0 : OUT STD_LOGIC;
        iBuff_12_we0 : OUT STD_LOGIC;
        iBuff_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_12_ce1 : OUT STD_LOGIC;
        iBuff_12_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_13_ce0 : OUT STD_LOGIC;
        iBuff_13_we0 : OUT STD_LOGIC;
        iBuff_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_13_ce1 : OUT STD_LOGIC;
        iBuff_13_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_14_ce0 : OUT STD_LOGIC;
        iBuff_14_we0 : OUT STD_LOGIC;
        iBuff_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_14_ce1 : OUT STD_LOGIC;
        iBuff_14_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_15_ce0 : OUT STD_LOGIC;
        iBuff_15_we0 : OUT STD_LOGIC;
        iBuff_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_15_ce1 : OUT STD_LOGIC;
        iBuff_15_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_16_ce0 : OUT STD_LOGIC;
        iBuff_16_we0 : OUT STD_LOGIC;
        iBuff_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_16_ce1 : OUT STD_LOGIC;
        iBuff_16_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_17_ce0 : OUT STD_LOGIC;
        iBuff_17_we0 : OUT STD_LOGIC;
        iBuff_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_17_ce1 : OUT STD_LOGIC;
        iBuff_17_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_18_ce0 : OUT STD_LOGIC;
        iBuff_18_we0 : OUT STD_LOGIC;
        iBuff_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_18_ce1 : OUT STD_LOGIC;
        iBuff_18_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        iBuff_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_19_ce0 : OUT STD_LOGIC;
        iBuff_19_we0 : OUT STD_LOGIC;
        iBuff_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_19_ce1 : OUT STD_LOGIC;
        iBuff_19_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bramtotal : IN STD_LOGIC_VECTOR (4 downto 0);
        iBuff_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_0_ce0 : OUT STD_LOGIC;
        iBuff_0_we0 : OUT STD_LOGIC;
        iBuff_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        iBuff_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        iBuff_0_ce1 : OUT STD_LOGIC;
        iBuff_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        j : IN STD_LOGIC_VECTOR (1 downto 0);
        icmp_ln233 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln233_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        or_ln233 : IN STD_LOGIC_VECTOR (0 downto 0);
        mul172 : IN STD_LOGIC_VECTOR (17 downto 0);
        tmp216_cast : IN STD_LOGIC_VECTOR (6 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component edgetracing_accel_mul_mul_6ns_11ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component edgetracing_accel_mul_mul_12s_6ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366 : component edgetracing_accel_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start,
        ap_done => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done,
        ap_idle => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_idle,
        ap_ready => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready,
        arr1_V_19 => arr1_V_78_reg_981,
        arr1_V_18 => arr1_V_77_reg_971,
        arr1_V_17 => arr1_V_76_reg_961,
        arr1_V_16 => arr1_V_75_reg_951,
        arr1_V_15 => arr1_V_74_reg_941,
        arr1_V_14 => arr1_V_73_reg_931,
        arr1_V_13 => arr1_V_72_reg_921,
        arr1_V_12 => arr1_V_71_reg_911,
        arr1_V_11 => arr1_V_70_reg_901,
        arr1_V_10 => arr1_V_69_reg_891,
        arr1_V_9 => arr1_V_68_reg_881,
        arr1_V_8 => arr1_V_67_reg_871,
        arr1_V_7 => arr1_V_66_reg_861,
        arr1_V_6 => arr1_V_65_reg_851,
        arr1_V_5 => arr1_V_64_reg_841,
        arr1_V_4 => arr1_V_63_reg_831,
        arr1_V_3 => arr1_V_62_reg_821,
        arr1_V_2 => arr1_V_61_reg_811,
        arr1_V_1 => arr1_V_60_reg_801,
        arr1_V => arr1_V_reg_791,
        arr3_V_19 => arr3_V_113_reg_986,
        arr3_V_18 => arr3_V_112_reg_976,
        arr3_V_17 => arr3_V_111_reg_966,
        arr3_V_16 => arr3_V_110_reg_956,
        arr3_V_15 => arr3_V_109_reg_946,
        arr3_V_14 => arr3_V_108_reg_936,
        arr3_V_13 => arr3_V_107_reg_926,
        arr3_V_12 => arr3_V_106_reg_916,
        arr3_V_11 => arr3_V_105_reg_906,
        arr3_V_10 => arr3_V_104_reg_896,
        arr3_V_9 => arr3_V_103_reg_886,
        arr3_V_8 => arr3_V_102_reg_876,
        arr3_V_7 => arr3_V_101_reg_866,
        arr3_V_6 => arr3_V_100_reg_856,
        arr3_V_5 => arr3_V_99_reg_846,
        arr3_V_4 => arr3_V_98_reg_836,
        arr3_V_3 => arr3_V_97_reg_826,
        arr3_V_2 => arr3_V_96_reg_816,
        arr3_V_1 => arr3_V_95_reg_806,
        arr3_V => arr3_V_reg_796,
        mul_ln175 => mul_ln175_reg_666,
        iBuff_1_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0,
        iBuff_1_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0,
        iBuff_1_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0,
        iBuff_1_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0,
        iBuff_1_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1,
        iBuff_1_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1,
        iBuff_1_q1 => iBuff_1_q1,
        iBuff_2_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0,
        iBuff_2_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0,
        iBuff_2_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0,
        iBuff_2_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0,
        iBuff_2_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1,
        iBuff_2_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1,
        iBuff_2_q1 => iBuff_2_q1,
        iBuff_3_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0,
        iBuff_3_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0,
        iBuff_3_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0,
        iBuff_3_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0,
        iBuff_3_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1,
        iBuff_3_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1,
        iBuff_3_q1 => iBuff_3_q1,
        iBuff_4_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0,
        iBuff_4_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0,
        iBuff_4_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0,
        iBuff_4_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0,
        iBuff_4_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1,
        iBuff_4_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1,
        iBuff_4_q1 => iBuff_4_q1,
        iBuff_5_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0,
        iBuff_5_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0,
        iBuff_5_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0,
        iBuff_5_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0,
        iBuff_5_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1,
        iBuff_5_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1,
        iBuff_5_q1 => iBuff_5_q1,
        iBuff_6_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0,
        iBuff_6_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0,
        iBuff_6_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0,
        iBuff_6_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0,
        iBuff_6_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1,
        iBuff_6_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1,
        iBuff_6_q1 => iBuff_6_q1,
        iBuff_7_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0,
        iBuff_7_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0,
        iBuff_7_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0,
        iBuff_7_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0,
        iBuff_7_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1,
        iBuff_7_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1,
        iBuff_7_q1 => iBuff_7_q1,
        iBuff_8_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0,
        iBuff_8_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0,
        iBuff_8_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0,
        iBuff_8_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0,
        iBuff_8_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1,
        iBuff_8_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1,
        iBuff_8_q1 => iBuff_8_q1,
        iBuff_9_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0,
        iBuff_9_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0,
        iBuff_9_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0,
        iBuff_9_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0,
        iBuff_9_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1,
        iBuff_9_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1,
        iBuff_9_q1 => iBuff_9_q1,
        iBuff_10_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0,
        iBuff_10_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0,
        iBuff_10_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0,
        iBuff_10_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0,
        iBuff_10_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1,
        iBuff_10_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1,
        iBuff_10_q1 => iBuff_10_q1,
        iBuff_11_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0,
        iBuff_11_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0,
        iBuff_11_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0,
        iBuff_11_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0,
        iBuff_11_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1,
        iBuff_11_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1,
        iBuff_11_q1 => iBuff_11_q1,
        iBuff_12_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0,
        iBuff_12_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0,
        iBuff_12_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0,
        iBuff_12_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0,
        iBuff_12_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1,
        iBuff_12_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1,
        iBuff_12_q1 => iBuff_12_q1,
        iBuff_13_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0,
        iBuff_13_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0,
        iBuff_13_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0,
        iBuff_13_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0,
        iBuff_13_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1,
        iBuff_13_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1,
        iBuff_13_q1 => iBuff_13_q1,
        iBuff_14_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0,
        iBuff_14_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0,
        iBuff_14_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0,
        iBuff_14_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0,
        iBuff_14_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1,
        iBuff_14_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1,
        iBuff_14_q1 => iBuff_14_q1,
        iBuff_15_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0,
        iBuff_15_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0,
        iBuff_15_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0,
        iBuff_15_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0,
        iBuff_15_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1,
        iBuff_15_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1,
        iBuff_15_q1 => iBuff_15_q1,
        iBuff_16_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0,
        iBuff_16_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0,
        iBuff_16_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0,
        iBuff_16_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0,
        iBuff_16_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1,
        iBuff_16_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1,
        iBuff_16_q1 => iBuff_16_q1,
        iBuff_17_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0,
        iBuff_17_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0,
        iBuff_17_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0,
        iBuff_17_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0,
        iBuff_17_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1,
        iBuff_17_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1,
        iBuff_17_q1 => iBuff_17_q1,
        iBuff_18_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0,
        iBuff_18_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0,
        iBuff_18_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0,
        iBuff_18_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0,
        iBuff_18_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1,
        iBuff_18_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1,
        iBuff_18_q1 => iBuff_18_q1,
        iBuff_19_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0,
        iBuff_19_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0,
        iBuff_19_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0,
        iBuff_19_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0,
        iBuff_19_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1,
        iBuff_19_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1,
        iBuff_19_q1 => iBuff_19_q1,
        bramtotal => bramtotal,
        iBuff_0_address0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0,
        iBuff_0_ce0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0,
        iBuff_0_we0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0,
        iBuff_0_d0 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0,
        iBuff_0_address1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1,
        iBuff_0_ce1 => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1,
        iBuff_0_q1 => iBuff_0_q1,
        j => j_3_reg_781,
        icmp_ln233 => icmp_ln233_reg_991,
        icmp_ln233_1 => icmp_ln233_1_reg_996,
        or_ln233 => or_ln233_reg_1001,
        mul172 => mul172_reg_671,
        tmp216_cast => tmp216_reg_776,
        ap_ext_blocking_n => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n,
        ap_str_blocking_n => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n,
        ap_int_blocking_n => grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n);

    mul_mul_6ns_11ns_17_4_1_U156 : component edgetracing_accel_mul_mul_6ns_11ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_617_p0,
        din1 => grp_fu_617_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_617_p2);

    mul_mul_12s_6ns_18_4_1_U157 : component edgetracing_accel_mul_mul_12s_6ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 6,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub171_fu_474_p2,
        din1 => grp_fu_623_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_623_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_84 <= ap_const_lv2_0;
            elsif (((icmp_ln175_fu_501_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_fu_84 <= add_ln175_fu_507_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                arr1_V_60_reg_801 <= iBuff_1_q0;
                arr1_V_61_reg_811 <= iBuff_2_q0;
                arr1_V_62_reg_821 <= iBuff_3_q0;
                arr1_V_63_reg_831 <= iBuff_4_q0;
                arr1_V_64_reg_841 <= iBuff_5_q0;
                arr1_V_65_reg_851 <= iBuff_6_q0;
                arr1_V_66_reg_861 <= iBuff_7_q0;
                arr1_V_67_reg_871 <= iBuff_8_q0;
                arr1_V_68_reg_881 <= iBuff_9_q0;
                arr1_V_69_reg_891 <= iBuff_10_q0;
                arr1_V_70_reg_901 <= iBuff_11_q0;
                arr1_V_71_reg_911 <= iBuff_12_q0;
                arr1_V_72_reg_921 <= iBuff_13_q0;
                arr1_V_73_reg_931 <= iBuff_14_q0;
                arr1_V_74_reg_941 <= iBuff_15_q0;
                arr1_V_75_reg_951 <= iBuff_16_q0;
                arr1_V_76_reg_961 <= iBuff_17_q0;
                arr1_V_77_reg_971 <= iBuff_18_q0;
                arr1_V_78_reg_981 <= iBuff_19_q0;
                arr1_V_reg_791 <= iBuff_0_q0;
                arr3_V_100_reg_856 <= arr3_V_100_fu_542_p1;
                arr3_V_101_reg_866 <= arr3_V_101_fu_546_p1;
                arr3_V_102_reg_876 <= arr3_V_102_fu_550_p1;
                arr3_V_103_reg_886 <= arr3_V_103_fu_554_p1;
                arr3_V_104_reg_896 <= arr3_V_104_fu_558_p1;
                arr3_V_105_reg_906 <= arr3_V_105_fu_562_p1;
                arr3_V_106_reg_916 <= arr3_V_106_fu_566_p1;
                arr3_V_107_reg_926 <= arr3_V_107_fu_570_p1;
                arr3_V_108_reg_936 <= arr3_V_108_fu_574_p1;
                arr3_V_109_reg_946 <= arr3_V_109_fu_578_p1;
                arr3_V_110_reg_956 <= arr3_V_110_fu_582_p1;
                arr3_V_111_reg_966 <= arr3_V_111_fu_586_p1;
                arr3_V_112_reg_976 <= arr3_V_112_fu_590_p1;
                arr3_V_113_reg_986 <= arr3_V_113_fu_594_p1;
                arr3_V_95_reg_806 <= arr3_V_95_fu_522_p1;
                arr3_V_96_reg_816 <= arr3_V_96_fu_526_p1;
                arr3_V_97_reg_826 <= arr3_V_97_fu_530_p1;
                arr3_V_98_reg_836 <= arr3_V_98_fu_534_p1;
                arr3_V_99_reg_846 <= arr3_V_99_fu_538_p1;
                arr3_V_reg_796 <= arr3_V_fu_518_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln233_1_reg_996 <= icmp_ln233_1_fu_604_p2;
                icmp_ln233_reg_991 <= icmp_ln233_fu_598_p2;
                or_ln233_reg_1001 <= or_ln233_fu_610_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                j_3_reg_781 <= j_fu_84;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mul172_reg_671 <= grp_fu_623_p2;
                mul_ln175_reg_666 <= grp_fu_617_p2;
                tmp216_reg_776 <= tmp216_fu_492_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done, ap_CS_fsm_state8, icmp_ln175_fu_501_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln175_fu_501_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln175_fu_507_p2 <= std_logic_vector(unsigned(j_fu_84) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done)
    begin
        if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln175_fu_501_p2)
    begin
        if ((((icmp_ln175_fu_501_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1)) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_const_logic_1);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_int_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1)) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln175_fu_501_p2)
    begin
        if (((icmp_ln175_fu_501_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_str_blocking_0)
    begin
        if (((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1)) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n)
    begin
        if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n)
    begin
        if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n)
    begin
        if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state8 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;

    arr3_V_100_fu_542_p1 <= iBuff_6_q0(4 - 1 downto 0);
    arr3_V_101_fu_546_p1 <= iBuff_7_q0(4 - 1 downto 0);
    arr3_V_102_fu_550_p1 <= iBuff_8_q0(4 - 1 downto 0);
    arr3_V_103_fu_554_p1 <= iBuff_9_q0(4 - 1 downto 0);
    arr3_V_104_fu_558_p1 <= iBuff_10_q0(4 - 1 downto 0);
    arr3_V_105_fu_562_p1 <= iBuff_11_q0(4 - 1 downto 0);
    arr3_V_106_fu_566_p1 <= iBuff_12_q0(4 - 1 downto 0);
    arr3_V_107_fu_570_p1 <= iBuff_13_q0(4 - 1 downto 0);
    arr3_V_108_fu_574_p1 <= iBuff_14_q0(4 - 1 downto 0);
    arr3_V_109_fu_578_p1 <= iBuff_15_q0(4 - 1 downto 0);
    arr3_V_110_fu_582_p1 <= iBuff_16_q0(4 - 1 downto 0);
    arr3_V_111_fu_586_p1 <= iBuff_17_q0(4 - 1 downto 0);
    arr3_V_112_fu_590_p1 <= iBuff_18_q0(4 - 1 downto 0);
    arr3_V_113_fu_594_p1 <= iBuff_19_q0(4 - 1 downto 0);
    arr3_V_95_fu_522_p1 <= iBuff_1_q0(4 - 1 downto 0);
    arr3_V_96_fu_526_p1 <= iBuff_2_q0(4 - 1 downto 0);
    arr3_V_97_fu_530_p1 <= iBuff_3_q0(4 - 1 downto 0);
    arr3_V_98_fu_534_p1 <= iBuff_4_q0(4 - 1 downto 0);
    arr3_V_99_fu_538_p1 <= iBuff_5_q0(4 - 1 downto 0);
    arr3_V_fu_518_p1 <= iBuff_0_q0(4 - 1 downto 0);
    bdrows_cast7_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bdrows),12));
    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg;
    grp_fu_617_p0 <= grp_fu_617_p00(6 - 1 downto 0);
    grp_fu_617_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ram_row_depth),17));
    grp_fu_617_p1 <= grp_fu_617_p10(11 - 1 downto 0);
    grp_fu_617_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bdrows),17));
    grp_fu_623_p1 <= grp_fu_623_p10(6 - 1 downto 0);
    grp_fu_623_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ram_row_depth),18));

    iBuff_0_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_0_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_0_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0;
        else 
            iBuff_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_0_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1;

    iBuff_0_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_0_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0;
        else 
            iBuff_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_0_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_0_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1;
        else 
            iBuff_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_0_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0;

    iBuff_0_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_0_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0;
        else 
            iBuff_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_10_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_10_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_10_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0;
        else 
            iBuff_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_10_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1;

    iBuff_10_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_10_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0;
        else 
            iBuff_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_10_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_10_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1;
        else 
            iBuff_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_10_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0;

    iBuff_10_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_10_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0;
        else 
            iBuff_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_11_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_11_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_11_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0;
        else 
            iBuff_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_11_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1;

    iBuff_11_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_11_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0;
        else 
            iBuff_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_11_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_11_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1;
        else 
            iBuff_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_11_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0;

    iBuff_11_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_11_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0;
        else 
            iBuff_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_12_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_12_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_12_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0;
        else 
            iBuff_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_12_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1;

    iBuff_12_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_12_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0;
        else 
            iBuff_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_12_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_12_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1;
        else 
            iBuff_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_12_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0;

    iBuff_12_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_12_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0;
        else 
            iBuff_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_13_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_13_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_13_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0;
        else 
            iBuff_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_13_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1;

    iBuff_13_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_13_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0;
        else 
            iBuff_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_13_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_13_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1;
        else 
            iBuff_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_13_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0;

    iBuff_13_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_13_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0;
        else 
            iBuff_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_14_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_14_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_14_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0;
        else 
            iBuff_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_14_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1;

    iBuff_14_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_14_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0;
        else 
            iBuff_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_14_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_14_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1;
        else 
            iBuff_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_14_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0;

    iBuff_14_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_14_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0;
        else 
            iBuff_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_15_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_15_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_15_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0;
        else 
            iBuff_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_15_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1;

    iBuff_15_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_15_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0;
        else 
            iBuff_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_15_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_15_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1;
        else 
            iBuff_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_15_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0;

    iBuff_15_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_15_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0;
        else 
            iBuff_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_16_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_16_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_16_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0;
        else 
            iBuff_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_16_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1;

    iBuff_16_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_16_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0;
        else 
            iBuff_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_16_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_16_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1;
        else 
            iBuff_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_16_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0;

    iBuff_16_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_16_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0;
        else 
            iBuff_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_17_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_17_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_17_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0;
        else 
            iBuff_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_17_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1;

    iBuff_17_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_17_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0;
        else 
            iBuff_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_17_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_17_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1;
        else 
            iBuff_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_17_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0;

    iBuff_17_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_17_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0;
        else 
            iBuff_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_18_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_18_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_18_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0;
        else 
            iBuff_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_18_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1;

    iBuff_18_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_18_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0;
        else 
            iBuff_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_18_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_18_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1;
        else 
            iBuff_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_18_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0;

    iBuff_18_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_18_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0;
        else 
            iBuff_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_19_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_19_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_19_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0;
        else 
            iBuff_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_19_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1;

    iBuff_19_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_19_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0;
        else 
            iBuff_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_19_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_19_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1;
        else 
            iBuff_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_19_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0;

    iBuff_19_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_19_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0;
        else 
            iBuff_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_1_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_1_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_1_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0;
        else 
            iBuff_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_1_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1;

    iBuff_1_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_1_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0;
        else 
            iBuff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_1_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_1_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1;
        else 
            iBuff_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_1_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0;

    iBuff_1_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_1_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0;
        else 
            iBuff_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_2_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_2_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_2_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0;
        else 
            iBuff_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_2_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1;

    iBuff_2_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_2_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0;
        else 
            iBuff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_2_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_2_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1;
        else 
            iBuff_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_2_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0;

    iBuff_2_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_2_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0;
        else 
            iBuff_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_3_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_3_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_3_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0;
        else 
            iBuff_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_3_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1;

    iBuff_3_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_3_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0;
        else 
            iBuff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_3_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_3_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1;
        else 
            iBuff_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_3_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0;

    iBuff_3_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_3_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0;
        else 
            iBuff_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_4_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_4_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_4_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0;
        else 
            iBuff_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_4_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1;

    iBuff_4_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_4_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0;
        else 
            iBuff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_4_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_4_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1;
        else 
            iBuff_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_4_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0;

    iBuff_4_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_4_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0;
        else 
            iBuff_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_5_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_5_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_5_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0;
        else 
            iBuff_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_5_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1;

    iBuff_5_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_5_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0;
        else 
            iBuff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_5_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_5_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1;
        else 
            iBuff_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_5_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0;

    iBuff_5_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_5_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0;
        else 
            iBuff_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_6_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_6_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_6_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0;
        else 
            iBuff_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_6_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1;

    iBuff_6_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_6_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0;
        else 
            iBuff_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_6_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_6_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1;
        else 
            iBuff_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_6_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0;

    iBuff_6_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_6_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0;
        else 
            iBuff_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_7_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_7_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_7_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0;
        else 
            iBuff_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_7_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1;

    iBuff_7_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_7_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0;
        else 
            iBuff_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_7_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_7_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1;
        else 
            iBuff_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_7_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0;

    iBuff_7_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_7_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0;
        else 
            iBuff_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_8_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_8_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_8_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0;
        else 
            iBuff_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_8_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1;

    iBuff_8_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_8_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0;
        else 
            iBuff_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_8_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_8_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1;
        else 
            iBuff_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_8_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0;

    iBuff_8_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_8_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0;
        else 
            iBuff_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_9_address0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_9_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_9_address0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0;
        else 
            iBuff_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    iBuff_9_address1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1;

    iBuff_9_ce0_assign_proc : process(ap_CS_fsm_state5, grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            iBuff_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_9_ce0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0;
        else 
            iBuff_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff_9_ce1_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_9_ce1 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1;
        else 
            iBuff_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff_9_d0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0;

    iBuff_9_we0_assign_proc : process(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            iBuff_9_we0 <= grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0;
        else 
            iBuff_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln175_fu_501_p2 <= "1" when (j_fu_84 = ap_const_lv2_3) else "0";
    icmp_ln233_1_fu_604_p2 <= "1" when (j_3_reg_781 = ap_const_lv2_1) else "0";
    icmp_ln233_fu_598_p2 <= "1" when (j_3_reg_781 = ap_const_lv2_0) else "0";
    or_ln233_fu_610_p2 <= (icmp_ln233_fu_598_p2 or icmp_ln233_1_fu_604_p2);
    sub171_fu_474_p2 <= std_logic_vector(unsigned(bdrows_cast7_fu_462_p1) + unsigned(ap_const_lv12_FFF));
    tmp216_fu_492_p2 <= std_logic_vector(unsigned(zext_ln175_fu_489_p1) + unsigned(ap_const_lv7_7F));
    zext_ln175_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ram_row_depth),7));
end behav;
