Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 10 19:37:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   670 |
|    Minimum number of control sets                        |   670 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2654 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   670 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   177 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |   482 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              54 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           13692 |         7452 |
| Yes          | No                    | Yes                    |             804 |          334 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                          Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[5][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[98]_771                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[66]_787                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[64]_788                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[68]_786                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[73]_812                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[87]_838                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[94]_773                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[76]_782                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[15]_733                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[2][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[11][3]_i_1_n_0             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[0][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[10][3]_i_1_n_0             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[12][3]_i_1_n_0             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[15][3]_i_1_n_0             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[13][3]_i_1_n_0             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[14][3]_i_1_n_0             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[3][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[9][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[8][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[6][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_cost[4][3]_i_1_n_0              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[114]_763                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_DepthAlgorithm_Census/index_next_reg[3]_i_2_n_0 |                                                                |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/p_0_in                                 | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[105]_811                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[101]_820                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[125]_827                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[108]_766                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[12]_750                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[104]_768                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/state_next                             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[117]_830                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[10]_751                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[126]_757                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[106]_767                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[131]_707                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[132]_722                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[133]_706                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[134]_721                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[116]_762                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[135]_705                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[136]_720                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[137]_704                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[130]_723                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[96]_772                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[138]_719                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[13]_734                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[140]_718                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[110]_765                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[139]_703                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[141]_702                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[142]_717                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[143]_701                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[144]_716                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[145]_700                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[146]_715                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[103]_817                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[111]_832                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[0]_756                    | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[112]_764                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[120]_760                  | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[115]_831                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[119]_829                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[100]_770                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[118]_761                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[109]_833                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[121]_805                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[123]_828                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[124]_758                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[107]_834                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[113]_808                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[122]_759                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[127]_826                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[128]_724                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[129]_708                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[102]_769                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[11]_735                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[30]_741                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[157]_694                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[34]_803                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[41]_813                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[43]_852                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[42]_799                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[44]_798                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[23]_729                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[36]_802                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[47]_850                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[49]_810                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[51]_849                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[52]_794                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[54]_793                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[48]_796                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[4]_754                    | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[150]_713                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[154]_711                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[155]_695                  | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[17]_732                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[22]_745                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[32]_804                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[1]_740                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[20]_746                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[35]_825                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[45]_851                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[3]_739                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[25]_728                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[53]_848                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[55]_847                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[56]_792                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[46]_797                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[40]_800                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[57]_807                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[58]_791                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[59]_846                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[159]_693                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[39]_819                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[16]_748                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[5]_738                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[27]_727                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[24]_744                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[151]_697                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[21]_730                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[33]_816                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[37]_822                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[156]_710                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[38]_801                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[50]_795                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[147]_699                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[26]_743                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[14]_749                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[153]_696                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[18]_747                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[19]_731                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[29]_726                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[28]_742                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[31]_725                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[152]_712                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[148]_714                  | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[2]_755                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[149]_698                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[158]_709                  | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[97]_814                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[90]_775                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[71]_818                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[67]_824                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[75]_843                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[60]_790                   | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[78]_781                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[69]_821                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[72]_784                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[85]_839                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[61]_845                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[79]_841                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[88]_776                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[7]_737                    | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[63]_844                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[74]_783                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[83]_840                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[99]_823                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[91]_837                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[77]_842                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[70]_785                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[82]_779                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[62]_789                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[81]_809                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[6]_753                    | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[86]_777                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[65]_815                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[89]_806                   | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[93]_836                   | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[9]_736                    | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[92]_774                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[84]_778                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[80]_780                   | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[8]_752                    | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/temp_mem_reg[95]_835                   | reset_IBUF       |                1 |              4 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG                            | U_OV7670_SetDataLeft/v_counter_reg0                            | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk1_IBUF_BUFG                            | U_OV7670_SetDataLeft/temp_next[7]                              | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG                            | U_OV7670_SetDataLeft/temp_next[10]                             | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG                            | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0                  | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG                            | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0                   | reset_IBUF       |                4 |              8 |         2.00 |
|  ov7670_pclk2_IBUF_BUFG                            | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0              | reset_IBUF       |                2 |              8 |         4.00 |
|  U_clk_gene/inst/vga_clk                           |                                                                | reset_IBUF       |                2 |             10 |         5.00 |
|  U_clk_gene/inst/vga_clk                           | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0          | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_50                            |                                                                | reset_IBUF       |                6 |             14 |         2.33 |
|  ov7670_pclk2_IBUF_BUFG                            |                                                                | reset_IBUF       |                7 |             15 |         2.14 |
|  ov7670_pclk1_IBUF_BUFG                            |                                                                | reset_IBUF       |                4 |             15 |         3.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]         |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]         |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]         |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]         |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]         |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]         |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]          |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]         |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]          |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]            |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]          |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]         |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]         |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]         |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]          |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]          |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]          |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]         |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]         |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]          |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]         |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]         |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]          |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]         |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]          |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]         |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_1[0]      |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_16[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_100[0]    |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_20[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_21[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_23[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_27[0]     |                  |               23 |             28 |         1.22 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_10[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_22[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_12[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_31[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]         |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_32[0]     |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_2[0]      |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]         |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_13[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_14[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]         |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_29[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_34[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_25[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_24[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]         |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_15[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_37[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_38[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]         |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_11[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_39[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_4[0]      |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_40[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_41[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_42[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_43[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_44[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_33[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_45[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_17[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_3[0]      |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_0[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_19[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]         |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_18[0]     |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_26[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_28[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]          |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]         |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_101[0]    |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_30[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_35[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_36[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]         |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]         |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]         |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]         |                  |                6 |             28 |         4.67 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_64[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_82[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_70[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_55[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_51[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_84[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_9[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_92[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_85[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_71[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_76[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_58[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_89[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_69[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_75[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_93[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_59[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_6[0]      |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_52[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_67[0]     |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_66[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_95[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_96[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_94[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_97[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_98[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_88[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_0[0]   |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_5[0]      |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_1[0]   |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_78[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_49[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_65[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_57[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_7[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_87[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_46[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_60[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_68[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_77[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_74[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_79[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_91[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_8[0]      |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_62[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_81[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_99[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0[0]     |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_10[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_64[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_72[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_83[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_100[0] |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_73[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_47[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_53[0]     |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_56[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_61[0]     |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_80[0]     |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_86[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_90[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_48[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_50[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_54[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep_63[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_20[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_2[0]   |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_11[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_19[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_21[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_22[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_105[0] |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_13[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_23[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_24[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_104[0] |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_17[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_12[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_16[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_102[0] |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_18[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_101[0] |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_103[0] |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_106[0] |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_14[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_15[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_48[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_53[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_65[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_47[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_32[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_59[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_39[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_4[0]   |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_54[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_63[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_30[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_46[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_66[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_67[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_69[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_71[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_73[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_31[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_35[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_60[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_74[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_76[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_57[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_77[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_56[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_75[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_68[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_51[0]  |                  |               22 |             28 |         1.27 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_70[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_7[0]   |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_78[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_79[0]  |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_45[0]  |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_44[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_8[0]   |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_80[0]  |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_81[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_72[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_82[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_37[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_27[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_36[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_38[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_25[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_29[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_42[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_43[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_49[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_5[0]   |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_58[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_50[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_34[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_52[0]  |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_3[0]   |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_41[0]  |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_6[0]   |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_61[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_62[0]  |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_64[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_55[0]  |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_33[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_26[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_40[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_28[0]  |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_93[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_85[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_84[0]  |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_88[0]  |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_99[0]  |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_90[0]  |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_9[0]   |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_95[0]  |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_89[0]  |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_94[0]  |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_98[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_96[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_92[0]  |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_87[0]  |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_86[0]  |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_97[0]  |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_91[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/E[0]                          |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]         |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_11[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_1[0]         |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1[0]         |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_10[0]        |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_29[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_42[0]        |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_49[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_59[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_61[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_41[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_16[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_27[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_47[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_54[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_56[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_57[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_46[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_38[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_48[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_62[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_63[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_19[0]        |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_44[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_25[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_43[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_34[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_17[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_65[0]        |                  |               20 |             28 |         1.40 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_40[0]        |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_18[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_23[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_14[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_33[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_39[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_53[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_32[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_67[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_12[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_68[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_28[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_31[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_37[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_35[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_45[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_50[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_60[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_20[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_52[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_66[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_69[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_22[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_36[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_21[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_13[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_30[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_26[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_15[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_55[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_58[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_51[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_24[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_2[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_45[0]        |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_25[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_71[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_83[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_15[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_11[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_3[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_20[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_17[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]         |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_75[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_86[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_24[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_26[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_29[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_10[0]        |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]         |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_18[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_30[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_72[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_79[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_12[0]        |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_14[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]         |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_76[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_32[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_23[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_28[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_78[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_33[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_34[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_77[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_22[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_85[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_35[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_37[0]        |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_38[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_39[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_40[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_41[0]        |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_70[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_42[0]        |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_31[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_16[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_43[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_46[0]        |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_73[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_80[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_27[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_47[0]        |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_48[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_49[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_74[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_21[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_84[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]         |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_82[0]        |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_50[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_13[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_81[0]        |                  |               19 |             28 |         1.47 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_44[0]        |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_36[0]        |                  |               11 |             28 |         2.55 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_19[0]        |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_7[0]         |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][48][13]_i_2_0[0]     |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][133][13]_i_2_2[0]    |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_6[0]         |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_8[0]         |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][133][13]_i_2_0[0]    |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][48][13]_i_2_2[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_51[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_52[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][133][13]_i_2_1[0]    |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][49][13]_i_2_0[0]     |                  |               16 |             28 |         1.75 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_9[0]         |                  |               10 |             28 |         2.80 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][49][13]_i_2_2[0]     |                  |               12 |             28 |         2.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][48][13]_i_2_1[0]     |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/mem_L[2][49][13]_i_2_1[0]     |                  |               18 |             28 |         1.56 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0]        |                  |               21 |             28 |         1.33 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]         |                  |                7 |             28 |         4.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]         |                  |                9 |             28 |         3.11 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0]        |                  |               13 |             28 |         2.15 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0]        |                  |               14 |             28 |         2.00 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0]        |                  |               15 |             28 |         1.87 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0]        |                  |               17 |             28 |         1.65 |
|  U_clk_gene/inst/clk_50                            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_rep__0_83[0]  |                  |                8 |             28 |         3.50 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/j_next                                 | reset_IBUF       |               31 |             42 |         1.35 |
|  U_clk_gene/inst/clk_50                            | U_DepthAlgorithm_Census/window_L[2][2][13]_i_1_n_0             |                  |               81 |            252 |         3.11 |
+----------------------------------------------------+----------------------------------------------------------------+------------------+------------------+----------------+--------------+


