i clk
m 0 0
u 22 493
p {p:clk}{t:cpu_instance.clk}{p:cpu_instance.clk}{t:cpu_instance.stage.C}
e ckid0_0 {t:cpu_instance.stage.C} dffre
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0
r 0 0 0 0 0 0 0 0
