
[options]
isa rv32im

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`define __RV32_M

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
tcl @basedir@/cores/@core@/read_rtl.tcl
