<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Seminar: Technology Mapping - COMP4601 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="Technology mapping is the process in which boolean logic is transformed into circuit components"><meta name=keywords content="featherbear,COMP4601,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/seminar-technology-mapping/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Seminar: Technology Mapping"><meta property="og:description" content="Technology mapping is the process in which boolean logic is transformed into circuit components"><meta property="og:type" content="article"><meta property="og:url" content="/lectures/seminar-technology-mapping/"><meta property="article:published_time" content="2022-07-13T02:27:34+00:00"><meta property="article:modified_time" content="2022-07-27T02:06:44+00:00"><meta itemprop=name content="Seminar: Technology Mapping"><meta itemprop=description content="Technology mapping is the process in which boolean logic is transformed into circuit components"><meta itemprop=datePublished content="2022-07-13T02:27:34+00:00"><meta itemprop=dateModified content="2022-07-27T02:06:44+00:00"><meta itemprop=wordCount content="151"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Seminar: Technology Mapping"><meta name=twitter:description content="Technology mapping is the process in which boolean logic is transformed into circuit components"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP4601 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf><li class=mobile-menu-item>Textbook</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf><li class=mobile-menu-item>Tutorials</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP4601 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf>Textbook</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf>Tutorials</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Seminar: Technology Mapping</h1><div class=post-meta><span class=post-time>2022-07-13</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#why>Why</a></li><li><a href=#direct-acyclic-graph-dag-model>Direct Acyclic Graph (DAG) model</a></li><li><a href=#flowmap>FlowMap</a><ul><li><a href=#phase-1-compute-a-label-for-all-the-nodes>Phase 1: Compute a label for all the nodes</a></li><li><a href=#phase-2-generate-k-lut>Phase 2: Generate K-LUT</a></li></ul></li><li><a href=#flowmap-improvements>FlowMap Improvements</a></li></ul></nav></div></div><div class=post-content><blockquote><p>Technology mapping is the process in which boolean logic is transformed into circuit components</p></blockquote><h1 id=why>Why</h1><ul><li>Area usage - we want to minimise usage as to not waste resources</li><li>Delay - we want to minimise delay as to run a solution quickly (especially over many iterations)</li><li>Placement and Routability - We want to be able to physically fit the design on a board</li></ul><hr><p>Most algorithms prioritise one of the considerations over the other.. how can we create an optimal solution that achieves the best over all considerations</p><hr><h1 id=direct-acyclic-graph-dag-model>Direct Acyclic Graph (DAG) model</h1><p><img src=../../uploads/snipaste_2022-07-13_12-31-43.jpg alt></p><ul><li>Node - Logic gate</li><li>Directed Edge - Signal flow</li></ul><hr><h1 id=flowmap>FlowMap</h1><p>Algorithm to produce a depth-minimsed solution which is delay optimised in polynomial time</p><p><img src=../../uploads/snipaste_2022-07-13_12-33-52.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_12-35-53.jpg alt></p><h2 id=phase-1-compute-a-label-for-all-the-nodes>Phase 1: Compute a label for all the nodes</h2><p><img src=../../uploads/snipaste_2022-07-13_12-36-35.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_12-38-06.jpg alt></p><h2 id=phase-2-generate-k-lut>Phase 2: Generate K-LUT</h2><p><img src=../../uploads/snipaste_2022-07-13_12-38-15.jpg alt></p><hr><h1 id=flowmap-improvements>FlowMap Improvements</h1><p><code>K</code> - number of inputs to the LUT</p><p><code>K-feasible cut</code> - Best way to cut the tree (cutting max K lines)</p><p>?</p><hr></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/seminar-architectural-synthesis/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Seminar: Architectural Synthesis</span>
<span class="prev-text nav-mobile">Prev</span></a>
<a class=next href=../../lectures/seminar-fpga-routing/><span class="next-text nav-default">Seminar: FPGA Routing</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2022
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>