{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561930497992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930497992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:34:57 2019 " "Processing started: Sun Jun 30 18:34:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930497992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561930497992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AULA15 -c AULA15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561930497992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561930498862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arch_FSM " "Found design unit 1: FSM-arch_FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499562 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch_comparador " "Found design unit 1: Comparador-arch_comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Comparador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-arch_somador " "Found design unit 1: Somador-arch_somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deslocador-arch_deslocador " "Found design unit 1: Deslocador-arch_deslocador" {  } { { "Deslocador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Deslocador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deslocador " "Found entity 1: Deslocador" {  } { { "Deslocador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Deslocador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-arch_BancoRegistradores " "Found design unit 1: BancoRegistradores-arch_BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/BancoRegistradores.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final-arch_FINAL " "Found design unit 1: Final-arch_FINAL" {  } { { "Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorcargaparalela.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorcargaparalela.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorCargaParalela-arch_RegistradorCargaParalela " "Found design unit 1: RegistradorCargaParalela-arch_RegistradorCargaParalela" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorCargaParalela " "Found entity 1: RegistradorCargaParalela" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "datapath.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Final-hardware " "Found design unit 1: tb_Final-hardware" {  } { { "tb_Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_Final.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Final " "Found entity 1: tb_Final" {  } { { "tb_Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_Final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_FSM-hardware " "Found design unit 1: tb_FSM-hardware" {  } { { "tb_FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_FSM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM " "Found entity 1: tb_FSM" {  } { { "tb_FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930499612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561930499692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:controller_connections " "Elaborating entity \"FSM\" for hierarchy \"FSM:controller_connections\"" {  } { { "Final.vhd" "controller_connections" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930499692 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual FSM.vhd(51) " "VHDL Process Statement warning at FSM.vhd(51): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"w\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp0_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp0_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp1_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp2_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp2_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp3_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp3_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "md_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"md_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "md_ld FSM.vhd(41) " "Inferred latch for \"md_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp3_ld FSM.vhd(41) " "Inferred latch for \"tmp3_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp2_ld FSM.vhd(41) " "Inferred latch for \"tmp2_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_ld FSM.vhd(41) " "Inferred latch for \"tmp1_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp0_ld FSM.vhd(41) " "Inferred latch for \"tmp0_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w FSM.vhd(41) " "Inferred latch for \"w\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930499692 "|Final|FSM:controller_connections"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath_connections " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath_connections\"" {  } { { "Final.vhd" "Datapath_connections" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930499702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorCargaParalela datapath:Datapath_connections\|RegistradorCargaParalela:register_tmp0 " "Elaborating entity \"RegistradorCargaParalela\" for hierarchy \"datapath:Datapath_connections\|RegistradorCargaParalela:register_tmp0\"" {  } { { "datapath.vhd" "register_tmp0" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930499702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:controller_connections\|w " "Latch FSM:controller_connections\|w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:controller_connections\|estado_atual.S7 " "Ports D and ENA on the latch are fed by the same signal FSM:controller_connections\|estado_atual.S7" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561930500312 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561930500312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561930500752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561930500752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561930500991 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561930500991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561930500991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561930500991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930501061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:35:01 2019 " "Processing ended: Sun Jun 30 18:35:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930501061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930501061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930501061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561930501061 ""}
