#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a104cdad00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a104cdae90 .scope module, "tb" "tb" 3 22;
 .timescale -12 -12;
L_000001a104e00f90 .functor NOT 1, L_000001a104e57650, C4<0>, C4<0>, C4<0>;
L_000001a104e00740 .functor XOR 1, L_000001a104e56ed0, L_000001a104e56bb0, C4<0>, C4<0>;
L_000001a104e007b0 .functor XOR 1, L_000001a104e00740, L_000001a104e576f0, C4<0>, C4<0>;
v000001a104deb800_0 .net *"_ivl_10", 0 0, L_000001a104e576f0;  1 drivers
v000001a104deb8a0_0 .net *"_ivl_12", 0 0, L_000001a104e007b0;  1 drivers
v000001a104deb940_0 .net *"_ivl_2", 0 0, L_000001a104e575b0;  1 drivers
v000001a104deafe0_0 .net *"_ivl_4", 0 0, L_000001a104e56ed0;  1 drivers
v000001a104deae00_0 .net *"_ivl_6", 0 0, L_000001a104e56bb0;  1 drivers
v000001a104deaea0_0 .net *"_ivl_8", 0 0, L_000001a104e00740;  1 drivers
v000001a104debb20_0 .var "clk", 0 0;
v000001a104deb9e0_0 .var/2u "stats1", 159 0;
v000001a104deb120_0 .var/2u "strobe", 0 0;
v000001a104debbc0_0 .net "tb_match", 0 0, L_000001a104e57650;  1 drivers
v000001a104e567f0_0 .net "tb_mismatch", 0 0, L_000001a104e00f90;  1 drivers
v000001a104e56110_0 .net "x", 0 0, v000001a104deba80_0;  1 drivers
v000001a104e57d30_0 .net "y", 0 0, v000001a104deb440_0;  1 drivers
v000001a104e57510_0 .net "z_dut", 0 0, L_000001a104e00cf0;  1 drivers
v000001a104e564d0_0 .net "z_ref", 0 0, L_000001a104e00430;  1 drivers
L_000001a104e575b0 .concat [ 1 0 0 0], L_000001a104e00430;
L_000001a104e56ed0 .concat [ 1 0 0 0], L_000001a104e00430;
L_000001a104e56bb0 .concat [ 1 0 0 0], L_000001a104e00cf0;
L_000001a104e576f0 .concat [ 1 0 0 0], L_000001a104e00430;
L_000001a104e57650 .cmp/eeq 1, L_000001a104e575b0, L_000001a104e007b0;
S_000001a104decff0 .scope module, "good1" "RefModule" 3 63, 4 2 0, S_000001a104cdae90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001a104e00820 .functor XOR 1, v000001a104deba80_0, v000001a104deb440_0, C4<0>, C4<0>;
L_000001a104e00430 .functor AND 1, L_000001a104e00820, v000001a104deba80_0, C4<1>, C4<1>;
v000001a104deb3a0_0 .net *"_ivl_0", 0 0, L_000001a104e00820;  1 drivers
v000001a104deb580_0 .net "x", 0 0, v000001a104deba80_0;  alias, 1 drivers
v000001a104deb260_0 .net "y", 0 0, v000001a104deb440_0;  alias, 1 drivers
v000001a104deb760_0 .net "z", 0 0, L_000001a104e00430;  alias, 1 drivers
S_000001a104ded180 .scope module, "stim1" "stimulus_gen" 3 58, 3 6 0, S_000001a104cdae90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v000001a104deaf40_0 .net "clk", 0 0, v000001a104debb20_0;  1 drivers
v000001a104deba80_0 .var "x", 0 0;
v000001a104deb440_0 .var "y", 0 0;
E_000001a104dec830 .event negedge, v000001a104deaf40_0;
E_000001a104dec1b0/0 .event negedge, v000001a104deaf40_0;
E_000001a104dec1b0/1 .event posedge, v000001a104deaf40_0;
E_000001a104dec1b0 .event/or E_000001a104dec1b0/0, E_000001a104dec1b0/1;
S_000001a104df5360 .scope module, "top_module1" "TopModule" 3 68, 5 3 0, S_000001a104cdae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_000001a104e006d0 .functor NOT 1, v000001a104deba80_0, C4<0>, C4<0>, C4<0>;
L_000001a104e005f0 .functor NOT 1, v000001a104deb440_0, C4<0>, C4<0>, C4<0>;
L_000001a104e00660 .functor AND 1, L_000001a104e006d0, L_000001a104e005f0, C4<1>, C4<1>;
L_000001a104e01000 .functor AND 1, v000001a104deba80_0, v000001a104deb440_0, C4<1>, C4<1>;
L_000001a104e00cf0 .functor OR 1, L_000001a104e00660, L_000001a104e01000, C4<0>, C4<0>;
v000001a104debc60_0 .net *"_ivl_0", 0 0, L_000001a104e006d0;  1 drivers
v000001a104deb080_0 .net *"_ivl_2", 0 0, L_000001a104e005f0;  1 drivers
v000001a104deb6c0_0 .net *"_ivl_4", 0 0, L_000001a104e00660;  1 drivers
v000001a104deb620_0 .net *"_ivl_6", 0 0, L_000001a104e01000;  1 drivers
v000001a104deb4e0_0 .net "x", 0 0, v000001a104deba80_0;  alias, 1 drivers
v000001a104deb300_0 .net "y", 0 0, v000001a104deb440_0;  alias, 1 drivers
v000001a104debd00_0 .net "z", 0 0, L_000001a104e00cf0;  alias, 1 drivers
S_000001a104df54f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 75, 3 75 0, S_000001a104cdae90;
 .timescale -12 -12;
E_000001a104dec270 .event edge, v000001a104deb120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a104deb120_0;
    %nor/r;
    %assign/vec4 v000001a104deb120_0, 0;
    %wait E_000001a104dec270;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a104ded180;
T_1 ;
    %wait E_000001a104dec1b0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001a104deb440_0, 0;
    %assign/vec4 v000001a104deba80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a104ded180;
T_2 ;
    %pushi/vec4 101, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a104dec830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001a104cdae90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a104debb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a104deb120_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001a104cdae90;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001a104debb20_0;
    %inv;
    %store/vec4 v000001a104debb20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001a104cdae90;
T_5 ;
    %vpi_call/w 3 50 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a104deaf40_0, v000001a104e567f0_0, v000001a104e56110_0, v000001a104e57d30_0, v000001a104e564d0_0, v000001a104e57510_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001a104cdae90;
T_6 ;
    %load/vec4 v000001a104deb9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 84 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001a104deb9e0_0, 64, 32>, &PV<v000001a104deb9e0_0, 32, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %vpi_call/w 3 87 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a104deb9e0_0, 128, 32>, &PV<v000001a104deb9e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 88 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 89 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a104deb9e0_0, 128, 32>, &PV<v000001a104deb9e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_000001a104cdae90;
T_7 ;
    %wait E_000001a104dec1b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a104deb9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a104deb9e0_0, 4, 32;
    %load/vec4 v000001a104debbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a104deb9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 100 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a104deb9e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a104deb9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a104deb9e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v000001a104e564d0_0;
    %load/vec4 v000001a104e564d0_0;
    %load/vec4 v000001a104e57510_0;
    %xor;
    %load/vec4 v000001a104e564d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v000001a104deb9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 104 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a104deb9e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v000001a104deb9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a104deb9e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a104cdae90;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 112 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob010_mt2015_q4a_test.sv";
    "dataset_code-complete-iccad2023/Prob010_mt2015_q4a_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob010_mt2015_q4a/Prob010_mt2015_q4a_sample01.sv";
