
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//colcrt_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e40 <.init>:
  400e40:	stp	x29, x30, [sp, #-16]!
  400e44:	mov	x29, sp
  400e48:	bl	401130 <ferror@plt+0x60>
  400e4c:	ldp	x29, x30, [sp], #16
  400e50:	ret

Disassembly of section .plt:

0000000000400e60 <memmove@plt-0x20>:
  400e60:	stp	x16, x30, [sp, #-16]!
  400e64:	adrp	x16, 412000 <ferror@plt+0x10f30>
  400e68:	ldr	x17, [x16, #4088]
  400e6c:	add	x16, x16, #0xff8
  400e70:	br	x17
  400e74:	nop
  400e78:	nop
  400e7c:	nop

0000000000400e80 <memmove@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400e84:	ldr	x17, [x16]
  400e88:	add	x16, x16, #0x0
  400e8c:	br	x17

0000000000400e90 <_exit@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400e94:	ldr	x17, [x16, #8]
  400e98:	add	x16, x16, #0x8
  400e9c:	br	x17

0000000000400ea0 <fputs@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ea4:	ldr	x17, [x16, #16]
  400ea8:	add	x16, x16, #0x10
  400eac:	br	x17

0000000000400eb0 <exit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400eb4:	ldr	x17, [x16, #24]
  400eb8:	add	x16, x16, #0x18
  400ebc:	br	x17

0000000000400ec0 <dup@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ec4:	ldr	x17, [x16, #32]
  400ec8:	add	x16, x16, #0x20
  400ecc:	br	x17

0000000000400ed0 <fputwc@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ed4:	ldr	x17, [x16, #40]
  400ed8:	add	x16, x16, #0x28
  400edc:	br	x17

0000000000400ee0 <ftell@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ee4:	ldr	x17, [x16, #48]
  400ee8:	add	x16, x16, #0x30
  400eec:	br	x17

0000000000400ef0 <__cxa_atexit@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ef4:	ldr	x17, [x16, #56]
  400ef8:	add	x16, x16, #0x38
  400efc:	br	x17

0000000000400f00 <fputc@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f04:	ldr	x17, [x16, #64]
  400f08:	add	x16, x16, #0x40
  400f0c:	br	x17

0000000000400f10 <fileno@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f14:	ldr	x17, [x16, #72]
  400f18:	add	x16, x16, #0x48
  400f1c:	br	x17

0000000000400f20 <wmemset@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f24:	ldr	x17, [x16, #80]
  400f28:	add	x16, x16, #0x50
  400f2c:	br	x17

0000000000400f30 <fclose@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f34:	ldr	x17, [x16, #88]
  400f38:	add	x16, x16, #0x58
  400f3c:	br	x17

0000000000400f40 <iswspace@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f44:	ldr	x17, [x16, #96]
  400f48:	add	x16, x16, #0x60
  400f4c:	br	x17

0000000000400f50 <fopen@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f54:	ldr	x17, [x16, #104]
  400f58:	add	x16, x16, #0x68
  400f5c:	br	x17

0000000000400f60 <bindtextdomain@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f64:	ldr	x17, [x16, #112]
  400f68:	add	x16, x16, #0x70
  400f6c:	br	x17

0000000000400f70 <__libc_start_main@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f74:	ldr	x17, [x16, #120]
  400f78:	add	x16, x16, #0x78
  400f7c:	br	x17

0000000000400f80 <memset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f84:	ldr	x17, [x16, #128]
  400f88:	add	x16, x16, #0x80
  400f8c:	br	x17

0000000000400f90 <wcslen@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400f94:	ldr	x17, [x16, #136]
  400f98:	add	x16, x16, #0x88
  400f9c:	br	x17

0000000000400fa0 <close@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fa4:	ldr	x17, [x16, #144]
  400fa8:	add	x16, x16, #0x90
  400fac:	br	x17

0000000000400fb0 <__gmon_start__@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fb4:	ldr	x17, [x16, #152]
  400fb8:	add	x16, x16, #0x98
  400fbc:	br	x17

0000000000400fc0 <getwc@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fc4:	ldr	x17, [x16, #160]
  400fc8:	add	x16, x16, #0xa0
  400fcc:	br	x17

0000000000400fd0 <fseek@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fd4:	ldr	x17, [x16, #168]
  400fd8:	add	x16, x16, #0xa8
  400fdc:	br	x17

0000000000400fe0 <abort@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400fe4:	ldr	x17, [x16, #176]
  400fe8:	add	x16, x16, #0xb0
  400fec:	br	x17

0000000000400ff0 <feof@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  400ff4:	ldr	x17, [x16, #184]
  400ff8:	add	x16, x16, #0xb8
  400ffc:	br	x17

0000000000401000 <textdomain@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401004:	ldr	x17, [x16, #192]
  401008:	add	x16, x16, #0xc0
  40100c:	br	x17

0000000000401010 <getopt_long@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401014:	ldr	x17, [x16, #200]
  401018:	add	x16, x16, #0xc8
  40101c:	br	x17

0000000000401020 <warn@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401024:	ldr	x17, [x16, #208]
  401028:	add	x16, x16, #0xd0
  40102c:	br	x17

0000000000401030 <fflush@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401034:	ldr	x17, [x16, #216]
  401038:	add	x16, x16, #0xd8
  40103c:	br	x17

0000000000401040 <warnx@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401044:	ldr	x17, [x16, #224]
  401048:	add	x16, x16, #0xe0
  40104c:	br	x17

0000000000401050 <fputws@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401054:	ldr	x17, [x16, #232]
  401058:	add	x16, x16, #0xe8
  40105c:	br	x17

0000000000401060 <iswprint@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401064:	ldr	x17, [x16, #240]
  401068:	add	x16, x16, #0xf0
  40106c:	br	x17

0000000000401070 <printf@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401074:	ldr	x17, [x16, #248]
  401078:	add	x16, x16, #0xf8
  40107c:	br	x17

0000000000401080 <__errno_location@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401084:	ldr	x17, [x16, #256]
  401088:	add	x16, x16, #0x100
  40108c:	br	x17

0000000000401090 <gettext@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f30>
  401094:	ldr	x17, [x16, #264]
  401098:	add	x16, x16, #0x108
  40109c:	br	x17

00000000004010a0 <fprintf@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010a4:	ldr	x17, [x16, #272]
  4010a8:	add	x16, x16, #0x110
  4010ac:	br	x17

00000000004010b0 <err@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010b4:	ldr	x17, [x16, #280]
  4010b8:	add	x16, x16, #0x118
  4010bc:	br	x17

00000000004010c0 <setlocale@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010c4:	ldr	x17, [x16, #288]
  4010c8:	add	x16, x16, #0x120
  4010cc:	br	x17

00000000004010d0 <ferror@plt>:
  4010d0:	adrp	x16, 413000 <ferror@plt+0x11f30>
  4010d4:	ldr	x17, [x16, #296]
  4010d8:	add	x16, x16, #0x128
  4010dc:	br	x17

Disassembly of section .text:

00000000004010e0 <.text>:
  4010e0:	mov	x29, #0x0                   	// #0
  4010e4:	mov	x30, #0x0                   	// #0
  4010e8:	mov	x5, x0
  4010ec:	ldr	x1, [sp]
  4010f0:	add	x2, sp, #0x8
  4010f4:	mov	x6, sp
  4010f8:	movz	x0, #0x0, lsl #48
  4010fc:	movk	x0, #0x0, lsl #32
  401100:	movk	x0, #0x40, lsl #16
  401104:	movk	x0, #0x1b18
  401108:	movz	x3, #0x0, lsl #48
  40110c:	movk	x3, #0x0, lsl #32
  401110:	movk	x3, #0x40, lsl #16
  401114:	movk	x3, #0x1e90
  401118:	movz	x4, #0x0, lsl #48
  40111c:	movk	x4, #0x0, lsl #32
  401120:	movk	x4, #0x40, lsl #16
  401124:	movk	x4, #0x1f10
  401128:	bl	400f70 <__libc_start_main@plt>
  40112c:	bl	400fe0 <abort@plt>
  401130:	adrp	x0, 412000 <ferror@plt+0x10f30>
  401134:	ldr	x0, [x0, #4064]
  401138:	cbz	x0, 401140 <ferror@plt+0x70>
  40113c:	b	400fb0 <__gmon_start__@plt>
  401140:	ret
  401144:	stp	x29, x30, [sp, #-32]!
  401148:	mov	x29, sp
  40114c:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401150:	add	x0, x0, #0x140
  401154:	str	x0, [sp, #24]
  401158:	ldr	x0, [sp, #24]
  40115c:	str	x0, [sp, #24]
  401160:	ldr	x1, [sp, #24]
  401164:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401168:	add	x0, x0, #0x140
  40116c:	cmp	x1, x0
  401170:	b.eq	4011ac <ferror@plt+0xdc>  // b.none
  401174:	adrp	x0, 401000 <textdomain@plt>
  401178:	add	x0, x0, #0xf40
  40117c:	ldr	x0, [x0]
  401180:	str	x0, [sp, #16]
  401184:	ldr	x0, [sp, #16]
  401188:	str	x0, [sp, #16]
  40118c:	ldr	x0, [sp, #16]
  401190:	cmp	x0, #0x0
  401194:	b.eq	4011b0 <ferror@plt+0xe0>  // b.none
  401198:	ldr	x1, [sp, #16]
  40119c:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4011a0:	add	x0, x0, #0x140
  4011a4:	blr	x1
  4011a8:	b	4011b0 <ferror@plt+0xe0>
  4011ac:	nop
  4011b0:	ldp	x29, x30, [sp], #32
  4011b4:	ret
  4011b8:	stp	x29, x30, [sp, #-48]!
  4011bc:	mov	x29, sp
  4011c0:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4011c4:	add	x0, x0, #0x140
  4011c8:	str	x0, [sp, #40]
  4011cc:	ldr	x0, [sp, #40]
  4011d0:	str	x0, [sp, #40]
  4011d4:	ldr	x1, [sp, #40]
  4011d8:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4011dc:	add	x0, x0, #0x140
  4011e0:	sub	x0, x1, x0
  4011e4:	asr	x0, x0, #3
  4011e8:	lsr	x1, x0, #63
  4011ec:	add	x0, x1, x0
  4011f0:	asr	x0, x0, #1
  4011f4:	str	x0, [sp, #32]
  4011f8:	ldr	x0, [sp, #32]
  4011fc:	cmp	x0, #0x0
  401200:	b.eq	401240 <ferror@plt+0x170>  // b.none
  401204:	adrp	x0, 401000 <textdomain@plt>
  401208:	add	x0, x0, #0xf48
  40120c:	ldr	x0, [x0]
  401210:	str	x0, [sp, #24]
  401214:	ldr	x0, [sp, #24]
  401218:	str	x0, [sp, #24]
  40121c:	ldr	x0, [sp, #24]
  401220:	cmp	x0, #0x0
  401224:	b.eq	401244 <ferror@plt+0x174>  // b.none
  401228:	ldr	x2, [sp, #24]
  40122c:	ldr	x1, [sp, #32]
  401230:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401234:	add	x0, x0, #0x140
  401238:	blr	x2
  40123c:	b	401244 <ferror@plt+0x174>
  401240:	nop
  401244:	ldp	x29, x30, [sp], #48
  401248:	ret
  40124c:	stp	x29, x30, [sp, #-16]!
  401250:	mov	x29, sp
  401254:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401258:	add	x0, x0, #0x168
  40125c:	ldrb	w0, [x0]
  401260:	and	x0, x0, #0xff
  401264:	cmp	x0, #0x0
  401268:	b.ne	401284 <ferror@plt+0x1b4>  // b.any
  40126c:	bl	401144 <ferror@plt+0x74>
  401270:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401274:	add	x0, x0, #0x168
  401278:	mov	w1, #0x1                   	// #1
  40127c:	strb	w1, [x0]
  401280:	b	401288 <ferror@plt+0x1b8>
  401284:	nop
  401288:	ldp	x29, x30, [sp], #16
  40128c:	ret
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	4011b8 <ferror@plt+0xe8>
  40129c:	nop
  4012a0:	ldp	x29, x30, [sp], #16
  4012a4:	ret
  4012a8:	stp	x29, x30, [sp, #-48]!
  4012ac:	mov	x29, sp
  4012b0:	str	x0, [sp, #24]
  4012b4:	bl	401080 <__errno_location@plt>
  4012b8:	str	wzr, [x0]
  4012bc:	ldr	x0, [sp, #24]
  4012c0:	bl	4010d0 <ferror@plt>
  4012c4:	cmp	w0, #0x0
  4012c8:	b.ne	401324 <ferror@plt+0x254>  // b.any
  4012cc:	ldr	x0, [sp, #24]
  4012d0:	bl	401030 <fflush@plt>
  4012d4:	cmp	w0, #0x0
  4012d8:	b.ne	401324 <ferror@plt+0x254>  // b.any
  4012dc:	ldr	x0, [sp, #24]
  4012e0:	bl	400f10 <fileno@plt>
  4012e4:	str	w0, [sp, #44]
  4012e8:	ldr	w0, [sp, #44]
  4012ec:	cmp	w0, #0x0
  4012f0:	b.lt	40132c <ferror@plt+0x25c>  // b.tstop
  4012f4:	ldr	w0, [sp, #44]
  4012f8:	bl	400ec0 <dup@plt>
  4012fc:	str	w0, [sp, #44]
  401300:	ldr	w0, [sp, #44]
  401304:	cmp	w0, #0x0
  401308:	b.lt	40132c <ferror@plt+0x25c>  // b.tstop
  40130c:	ldr	w0, [sp, #44]
  401310:	bl	400fa0 <close@plt>
  401314:	cmp	w0, #0x0
  401318:	b.ne	40132c <ferror@plt+0x25c>  // b.any
  40131c:	mov	w0, #0x0                   	// #0
  401320:	b	40134c <ferror@plt+0x27c>
  401324:	nop
  401328:	b	401330 <ferror@plt+0x260>
  40132c:	nop
  401330:	bl	401080 <__errno_location@plt>
  401334:	ldr	w0, [x0]
  401338:	cmp	w0, #0x9
  40133c:	b.ne	401348 <ferror@plt+0x278>  // b.any
  401340:	mov	w0, #0x0                   	// #0
  401344:	b	40134c <ferror@plt+0x27c>
  401348:	mov	w0, #0xffffffff            	// #-1
  40134c:	ldp	x29, x30, [sp], #48
  401350:	ret
  401354:	stp	x29, x30, [sp, #-16]!
  401358:	mov	x29, sp
  40135c:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401360:	add	x0, x0, #0x150
  401364:	ldr	x0, [x0]
  401368:	bl	4012a8 <ferror@plt+0x1d8>
  40136c:	cmp	w0, #0x0
  401370:	b.eq	4013c0 <ferror@plt+0x2f0>  // b.none
  401374:	bl	401080 <__errno_location@plt>
  401378:	ldr	w0, [x0]
  40137c:	cmp	w0, #0x20
  401380:	b.eq	4013c0 <ferror@plt+0x2f0>  // b.none
  401384:	bl	401080 <__errno_location@plt>
  401388:	ldr	w0, [x0]
  40138c:	cmp	w0, #0x0
  401390:	b.eq	4013a8 <ferror@plt+0x2d8>  // b.none
  401394:	adrp	x0, 401000 <textdomain@plt>
  401398:	add	x0, x0, #0xf50
  40139c:	bl	401090 <gettext@plt>
  4013a0:	bl	401020 <warn@plt>
  4013a4:	b	4013b8 <ferror@plt+0x2e8>
  4013a8:	adrp	x0, 401000 <textdomain@plt>
  4013ac:	add	x0, x0, #0xf50
  4013b0:	bl	401090 <gettext@plt>
  4013b4:	bl	401040 <warnx@plt>
  4013b8:	mov	w0, #0x1                   	// #1
  4013bc:	bl	400e90 <_exit@plt>
  4013c0:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4013c4:	add	x0, x0, #0x140
  4013c8:	ldr	x0, [x0]
  4013cc:	bl	4012a8 <ferror@plt+0x1d8>
  4013d0:	cmp	w0, #0x0
  4013d4:	b.eq	4013e0 <ferror@plt+0x310>  // b.none
  4013d8:	mov	w0, #0x1                   	// #1
  4013dc:	bl	400e90 <_exit@plt>
  4013e0:	nop
  4013e4:	ldp	x29, x30, [sp], #16
  4013e8:	ret
  4013ec:	stp	x29, x30, [sp, #-16]!
  4013f0:	mov	x29, sp
  4013f4:	adrp	x0, 401000 <textdomain@plt>
  4013f8:	add	x0, x0, #0x354
  4013fc:	bl	401f18 <ferror@plt+0xe48>
  401400:	nop
  401404:	ldp	x29, x30, [sp], #16
  401408:	ret
  40140c:	stp	x29, x30, [sp, #-48]!
  401410:	mov	x29, sp
  401414:	str	x19, [sp, #16]
  401418:	adrp	x0, 413000 <ferror@plt+0x11f30>
  40141c:	add	x0, x0, #0x150
  401420:	ldr	x0, [x0]
  401424:	str	x0, [sp, #40]
  401428:	adrp	x0, 401000 <textdomain@plt>
  40142c:	add	x0, x0, #0xf60
  401430:	bl	401090 <gettext@plt>
  401434:	ldr	x1, [sp, #40]
  401438:	bl	400ea0 <fputs@plt>
  40143c:	adrp	x0, 401000 <textdomain@plt>
  401440:	add	x0, x0, #0xf70
  401444:	bl	401090 <gettext@plt>
  401448:	mov	x1, x0
  40144c:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401450:	add	x0, x0, #0x160
  401454:	ldr	x0, [x0]
  401458:	mov	x2, x0
  40145c:	ldr	x0, [sp, #40]
  401460:	bl	4010a0 <fprintf@plt>
  401464:	ldr	x1, [sp, #40]
  401468:	mov	w0, #0xa                   	// #10
  40146c:	bl	400f00 <fputc@plt>
  401470:	adrp	x0, 401000 <textdomain@plt>
  401474:	add	x0, x0, #0xf90
  401478:	bl	401090 <gettext@plt>
  40147c:	ldr	x1, [sp, #40]
  401480:	bl	400ea0 <fputs@plt>
  401484:	adrp	x0, 401000 <textdomain@plt>
  401488:	add	x0, x0, #0xfc0
  40148c:	bl	401090 <gettext@plt>
  401490:	ldr	x1, [sp, #40]
  401494:	bl	400ea0 <fputs@plt>
  401498:	adrp	x0, 401000 <textdomain@plt>
  40149c:	add	x0, x0, #0xfd0
  4014a0:	bl	401090 <gettext@plt>
  4014a4:	ldr	x1, [sp, #40]
  4014a8:	bl	400ea0 <fputs@plt>
  4014ac:	adrp	x0, 402000 <ferror@plt+0xf30>
  4014b0:	add	x0, x0, #0x8
  4014b4:	bl	401090 <gettext@plt>
  4014b8:	ldr	x1, [sp, #40]
  4014bc:	bl	400ea0 <fputs@plt>
  4014c0:	ldr	x1, [sp, #40]
  4014c4:	mov	w0, #0xa                   	// #10
  4014c8:	bl	400f00 <fputc@plt>
  4014cc:	adrp	x0, 402000 <ferror@plt+0xf30>
  4014d0:	add	x0, x0, #0x38
  4014d4:	bl	401090 <gettext@plt>
  4014d8:	mov	x19, x0
  4014dc:	adrp	x0, 402000 <ferror@plt+0xf30>
  4014e0:	add	x0, x0, #0x50
  4014e4:	bl	401090 <gettext@plt>
  4014e8:	mov	x4, x0
  4014ec:	adrp	x0, 402000 <ferror@plt+0xf30>
  4014f0:	add	x3, x0, #0x60
  4014f4:	mov	x2, x19
  4014f8:	adrp	x0, 402000 <ferror@plt+0xf30>
  4014fc:	add	x1, x0, #0x70
  401500:	adrp	x0, 402000 <ferror@plt+0xf30>
  401504:	add	x0, x0, #0x80
  401508:	bl	401070 <printf@plt>
  40150c:	adrp	x0, 402000 <ferror@plt+0xf30>
  401510:	add	x0, x0, #0x98
  401514:	bl	401090 <gettext@plt>
  401518:	mov	x2, x0
  40151c:	adrp	x0, 402000 <ferror@plt+0xf30>
  401520:	add	x1, x0, #0xb8
  401524:	mov	x0, x2
  401528:	bl	401070 <printf@plt>
  40152c:	mov	w0, #0x0                   	// #0
  401530:	bl	400eb0 <exit@plt>
  401534:	stp	x29, x30, [sp, #-48]!
  401538:	mov	x29, sp
  40153c:	str	x0, [sp, #24]
  401540:	ldr	x0, [sp, #24]
  401544:	bl	400f90 <wcslen@plt>
  401548:	str	x0, [sp, #32]
  40154c:	ldr	x0, [sp, #32]
  401550:	cmp	x0, #0x0
  401554:	b.eq	4015b4 <ferror@plt+0x4e4>  // b.none
  401558:	ldr	x0, [sp, #32]
  40155c:	lsl	x0, x0, #2
  401560:	sub	x0, x0, #0x4
  401564:	ldr	x1, [sp, #24]
  401568:	add	x0, x1, x0
  40156c:	str	x0, [sp, #40]
  401570:	b	401580 <ferror@plt+0x4b0>
  401574:	ldr	x0, [sp, #40]
  401578:	sub	x0, x0, #0x4
  40157c:	str	x0, [sp, #40]
  401580:	ldr	x1, [sp, #24]
  401584:	ldr	x0, [sp, #40]
  401588:	cmp	x1, x0
  40158c:	b.hi	4015a4 <ferror@plt+0x4d4>  // b.pmore
  401590:	ldr	x0, [sp, #40]
  401594:	ldr	w0, [x0]
  401598:	bl	400f40 <iswspace@plt>
  40159c:	cmp	w0, #0x0
  4015a0:	b.ne	401574 <ferror@plt+0x4a4>  // b.any
  4015a4:	ldr	x0, [sp, #40]
  4015a8:	add	x0, x0, #0x4
  4015ac:	str	wzr, [x0]
  4015b0:	b	4015b8 <ferror@plt+0x4e8>
  4015b4:	nop
  4015b8:	ldp	x29, x30, [sp], #48
  4015bc:	ret
  4015c0:	stp	x29, x30, [sp, #-32]!
  4015c4:	mov	x29, sp
  4015c8:	str	x0, [sp, #24]
  4015cc:	str	w1, [sp, #20]
  4015d0:	ldr	x0, [sp, #24]
  4015d4:	add	x0, x0, #0x8
  4015d8:	bl	401534 <ferror@plt+0x464>
  4015dc:	ldr	x0, [sp, #24]
  4015e0:	add	x2, x0, #0x8
  4015e4:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4015e8:	add	x0, x0, #0x150
  4015ec:	ldr	x0, [x0]
  4015f0:	mov	x1, x0
  4015f4:	mov	x0, x2
  4015f8:	bl	401050 <fputws@plt>
  4015fc:	ldr	x0, [sp, #24]
  401600:	ldrb	w0, [x0, #1072]
  401604:	and	w0, w0, #0x1
  401608:	and	w0, w0, #0xff
  40160c:	cmp	w0, #0x0
  401610:	b.eq	40162c <ferror@plt+0x55c>  // b.none
  401614:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401618:	add	x0, x0, #0x150
  40161c:	ldr	x0, [x0]
  401620:	mov	x1, x0
  401624:	mov	w0, #0xa                   	// #10
  401628:	bl	400ed0 <fputwc@plt>
  40162c:	ldr	x0, [sp, #24]
  401630:	ldrb	w0, [x0, #1072]
  401634:	and	w0, w0, #0x8
  401638:	and	w0, w0, #0xff
  40163c:	cmp	w0, #0x0
  401640:	b.ne	40166c <ferror@plt+0x59c>  // b.any
  401644:	ldr	x0, [sp, #24]
  401648:	ldrb	w0, [x0, #1072]
  40164c:	and	w0, w0, #0x4
  401650:	and	w0, w0, #0xff
  401654:	cmp	w0, #0x0
  401658:	b.ne	40166c <ferror@plt+0x59c>  // b.any
  40165c:	ldr	x0, [sp, #24]
  401660:	ldrb	w1, [x0, #1072]
  401664:	and	w1, w1, #0xfffffffe
  401668:	strb	w1, [x0, #1072]
  40166c:	ldr	x0, [sp, #24]
  401670:	add	x0, x0, #0x8
  401674:	mov	x2, #0x84                  	// #132
  401678:	mov	w1, #0x0                   	// #0
  40167c:	bl	400f20 <wmemset@plt>
  401680:	ldr	x0, [sp, #24]
  401684:	ldrb	w0, [x0, #1072]
  401688:	and	w0, w0, #0x2
  40168c:	and	w0, w0, #0xff
  401690:	cmp	w0, #0x0
  401694:	b.eq	40171c <ferror@plt+0x64c>  // b.none
  401698:	ldr	x0, [sp, #24]
  40169c:	ldrb	w1, [x0, #1072]
  4016a0:	and	w1, w1, #0xfffffffd
  4016a4:	strb	w1, [x0, #1072]
  4016a8:	ldr	x1, [sp, #24]
  4016ac:	ldrsw	x0, [sp, #20]
  4016b0:	add	x0, x0, #0x84
  4016b4:	lsl	x0, x0, #2
  4016b8:	add	x0, x1, x0
  4016bc:	str	wzr, [x0, #12]
  4016c0:	ldr	x0, [sp, #24]
  4016c4:	add	x0, x0, #0x21c
  4016c8:	bl	401534 <ferror@plt+0x464>
  4016cc:	ldr	x0, [sp, #24]
  4016d0:	add	x2, x0, #0x21c
  4016d4:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4016d8:	add	x0, x0, #0x150
  4016dc:	ldr	x0, [x0]
  4016e0:	mov	x1, x0
  4016e4:	mov	x0, x2
  4016e8:	bl	401050 <fputws@plt>
  4016ec:	adrp	x0, 413000 <ferror@plt+0x11f30>
  4016f0:	add	x0, x0, #0x150
  4016f4:	ldr	x0, [x0]
  4016f8:	mov	x1, x0
  4016fc:	mov	w0, #0xa                   	// #10
  401700:	bl	400ed0 <fputwc@plt>
  401704:	ldr	x0, [sp, #24]
  401708:	add	x0, x0, #0x21c
  40170c:	mov	x2, #0x84                  	// #132
  401710:	mov	w1, #0x20                  	// #32
  401714:	bl	400f20 <wmemset@plt>
  401718:	b	401758 <ferror@plt+0x688>
  40171c:	ldr	x0, [sp, #24]
  401720:	ldrb	w0, [x0, #1072]
  401724:	and	w0, w0, #0x8
  401728:	and	w0, w0, #0xff
  40172c:	cmp	w0, #0x0
  401730:	b.eq	401758 <ferror@plt+0x688>  // b.none
  401734:	ldr	w0, [sp, #20]
  401738:	cmp	w0, #0x0
  40173c:	b.le	401758 <ferror@plt+0x688>
  401740:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401744:	add	x0, x0, #0x150
  401748:	ldr	x0, [x0]
  40174c:	mov	x1, x0
  401750:	mov	w0, #0xa                   	// #10
  401754:	bl	400ed0 <fputwc@plt>
  401758:	nop
  40175c:	ldp	x29, x30, [sp], #32
  401760:	ret
  401764:	sub	sp, sp, #0x10
  401768:	str	x0, [sp, #8]
  40176c:	str	w1, [sp, #4]
  401770:	str	w2, [sp]
  401774:	b	4017c0 <ferror@plt+0x6f0>
  401778:	ldr	x1, [sp, #8]
  40177c:	ldrsw	x0, [sp, #4]
  401780:	lsl	x0, x0, #2
  401784:	add	x0, x1, x0
  401788:	str	wzr, [x0, #8]
  40178c:	ldr	x1, [sp, #8]
  401790:	ldrsw	x0, [sp, #4]
  401794:	add	x0, x0, #0x84
  401798:	lsl	x0, x0, #2
  40179c:	add	x0, x1, x0
  4017a0:	mov	w1, #0x20                  	// #32
  4017a4:	str	w1, [x0, #12]
  4017a8:	ldr	w0, [sp]
  4017ac:	sub	w0, w0, #0x1
  4017b0:	str	w0, [sp]
  4017b4:	ldr	w0, [sp, #4]
  4017b8:	sub	w0, w0, #0x1
  4017bc:	str	w0, [sp, #4]
  4017c0:	ldr	w0, [sp]
  4017c4:	cmp	w0, #0x0
  4017c8:	b.le	4017d8 <ferror@plt+0x708>
  4017cc:	ldr	w0, [sp, #4]
  4017d0:	cmp	w0, #0x0
  4017d4:	b.gt	401778 <ferror@plt+0x6a8>
  4017d8:	ldr	w0, [sp, #4]
  4017dc:	add	sp, sp, #0x10
  4017e0:	ret
  4017e4:	stp	x29, x30, [sp, #-64]!
  4017e8:	mov	x29, sp
  4017ec:	str	x0, [sp, #24]
  4017f0:	str	wzr, [sp, #44]
  4017f4:	ldr	x0, [sp, #24]
  4017f8:	ldrb	w1, [x0, #1072]
  4017fc:	orr	w1, w1, #0x1
  401800:	strb	w1, [x0, #1072]
  401804:	ldr	x0, [sp, #24]
  401808:	ldrb	w0, [x0, #1072]
  40180c:	and	w0, w0, #0x8
  401810:	and	w0, w0, #0xff
  401814:	cmp	w0, #0x0
  401818:	b.eq	401834 <ferror@plt+0x764>  // b.none
  40181c:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401820:	add	x0, x0, #0x150
  401824:	ldr	x0, [x0]
  401828:	mov	x1, x0
  40182c:	mov	w0, #0xa                   	// #10
  401830:	bl	400ed0 <fputwc@plt>
  401834:	str	wzr, [sp, #60]
  401838:	ldr	w0, [sp, #60]
  40183c:	cmp	w0, #0x83
  401840:	b.le	4018fc <ferror@plt+0x82c>
  401844:	ldr	w1, [sp, #60]
  401848:	ldr	x0, [sp, #24]
  40184c:	bl	4015c0 <ferror@plt+0x4f0>
  401850:	bl	401080 <__errno_location@plt>
  401854:	str	wzr, [x0]
  401858:	ldr	x0, [sp, #24]
  40185c:	ldr	x0, [x0]
  401860:	bl	400ee0 <ftell@plt>
  401864:	str	x0, [sp, #48]
  401868:	b	4018dc <ferror@plt+0x80c>
  40186c:	ldr	x0, [sp, #24]
  401870:	ldr	x0, [x0]
  401874:	bl	4010d0 <ferror@plt>
  401878:	cmp	w0, #0x0
  40187c:	b.ne	401b0c <ferror@plt+0xa3c>  // b.any
  401880:	ldr	x0, [sp, #24]
  401884:	ldr	x0, [x0]
  401888:	bl	400ff0 <feof@plt>
  40188c:	cmp	w0, #0x0
  401890:	b.ne	401b0c <ferror@plt+0xa3c>  // b.any
  401894:	ldr	x0, [sp, #24]
  401898:	ldr	x0, [x0]
  40189c:	bl	400ee0 <ftell@plt>
  4018a0:	str	x0, [sp, #32]
  4018a4:	ldr	x1, [sp, #48]
  4018a8:	ldr	x0, [sp, #32]
  4018ac:	cmp	x1, x0
  4018b0:	b.ne	4018d4 <ferror@plt+0x804>  // b.any
  4018b4:	ldr	x0, [sp, #24]
  4018b8:	ldr	x0, [x0]
  4018bc:	mov	w2, #0x1                   	// #1
  4018c0:	mov	x1, #0x1                   	// #1
  4018c4:	bl	400fd0 <fseek@plt>
  4018c8:	cmp	w0, #0x0
  4018cc:	b.gt	4018dc <ferror@plt+0x80c>
  4018d0:	b	401b10 <ferror@plt+0xa40>
  4018d4:	ldr	x0, [sp, #32]
  4018d8:	str	x0, [sp, #48]
  4018dc:	ldr	x0, [sp, #24]
  4018e0:	ldr	x0, [x0]
  4018e4:	bl	400fc0 <getwc@plt>
  4018e8:	cmp	w0, #0xa
  4018ec:	b.ne	40186c <ferror@plt+0x79c>  // b.any
  4018f0:	mov	w0, #0xffffffff            	// #-1
  4018f4:	str	w0, [sp, #60]
  4018f8:	b	401afc <ferror@plt+0xa2c>
  4018fc:	ldr	x0, [sp, #24]
  401900:	ldr	x0, [x0]
  401904:	bl	400fc0 <getwc@plt>
  401908:	str	w0, [sp, #44]
  40190c:	ldr	w0, [sp, #44]
  401910:	cmn	w0, #0x1
  401914:	b.eq	4019bc <ferror@plt+0x8ec>  // b.none
  401918:	ldr	w0, [sp, #44]
  40191c:	cmp	w0, #0x5f
  401920:	b.eq	401a44 <ferror@plt+0x974>  // b.none
  401924:	ldr	w0, [sp, #44]
  401928:	cmp	w0, #0x5f
  40192c:	b.hi	401aa4 <ferror@plt+0x9d4>  // b.pmore
  401930:	ldr	w0, [sp, #44]
  401934:	cmp	w0, #0x1b
  401938:	b.eq	401964 <ferror@plt+0x894>  // b.none
  40193c:	ldr	w0, [sp, #44]
  401940:	cmp	w0, #0x1b
  401944:	b.hi	401aa4 <ferror@plt+0x9d4>  // b.pmore
  401948:	ldr	w0, [sp, #44]
  40194c:	cmp	w0, #0x9
  401950:	b.eq	401a18 <ferror@plt+0x948>  // b.none
  401954:	ldr	w0, [sp, #44]
  401958:	cmp	w0, #0xa
  40195c:	b.eq	4019dc <ferror@plt+0x90c>  // b.none
  401960:	b	401aa4 <ferror@plt+0x9d4>
  401964:	ldr	x0, [sp, #24]
  401968:	ldr	x0, [x0]
  40196c:	bl	400fc0 <getwc@plt>
  401970:	str	w0, [sp, #44]
  401974:	ldr	w0, [sp, #44]
  401978:	cmp	w0, #0x38
  40197c:	b.ne	401998 <ferror@plt+0x8c8>  // b.any
  401980:	mov	w2, #0x1                   	// #1
  401984:	ldr	w1, [sp, #60]
  401988:	ldr	x0, [sp, #24]
  40198c:	bl	401764 <ferror@plt+0x694>
  401990:	str	w0, [sp, #60]
  401994:	b	401afc <ferror@plt+0xa2c>
  401998:	ldr	w0, [sp, #44]
  40199c:	cmp	w0, #0x37
  4019a0:	b.ne	401af0 <ferror@plt+0xa20>  // b.any
  4019a4:	mov	w2, #0x2                   	// #2
  4019a8:	ldr	w1, [sp, #60]
  4019ac:	ldr	x0, [sp, #24]
  4019b0:	bl	401764 <ferror@plt+0x694>
  4019b4:	str	w0, [sp, #60]
  4019b8:	b	401afc <ferror@plt+0xa2c>
  4019bc:	ldr	x0, [sp, #24]
  4019c0:	ldrb	w1, [x0, #1072]
  4019c4:	and	w1, w1, #0xfffffffe
  4019c8:	strb	w1, [x0, #1072]
  4019cc:	ldr	w1, [sp, #60]
  4019d0:	ldr	x0, [sp, #24]
  4019d4:	bl	4015c0 <ferror@plt+0x4f0>
  4019d8:	b	401b10 <ferror@plt+0xa40>
  4019dc:	ldr	w1, [sp, #60]
  4019e0:	ldr	x0, [sp, #24]
  4019e4:	bl	4015c0 <ferror@plt+0x4f0>
  4019e8:	mov	w0, #0xffffffff            	// #-1
  4019ec:	str	w0, [sp, #60]
  4019f0:	b	401afc <ferror@plt+0xa2c>
  4019f4:	ldr	x1, [sp, #24]
  4019f8:	ldrsw	x0, [sp, #60]
  4019fc:	lsl	x0, x0, #2
  401a00:	add	x0, x1, x0
  401a04:	mov	w1, #0x20                  	// #32
  401a08:	str	w1, [x0, #8]
  401a0c:	ldr	w0, [sp, #60]
  401a10:	add	w0, w0, #0x1
  401a14:	str	w0, [sp, #60]
  401a18:	ldr	w0, [sp, #60]
  401a1c:	and	w0, w0, #0x7
  401a20:	cmp	w0, #0x0
  401a24:	b.eq	401a34 <ferror@plt+0x964>  // b.none
  401a28:	ldr	w0, [sp, #60]
  401a2c:	cmp	w0, #0x83
  401a30:	b.le	4019f4 <ferror@plt+0x924>
  401a34:	ldr	w0, [sp, #60]
  401a38:	sub	w0, w0, #0x1
  401a3c:	str	w0, [sp, #60]
  401a40:	b	401afc <ferror@plt+0xa2c>
  401a44:	ldr	x1, [sp, #24]
  401a48:	ldrsw	x0, [sp, #60]
  401a4c:	lsl	x0, x0, #2
  401a50:	add	x0, x1, x0
  401a54:	mov	w1, #0x20                  	// #32
  401a58:	str	w1, [x0, #8]
  401a5c:	ldr	x0, [sp, #24]
  401a60:	ldrb	w0, [x0, #1072]
  401a64:	and	w0, w0, #0x4
  401a68:	and	w0, w0, #0xff
  401a6c:	cmp	w0, #0x0
  401a70:	b.ne	401af8 <ferror@plt+0xa28>  // b.any
  401a74:	ldr	x0, [sp, #24]
  401a78:	ldrb	w1, [x0, #1072]
  401a7c:	orr	w1, w1, #0x2
  401a80:	strb	w1, [x0, #1072]
  401a84:	ldr	x1, [sp, #24]
  401a88:	ldrsw	x0, [sp, #60]
  401a8c:	add	x0, x0, #0x84
  401a90:	lsl	x0, x0, #2
  401a94:	add	x0, x1, x0
  401a98:	mov	w1, #0x2d                  	// #45
  401a9c:	str	w1, [x0, #12]
  401aa0:	b	401af8 <ferror@plt+0xa28>
  401aa4:	ldr	w0, [sp, #44]
  401aa8:	bl	401060 <iswprint@plt>
  401aac:	cmp	w0, #0x0
  401ab0:	b.ne	401ac4 <ferror@plt+0x9f4>  // b.any
  401ab4:	ldr	w0, [sp, #60]
  401ab8:	sub	w0, w0, #0x1
  401abc:	str	w0, [sp, #60]
  401ac0:	b	401afc <ferror@plt+0xa2c>
  401ac4:	ldr	x0, [sp, #24]
  401ac8:	ldrb	w1, [x0, #1072]
  401acc:	orr	w1, w1, #0x1
  401ad0:	strb	w1, [x0, #1072]
  401ad4:	ldr	x1, [sp, #24]
  401ad8:	ldrsw	x0, [sp, #60]
  401adc:	lsl	x0, x0, #2
  401ae0:	add	x0, x1, x0
  401ae4:	ldr	w1, [sp, #44]
  401ae8:	str	w1, [x0, #8]
  401aec:	b	401afc <ferror@plt+0xa2c>
  401af0:	nop
  401af4:	b	401afc <ferror@plt+0xa2c>
  401af8:	nop
  401afc:	ldr	w0, [sp, #60]
  401b00:	add	w0, w0, #0x1
  401b04:	str	w0, [sp, #60]
  401b08:	b	401838 <ferror@plt+0x768>
  401b0c:	nop
  401b10:	ldp	x29, x30, [sp], #64
  401b14:	ret
  401b18:	sub	sp, sp, #0x470
  401b1c:	stp	x29, x30, [sp]
  401b20:	mov	x29, sp
  401b24:	str	x19, [sp, #16]
  401b28:	str	w0, [sp, #44]
  401b2c:	str	x1, [sp, #32]
  401b30:	add	x0, sp, #0x30
  401b34:	mov	x1, #0x438                 	// #1080
  401b38:	mov	x2, x1
  401b3c:	mov	w1, #0x0                   	// #0
  401b40:	bl	400f80 <memset@plt>
  401b44:	adrp	x0, 402000 <ferror@plt+0xf30>
  401b48:	add	x1, x0, #0xc8
  401b4c:	mov	w0, #0x6                   	// #6
  401b50:	bl	4010c0 <setlocale@plt>
  401b54:	adrp	x0, 402000 <ferror@plt+0xf30>
  401b58:	add	x1, x0, #0xd0
  401b5c:	adrp	x0, 402000 <ferror@plt+0xf30>
  401b60:	add	x0, x0, #0xe8
  401b64:	bl	400f60 <bindtextdomain@plt>
  401b68:	adrp	x0, 402000 <ferror@plt+0xf30>
  401b6c:	add	x0, x0, #0xe8
  401b70:	bl	401000 <textdomain@plt>
  401b74:	bl	4013ec <ferror@plt+0x31c>
  401b78:	str	wzr, [sp, #1132]
  401b7c:	b	401c3c <ferror@plt+0xb6c>
  401b80:	ldrsw	x0, [sp, #1132]
  401b84:	lsl	x0, x0, #3
  401b88:	ldr	x1, [sp, #32]
  401b8c:	add	x0, x1, x0
  401b90:	ldr	x0, [x0]
  401b94:	ldrsb	w0, [x0]
  401b98:	cmp	w0, #0x2d
  401b9c:	b.ne	401c30 <ferror@plt+0xb60>  // b.any
  401ba0:	ldrsw	x0, [sp, #1132]
  401ba4:	lsl	x0, x0, #3
  401ba8:	ldr	x1, [sp, #32]
  401bac:	add	x0, x1, x0
  401bb0:	ldr	x0, [x0]
  401bb4:	add	x0, x0, #0x1
  401bb8:	ldrsb	w0, [x0]
  401bbc:	cmp	w0, #0x0
  401bc0:	b.ne	401c30 <ferror@plt+0xb60>  // b.any
  401bc4:	ldrb	w0, [sp, #1120]
  401bc8:	orr	w0, w0, #0x4
  401bcc:	strb	w0, [sp, #1120]
  401bd0:	ldr	w0, [sp, #44]
  401bd4:	sub	w0, w0, #0x1
  401bd8:	str	w0, [sp, #44]
  401bdc:	ldrsw	x0, [sp, #1132]
  401be0:	lsl	x0, x0, #3
  401be4:	ldr	x1, [sp, #32]
  401be8:	add	x3, x1, x0
  401bec:	ldrsw	x0, [sp, #1132]
  401bf0:	add	x0, x0, #0x1
  401bf4:	lsl	x0, x0, #3
  401bf8:	ldr	x1, [sp, #32]
  401bfc:	add	x4, x1, x0
  401c00:	ldr	w1, [sp, #44]
  401c04:	ldr	w0, [sp, #1132]
  401c08:	sub	w0, w1, w0
  401c0c:	sxtw	x0, w0
  401c10:	lsl	x0, x0, #3
  401c14:	mov	x2, x0
  401c18:	mov	x1, x4
  401c1c:	mov	x0, x3
  401c20:	bl	400e80 <memmove@plt>
  401c24:	ldr	w0, [sp, #1132]
  401c28:	sub	w0, w0, #0x1
  401c2c:	str	w0, [sp, #1132]
  401c30:	ldr	w0, [sp, #1132]
  401c34:	add	w0, w0, #0x1
  401c38:	str	w0, [sp, #1132]
  401c3c:	ldr	w1, [sp, #1132]
  401c40:	ldr	w0, [sp, #44]
  401c44:	cmp	w1, w0
  401c48:	b.lt	401b80 <ferror@plt+0xab0>  // b.tstop
  401c4c:	b	401d30 <ferror@plt+0xc60>
  401c50:	ldr	w0, [sp, #1132]
  401c54:	cmp	w0, #0x80
  401c58:	b.eq	401c9c <ferror@plt+0xbcc>  // b.none
  401c5c:	ldr	w0, [sp, #1132]
  401c60:	cmp	w0, #0x80
  401c64:	b.gt	401cf4 <ferror@plt+0xc24>
  401c68:	ldr	w0, [sp, #1132]
  401c6c:	cmp	w0, #0x68
  401c70:	b.eq	401cf0 <ferror@plt+0xc20>  // b.none
  401c74:	ldr	w0, [sp, #1132]
  401c78:	cmp	w0, #0x68
  401c7c:	b.gt	401cf4 <ferror@plt+0xc24>
  401c80:	ldr	w0, [sp, #1132]
  401c84:	cmp	w0, #0x32
  401c88:	b.eq	401cac <ferror@plt+0xbdc>  // b.none
  401c8c:	ldr	w0, [sp, #1132]
  401c90:	cmp	w0, #0x56
  401c94:	b.eq	401cbc <ferror@plt+0xbec>  // b.none
  401c98:	b	401cf4 <ferror@plt+0xc24>
  401c9c:	ldrb	w0, [sp, #1120]
  401ca0:	orr	w0, w0, #0x4
  401ca4:	strb	w0, [sp, #1120]
  401ca8:	b	401d30 <ferror@plt+0xc60>
  401cac:	ldrb	w0, [sp, #1120]
  401cb0:	orr	w0, w0, #0x8
  401cb4:	strb	w0, [sp, #1120]
  401cb8:	b	401d30 <ferror@plt+0xc60>
  401cbc:	adrp	x0, 402000 <ferror@plt+0xf30>
  401cc0:	add	x0, x0, #0xf8
  401cc4:	bl	401090 <gettext@plt>
  401cc8:	mov	x3, x0
  401ccc:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401cd0:	add	x0, x0, #0x160
  401cd4:	ldr	x1, [x0]
  401cd8:	adrp	x0, 402000 <ferror@plt+0xf30>
  401cdc:	add	x2, x0, #0x108
  401ce0:	mov	x0, x3
  401ce4:	bl	401070 <printf@plt>
  401ce8:	mov	w0, #0x0                   	// #0
  401cec:	bl	400eb0 <exit@plt>
  401cf0:	bl	40140c <ferror@plt+0x33c>
  401cf4:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401cf8:	add	x0, x0, #0x140
  401cfc:	ldr	x19, [x0]
  401d00:	adrp	x0, 402000 <ferror@plt+0xf30>
  401d04:	add	x0, x0, #0x120
  401d08:	bl	401090 <gettext@plt>
  401d0c:	mov	x1, x0
  401d10:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401d14:	add	x0, x0, #0x160
  401d18:	ldr	x0, [x0]
  401d1c:	mov	x2, x0
  401d20:	mov	x0, x19
  401d24:	bl	4010a0 <fprintf@plt>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	400eb0 <exit@plt>
  401d30:	mov	x4, #0x0                   	// #0
  401d34:	adrp	x0, 402000 <ferror@plt+0xf30>
  401d38:	add	x3, x0, #0x198
  401d3c:	adrp	x0, 402000 <ferror@plt+0xf30>
  401d40:	add	x2, x0, #0x148
  401d44:	ldr	x1, [sp, #32]
  401d48:	ldr	w0, [sp, #44]
  401d4c:	bl	401010 <getopt_long@plt>
  401d50:	str	w0, [sp, #1132]
  401d54:	ldr	w0, [sp, #1132]
  401d58:	cmn	w0, #0x1
  401d5c:	b.ne	401c50 <ferror@plt+0xb80>  // b.any
  401d60:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401d64:	add	x0, x0, #0x148
  401d68:	ldr	w0, [x0]
  401d6c:	ldr	w1, [sp, #44]
  401d70:	sub	w0, w1, w0
  401d74:	str	w0, [sp, #44]
  401d78:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401d7c:	add	x0, x0, #0x148
  401d80:	ldr	w0, [x0]
  401d84:	sxtw	x0, w0
  401d88:	lsl	x0, x0, #3
  401d8c:	ldr	x1, [sp, #32]
  401d90:	add	x0, x1, x0
  401d94:	str	x0, [sp, #32]
  401d98:	add	x0, sp, #0x30
  401d9c:	add	x0, x0, #0x8
  401da0:	mov	x2, #0x84                  	// #132
  401da4:	mov	w1, #0x0                   	// #0
  401da8:	bl	400f20 <wmemset@plt>
  401dac:	add	x0, sp, #0x30
  401db0:	add	x0, x0, #0x21c
  401db4:	mov	x2, #0x84                  	// #132
  401db8:	mov	w1, #0x20                  	// #32
  401dbc:	bl	400f20 <wmemset@plt>
  401dc0:	ldr	w0, [sp, #44]
  401dc4:	cmp	w0, #0x0
  401dc8:	b.le	401e34 <ferror@plt+0xd64>
  401dcc:	ldr	x0, [sp, #32]
  401dd0:	ldr	x2, [x0]
  401dd4:	adrp	x0, 402000 <ferror@plt+0xf30>
  401dd8:	add	x1, x0, #0x150
  401ddc:	mov	x0, x2
  401de0:	bl	400f50 <fopen@plt>
  401de4:	str	x0, [sp, #48]
  401de8:	ldr	x0, [sp, #48]
  401dec:	cmp	x0, #0x0
  401df0:	b.ne	401e18 <ferror@plt+0xd48>  // b.any
  401df4:	adrp	x0, 402000 <ferror@plt+0xf30>
  401df8:	add	x0, x0, #0x158
  401dfc:	bl	401090 <gettext@plt>
  401e00:	mov	x1, x0
  401e04:	ldr	x0, [sp, #32]
  401e08:	ldr	x0, [x0]
  401e0c:	mov	x2, x0
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	bl	4010b0 <err@plt>
  401e18:	ldr	w0, [sp, #44]
  401e1c:	sub	w0, w0, #0x1
  401e20:	str	w0, [sp, #44]
  401e24:	ldr	x0, [sp, #32]
  401e28:	add	x0, x0, #0x8
  401e2c:	str	x0, [sp, #32]
  401e30:	b	401e44 <ferror@plt+0xd74>
  401e34:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401e38:	add	x0, x0, #0x158
  401e3c:	ldr	x0, [x0]
  401e40:	str	x0, [sp, #48]
  401e44:	add	x0, sp, #0x30
  401e48:	bl	4017e4 <ferror@plt+0x714>
  401e4c:	ldr	x1, [sp, #48]
  401e50:	adrp	x0, 413000 <ferror@plt+0x11f30>
  401e54:	add	x0, x0, #0x158
  401e58:	ldr	x0, [x0]
  401e5c:	cmp	x1, x0
  401e60:	b.eq	401e6c <ferror@plt+0xd9c>  // b.none
  401e64:	ldr	x0, [sp, #48]
  401e68:	bl	400f30 <fclose@plt>
  401e6c:	ldr	w0, [sp, #44]
  401e70:	cmp	w0, #0x0
  401e74:	b.gt	401d98 <ferror@plt+0xcc8>
  401e78:	mov	w0, #0x0                   	// #0
  401e7c:	ldr	x19, [sp, #16]
  401e80:	ldp	x29, x30, [sp]
  401e84:	add	sp, sp, #0x470
  401e88:	ret
  401e8c:	nop
  401e90:	stp	x29, x30, [sp, #-64]!
  401e94:	mov	x29, sp
  401e98:	stp	x19, x20, [sp, #16]
  401e9c:	adrp	x20, 412000 <ferror@plt+0x10f30>
  401ea0:	add	x20, x20, #0xdf0
  401ea4:	stp	x21, x22, [sp, #32]
  401ea8:	adrp	x21, 412000 <ferror@plt+0x10f30>
  401eac:	add	x21, x21, #0xde8
  401eb0:	sub	x20, x20, x21
  401eb4:	mov	w22, w0
  401eb8:	stp	x23, x24, [sp, #48]
  401ebc:	mov	x23, x1
  401ec0:	mov	x24, x2
  401ec4:	bl	400e40 <memmove@plt-0x40>
  401ec8:	cmp	xzr, x20, asr #3
  401ecc:	b.eq	401ef8 <ferror@plt+0xe28>  // b.none
  401ed0:	asr	x20, x20, #3
  401ed4:	mov	x19, #0x0                   	// #0
  401ed8:	ldr	x3, [x21, x19, lsl #3]
  401edc:	mov	x2, x24
  401ee0:	add	x19, x19, #0x1
  401ee4:	mov	x1, x23
  401ee8:	mov	w0, w22
  401eec:	blr	x3
  401ef0:	cmp	x20, x19
  401ef4:	b.ne	401ed8 <ferror@plt+0xe08>  // b.any
  401ef8:	ldp	x19, x20, [sp, #16]
  401efc:	ldp	x21, x22, [sp, #32]
  401f00:	ldp	x23, x24, [sp, #48]
  401f04:	ldp	x29, x30, [sp], #64
  401f08:	ret
  401f0c:	nop
  401f10:	ret
  401f14:	nop
  401f18:	adrp	x2, 413000 <ferror@plt+0x11f30>
  401f1c:	mov	x1, #0x0                   	// #0
  401f20:	ldr	x2, [x2, #312]
  401f24:	b	400ef0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401f28 <.fini>:
  401f28:	stp	x29, x30, [sp, #-16]!
  401f2c:	mov	x29, sp
  401f30:	ldp	x29, x30, [sp], #16
  401f34:	ret
