/*
** ###################################################################
**     Processors:          MIMX95_cm33
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MIMX95_cm33
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2022 NXP
**     All rights reserved.
**
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**
** ###################################################################
*/

/*!
 * @file MIMX95_BLK_CTRL_WAKEUPMIX.h
 * @version 0.0
 * @date 0-00-00
 * @brief CMSIS Peripheral Access Layer for MIMX95_BLK_CTRL_WAKEUPMIX
 *
 * CMSIS Peripheral Access Layer for MIMX95
 */

/* Prevention from multiple including the same memory map */
#if !defined(MIMX95_BLK_CTRL_WAKEUPMIX_H_)  /* Check if memory map has not been already included */
#define MIMX95_BLK_CTRL_WAKEUPMIX_H_

#include "MIMX95_COMMON.h"

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer BLK_CTRL_WAKEUPMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_WAKEUPMIX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[24];
  __I  uint32_t EARC_PLL_STATUS;                   /**< EARC Audio PLL status bits, offset: 0x18 */
  __IO uint32_t SAI_CLK_SEL;                       /**< sai3~5 mclk1~3 clk root mux settings, offset: 0x1C */
  __I  uint32_t VOLT_DETECT;                       /**< Voltage detectors output, offset: 0x20 */
       uint8_t RESERVED_1[4];
  __IO uint32_t AXI_ATTR_CFG;                      /**< AXI CACHE CONTROL BIT, offset: 0x28 */
  __IO uint32_t IPG_DEBUG_CM33;                    /**< IPG DEBUG mask bit, offset: 0x2C */
  __IO uint32_t IPG_DEBUG_CA55C0;                  /**< IPG DEBUG mask bit for CA55 core0, offset: 0x30 */
  __IO uint32_t IPG_DEBUG_CA55C1;                  /**< IPG DEBUG mask bit for CA55 core1, offset: 0x34 */
  __IO uint32_t IPG_DEBUG_CA55C2;                  /**< IPG DEBUG mask bit for CA55 core2, offset: 0x38 */
  __IO uint32_t IPG_DEBUG_CA55C3;                  /**< IPG DEBUG mask bit for CA55 core3, offset: 0x3C */
  __IO uint32_t IPG_DEBUG_CA55C4;                  /**< IPG DEBUG mask bit for CA55 core4, offset: 0x40 */
  __IO uint32_t IPG_DEBUG_CA55C5;                  /**< IPG DEBUG mask bit for CA55 core5, offset: 0x44 */
  __IO uint32_t IPG_DEBUG_CM7;                     /**< IPG DEBUG mask bit, offset: 0x48 */
  __IO uint32_t IPG_DEBUG_2_CM33;                  /**< IPG DEBUG mask bit, offset: 0x4C */
  __IO uint32_t IPG_DEBUG_2_CA55C0;                /**< IPG DEBUG mask bit for CA55 core0, offset: 0x50 */
  __IO uint32_t IPG_DEBUG_2_CA55C1;                /**< IPG DEBUG mask bit for CA55 core1, offset: 0x54 */
  __IO uint32_t IPG_DEBUG_2_CA55C2;                /**< IPG DEBUG mask bit for CA55 core2, offset: 0x58 */
  __IO uint32_t IPG_DEBUG_2_CA55C3;                /**< IPG DEBUG mask bit for CA55 core3, offset: 0x5C */
  __IO uint32_t IPG_DEBUG_2_CA55C4;                /**< IPG DEBUG mask bit for CA55 core4, offset: 0x60 */
  __IO uint32_t IPG_DEBUG_2_CA55C5;                /**< IPG DEBUG mask bit for CA55 core5, offset: 0x64 */
  __IO uint32_t IPG_DEBUG_2_CM7;                   /**< IPG DEBUG mask bit, offset: 0x68 */
       uint8_t RESERVED_2[4];
  __IO uint32_t DBG_TRACE_CTL;                     /**< DEBUG TRACE control, offset: 0x70 */
       uint8_t RESERVED_3[16];
  __IO uint32_t SMMU_TBU_IRQ_SETUP;                /**< SMMU TBU IRQ resynchronization setup, offset: 0x84 */
       uint8_t RESERVED_4[8];
  __IO uint32_t NIU_TO_MA0;                        /**< Timeout Control for NOC main NIU master m_a_0, offset: 0x90 */
  __IO uint32_t NIU_TO_MA1;                        /**< Timeout Control for NOC main NIU master m_a_1x, offset: 0x94 */
  __IO uint32_t NIU_TO_MA2;                        /**< Timeout Control for NOC main NIU master m_a_2, offset: 0x98 */
  __IO uint32_t NIU_TO_MD0;                        /**< Timeout Control for NOC mega NIU master m_d_0, offset: 0x9C */
  __IO uint32_t NIU_TO_MD1;                        /**< Timeout Control for NOC mega NIU master m_d_1, offset: 0xA0 */
  __IO uint32_t NIU_TO_MD2;                        /**< Timeout Control for NOC mega NIU master m_d_2, offset: 0xA4 */
  __IO uint32_t NIU_TO_MD3;                        /**< Timeout Control for NOC mega NIU master m_d_3, offset: 0xA8 */
  __IO uint32_t NIU_TO_MD4;                        /**< Timeout Control for NOC mega NIU master m_d_4, offset: 0xAC */
  __IO uint32_t NIU_TO_MD5;                        /**< Timeout Control for NOC mega NIU master m_d_5, offset: 0xB0 */
  __IO uint32_t NIU_TO_MD6;                        /**< Timeout Control for NOC mega NIU master m_d_6, offset: 0xB4 */
  __IO uint32_t NIU_TO_MD7;                        /**< Timeout Control for NOC mega NIU master m_d_7, offset: 0xB8 */
  __IO uint32_t NIU_TO_MD8;                        /**< Timeout Control for NOC mega NIU master m_d_8, offset: 0xBC */
  __IO uint32_t NIU_TO_MD9;                        /**< Timeout Control for NOC mega NIU master m_d_9, offset: 0xC0 */
       uint8_t RESERVED_5[12];
  __IO uint32_t IPG_STOP_CTL_0;                    /**< IPG_STOP control register #0, offset: 0xD0 */
  __I  uint32_t IPG_STOP_ACK_STATUS_0;             /**< IPG_STOP_ACK status #0, offset: 0xD4 */
  __IO uint32_t IPG_DOZE_CTL_0;                    /**< IPG_DOZE control #0, offset: 0xD8 */
       uint32_t IPG_WAIT_CTL_0;                    /**< IPG_WAIT control #0, offset: 0xDC */
  __IO uint32_t IPG_STOP_CTL_1;                    /**< IPG_STOP control register #1, offset: 0xE0 */
       uint32_t IPG_STOP_ACK_STATUS_1;             /**< IPG_STOP_ACK status #1, offset: 0xE4 */
  __IO uint32_t IPG_DOZE_CTL_1;                    /**< IPG_DOZE control #1, offset: 0xE8 */
  __IO uint32_t IPG_WAIT_CTL_1;                    /**< IPG_WAIT control #1, offset: 0xEC */
       uint8_t RESERVED_6[16];
  __IO uint32_t QREQ_CTL_0;                        /**< QREQ control register #0, offset: 0x100 */
  __I  uint32_t QACCEPT_STATUS_0;                  /**< QACCEPT status register #0, offset: 0x104 */
  __I  uint32_t QDENY_STATUS_0;                    /**< QDENY status register #0, offset: 0x108 */
  __I  uint32_t QACTIVE_STATUS_0;                  /**< QACTIVE status register #0, offset: 0x10C */
  __IO uint32_t QREQ_CTL_1;                        /**< QREQ control register #1, offset: 0x110 */
  __I  uint32_t QACCEPT_STATUS_1;                  /**< QACCEPT status register #1, offset: 0x114 */
  __I  uint32_t QDENY_STATUS_1;                    /**< QDENY status register #1, offset: 0x118 */
  __I  uint32_t QACTIVE_STATUS_1;                  /**< QACTIVE status register #1, offset: 0x11C */
  __IO uint32_t QREQ_CTL_2;                        /**< QREQ control register #2, offset: 0x120 */
  __I  uint32_t QACCEPT_STATUS_2;                  /**< QACCEPT status register #2, offset: 0x124 */
  __I  uint32_t QDENY_STATUS_2;                    /**< QDENY status register #2, offset: 0x128 */
  __I  uint32_t QACTIVE_STATUS_2;                  /**< QACTIVE status register #2, offset: 0x12C */
  __IO uint32_t QREQ_CTL_3;                        /**< QREQ control register #3, offset: 0x130 */
  __I  uint32_t QACCEPT_STATUS_3;                  /**< QACCEPT status register #1, offset: 0x134 */
  __I  uint32_t QDENY_STATUS_3;                    /**< QDENY status register #3, offset: 0x138 */
  __I  uint32_t QACTIVE_STATUS_3;                  /**< QACTIVE status register #3, offset: 0x13C */
} BLK_CTRL_WAKEUPMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Register_Masks BLK_CTRL_WAKEUPMIX Register Masks
 * @{
 */

/*! @name EARC_PLL_STATUS - EARC Audio PLL status bits */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOCK_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOCK_SHIFT (0U)
/*! earc_pll_lock - EARC AUDIO PLL lock status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOCK_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOCK_MASK)

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOL_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOL_SHIFT (1U)
/*! earc_pll_lol - EARC AUDIO PLL loss of lock status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOL_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_LOL_MASK)

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_POWERUP_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_POWERUP_SHIFT (2U)
/*! earc_pll_powerup - EARC AUDIO PLL powerup status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_POWERUP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_POWERUP_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_EARC_PLL_POWERUP_MASK)
/*! @} */

/*! @name SAI_CLK_SEL - sai3~5 mclk1~3 clk root mux settings */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT (0U)
/*! SAI3_MCLK1 - SAI3 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK (0x1EU)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT (1U)
/*! SAI3_MCLK2 - SAI3 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK (0x1E0U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT (5U)
/*! SAI3_MCLK3 - SAI3 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT (9U)
/*! SAI4_MCLK1 - SAI4 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK (0x3C00U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT (10U)
/*! SAI4_MCLK2 - SAI4 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK (0x3C000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT (14U)
/*! SAI4_MCLK3 - SAI4 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_SHIFT (18U)
/*! SAI5_MCLK1 - SAI5 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_MASK (0x780000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_SHIFT (19U)
/*! SAI5_MCLK2 - SAI5 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_MASK (0x7800000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_SHIFT (23U)
/*! SAI5_MCLK3 - SAI5 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_MASK)
/*! @} */

/*! @name VOLT_DETECT - Voltage detectors output */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_AON_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_AON_SHIFT (0U)
/*! supply_detector_AON - Voltage detectors output of AON */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_AON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_AON_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_AON_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_GPIO_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_GPIO_SHIFT (1U)
/*! supply_detector_GPIO - Voltage detectors output of GPIO */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_GPIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_GPIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_GPIO_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_SD2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_SD2_SHIFT (2U)
/*! supply_detector_SD2 - Voltage detectors output of SD2 */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_SD2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_SD2_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_SD2_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_WAKEUP_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_WAKEUP_SHIFT (3U)
/*! supply_detector_WAKEUP - Voltage detectors output of WAKEUP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_WAKEUP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_WAKEUP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_WAKEUP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_CCM_DAP_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_CCM_DAP_SHIFT (4U)
/*! supply_detector_CCM_DAP - Voltage detectors output of CCM DAP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_CCM_DAP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_CCM_DAP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_CCM_DAP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_ENET_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_ENET_SHIFT (5U)
/*! supply_detector_ENET - Voltage detectors output of ENET */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_ENET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_ENET_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_SUPPLY_DETECTOR_ENET_MASK)
/*! @} */

/*! @name AXI_ATTR_CFG - AXI CACHE CONTROL BIT */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC1_SHIFT (0U)
/*! arcache_usdhc1 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b1..Cacheable reads
 *  0b0..Non-cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC1_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC1_SHIFT (1U)
/*! awcache_usdhc1 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b1..Cacheable writes
 *  0b0..Non-cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC2_SHIFT (2U)
/*! arcache_usdhc2 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b1..Cacheable reads
 *  0b0..Non-cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC2_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC2_SHIFT (3U)
/*! awcache_usdhc2 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b1..Cacheable writes
 *  0b0..Non-cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC3_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC3_SHIFT (4U)
/*! arcache_usdhc3 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b1..Cacheable reads
 *  0b0..Non-cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_ARCACHE_USDHC3_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC3_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC3_SHIFT (5U)
/*! awcache_usdhc3 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b1..Cacheable writes
 *  0b0..Non-cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_AWCACHE_USDHC3_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C4 - IPG DEBUG mask bit for CA55 core4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C5 - IPG DEBUG mask bit for CA55 core5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_CAN5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_FLEXIO2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPI2C8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPIT2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPIT2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPIT2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPIT2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPIT2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPSPI8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPTMR2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPTMR2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPTMR2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPTMR2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_LPTMR2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_TPM6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_WDOG5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_I3C2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_I3C2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_I3C2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_I3C2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_I3C2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_SAI5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_EDMA2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_EDMA2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_EDMA2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_EDMA2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_EDMA2_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C4 - IPG DEBUG mask bit for CA55 core4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C5 - IPG DEBUG mask bit for CA55 core5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_EDMA3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM7 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_EDMA3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_EDMA3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_EDMA3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_EDMA3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_EDMA3_MASK)
/*! @} */

/*! @name DBG_TRACE_CTL - DEBUG TRACE control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_CLKEN_CSSWO_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_CLKEN_CSSWO_SHIFT (0U)
/*! clken_csswo - Enable control of the debug/trace CSSWO clock. 0: trace_en_swo disabled, trace
 *    port clock OFF 1: trace_en_swo enabled, trace port clock ON
 */
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_CLKEN_CSSWO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_CLKEN_CSSWO_SHIFT)) & BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_CLKEN_CSSWO_MASK)
/*! @} */

/*! @name SMMU_TBU_IRQ_SETUP - SMMU TBU IRQ resynchronization setup */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_STRETCH_RATIO_MASK (0x3U)
#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_STRETCH_RATIO_SHIFT (0U)
/*! stretch_ratio - SMMU TBU IRQ stretch ratio for resynchronization
 *  0b00..Stretch IRQ pulse by 2
 *  0b01..Stretch IRQ pulse by 4
 *  0b10..Stretch IRQ pulse by 8
 *  0b11..Stretch IRQ pulse by 16
 */
#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_STRETCH_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_STRETCH_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_STRETCH_RATIO_MASK)
/*! @} */

/*! @name NIU_TO_MA0 - Timeout Control for NOC main NIU master m_a_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MA1 - Timeout Control for NOC main NIU master m_a_1x */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MA2 - Timeout Control for NOC main NIU master m_a_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD0 - Timeout Control for NOC mega NIU master m_d_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD1 - Timeout Control for NOC mega NIU master m_d_1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD2 - Timeout Control for NOC mega NIU master m_d_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD3 - Timeout Control for NOC mega NIU master m_d_3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD4 - Timeout Control for NOC mega NIU master m_d_4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD5 - Timeout Control for NOC mega NIU master m_d_5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD6 - Timeout Control for NOC mega NIU master m_d_6 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD7 - Timeout Control for NOC mega NIU master m_d_7 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD8 - Timeout Control for NOC mega NIU master m_d_8 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_DIS_MASK)
/*! @} */

/*! @name NIU_TO_MD9 - Timeout Control for NOC mega NIU master m_d_9 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_CLK_DIV_RATIO_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_CLK_DIV_RATIO_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_CLK_DIV_RATIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_CLK_DIV_RATIO_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_UPD_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_UPD_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_UPD(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_UPD_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_UPD_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_DIS_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_DIS_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_DIS(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_DIS_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_DIS_MASK)
/*! @} */

/*! @name IPG_STOP_CTL_0 - IPG_STOP control register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN2_STOP_ENABLE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN2_STOP_ENABLE_SHIFT (0U)
/*! can2_stop_enable - CAN#2 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN2_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN2_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN2_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN3_STOP_ENABLE_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN3_STOP_ENABLE_SHIFT (1U)
/*! can3_stop_enable - CAN#3 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN3_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN3_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN3_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN4_STOP_ENABLE_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN4_STOP_ENABLE_SHIFT (2U)
/*! can4_stop_enable - CAN#4 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN4_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN4_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN4_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN5_STOP_ENABLE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN5_STOP_ENABLE_SHIFT (3U)
/*! can5_stop_enable - CAN#5 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN5_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN5_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_CAN5_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA2_STOP_ENABLE_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA2_STOP_ENABLE_SHIFT (4U)
/*! edma2_stop_enable - EDMA#2 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA2_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA2_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA2_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA3_STOP_ENABLE_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA3_STOP_ENABLE_SHIFT (5U)
/*! edma3_stop_enable - EDMA#3 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA3_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA3_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_EDMA3_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_FLEXSPI1_STOP_ENABLE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_FLEXSPI1_STOP_ENABLE_SHIFT (8U)
/*! flexspi1_stop_enable - FlexSPI#1 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_FLEXSPI1_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_FLEXSPI1_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_FLEXSPI1_STOP_ENABLE_MASK)
/*! @} */

/*! @name IPG_STOP_ACK_STATUS_0 - IPG_STOP_ACK status #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN2_STOP_ACK_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN2_STOP_ACK_SHIFT (0U)
/*! can2_stop_ack - CAN#2 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN2_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN2_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN3_STOP_ACK_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN3_STOP_ACK_SHIFT (1U)
/*! can3_stop_ack - CAN#3 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN3_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN3_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN4_STOP_ACK_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN4_STOP_ACK_SHIFT (2U)
/*! can4_stop_ack - CAN#4 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN4_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN4_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN4_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN5_STOP_ACK_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN5_STOP_ACK_SHIFT (3U)
/*! can5_stop_ack - CAN#5 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN5_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN5_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_CAN5_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA2_STOP_ACK_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA2_STOP_ACK_SHIFT (4U)
/*! edma2_stop_ack - EDMA#2 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA2_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA2_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA3_STOP_ACK_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA3_STOP_ACK_SHIFT (5U)
/*! edma3_stop_ack - EDMA#3 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA3_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_EDMA3_STOP_ACK_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_FLEXSPI1_STOP_ACK_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_FLEXSPI1_STOP_ACK_SHIFT (8U)
/*! flexspi1_stop_ack - FlexSPI#1 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_FLEXSPI1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_FLEXSPI1_STOP_ACK_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_FLEXSPI1_STOP_ACK_MASK)
/*! @} */

/*! @name IPG_DOZE_CTL_0 - IPG_DOZE control #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN2_DOZE_ENABLE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN2_DOZE_ENABLE_SHIFT (0U)
/*! can2_doze_enable - CAN#2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN2_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN2_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN2_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN3_DOZE_ENABLE_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN3_DOZE_ENABLE_SHIFT (1U)
/*! can3_doze_enable - CAN#3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN3_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN3_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN3_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN4_DOZE_ENABLE_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN4_DOZE_ENABLE_SHIFT (2U)
/*! can4_doze_enable - CAN#4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN4_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN4_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN4_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN5_DOZE_ENABLE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN5_DOZE_ENABLE_SHIFT (3U)
/*! can5_doze_enable - CAN#5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN5_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN5_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_CAN5_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO1_DOZE_ENABLE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO1_DOZE_ENABLE_SHIFT (6U)
/*! flexio1_doze_enable - FlexIO#1 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO1_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO1_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO1_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO2_DOZE_ENABLE_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO2_DOZE_ENABLE_SHIFT (7U)
/*! flexio2_doze_enable - FlexIO#2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO2_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO2_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXIO2_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXSPI1_DOZE_ENABLE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXSPI1_DOZE_ENABLE_SHIFT (8U)
/*! flexspi1_doze_enable - FlexSPI#1 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXSPI1_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXSPI1_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_FLEXSPI1_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C3_DOZE_ENABLE_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C3_DOZE_ENABLE_SHIFT (9U)
/*! lpi2c3_doze_enable - LP-I2C#3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C3_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C3_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C3_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C4_DOZE_ENABLE_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C4_DOZE_ENABLE_SHIFT (10U)
/*! lpi2c4_doze_enable - LP-I2C#4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C4_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C4_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C4_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C5_DOZE_ENABLE_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C5_DOZE_ENABLE_SHIFT (11U)
/*! lpi2c5_doze_enable - LP-I2C#5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C5_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C5_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C5_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C6_DOZE_ENABLE_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C6_DOZE_ENABLE_SHIFT (12U)
/*! lpi2c6_doze_enable - LP-I2C#6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C6_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C6_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C6_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C7_DOZE_ENABLE_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C7_DOZE_ENABLE_SHIFT (13U)
/*! lpi2c7_doze_enable - LP-I2C#7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C7_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C7_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C7_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C8_DOZE_ENABLE_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C8_DOZE_ENABLE_SHIFT (14U)
/*! lpi2c8_doze_enable - LP-I2C#8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C8_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C8_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPI2C8_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPIT2_DOZE_ENABLE_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPIT2_DOZE_ENABLE_SHIFT (15U)
/*! lpit2_doze_enable - LP-IT#2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPIT2_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPIT2_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPIT2_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI3_DOZE_ENABLE_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI3_DOZE_ENABLE_SHIFT (16U)
/*! lpspi3_doze_enable - LP-SPI#3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI3_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI3_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI3_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI4_DOZE_ENABLE_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI4_DOZE_ENABLE_SHIFT (17U)
/*! lpspi4_doze_enable - LP-SPI#4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI4_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI4_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI4_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI5_DOZE_ENABLE_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI5_DOZE_ENABLE_SHIFT (18U)
/*! lpspi5_doze_enable - LP-SPI#5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI5_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI5_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI5_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI6_DOZE_ENABLE_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI6_DOZE_ENABLE_SHIFT (19U)
/*! lpspi6_doze_enable - LP-SPI#6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI6_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI6_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI6_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI7_DOZE_ENABLE_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI7_DOZE_ENABLE_SHIFT (20U)
/*! lpspi7_doze_enable - LP-SPI#7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI7_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI7_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI7_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI8_DOZE_ENABLE_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI8_DOZE_ENABLE_SHIFT (21U)
/*! lpspi8_doze_enable - LP-SPI#8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI8_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI8_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPSPI8_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART3_DOZE_ENABLE_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART3_DOZE_ENABLE_SHIFT (22U)
/*! lpuart3_doze_enable - LP-UART#3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART3_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART3_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART3_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART4_DOZE_ENABLE_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART4_DOZE_ENABLE_SHIFT (23U)
/*! lpuart4_doze_enable - LP-UART#4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART4_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART4_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART4_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART5_DOZE_ENABLE_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART5_DOZE_ENABLE_SHIFT (24U)
/*! lpuart5_doze_enable - LP-UART#5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART5_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART5_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART5_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART6_DOZE_ENABLE_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART6_DOZE_ENABLE_SHIFT (25U)
/*! lpuart6_doze_enable - LP-UART#6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART6_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART6_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART6_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART7_DOZE_ENABLE_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART7_DOZE_ENABLE_SHIFT (26U)
/*! lpuart7_doze_enable - LP-UART#7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART7_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART7_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART7_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART8_DOZE_ENABLE_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART8_DOZE_ENABLE_SHIFT (27U)
/*! lpuart8_doze_enable - LP-UART#8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART8_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART8_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_LPUART8_DOZE_ENABLE_MASK)
/*! @} */

/*! @name IPG_STOP_CTL_1 - IPG_STOP control register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM3_STOP_ENABLE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM3_STOP_ENABLE_SHIFT (3U)
/*! tpm3_stop_enable - TPM#3 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM3_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM3_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM3_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM4_STOP_ENABLE_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM4_STOP_ENABLE_SHIFT (4U)
/*! tpm4_stop_enable - TPM#4 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM4_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM4_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM4_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM5_STOP_ENABLE_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM5_STOP_ENABLE_SHIFT (5U)
/*! tpm5_stop_enable - TPM#5 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM5_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM5_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM5_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM6_STOP_ENABLE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM6_STOP_ENABLE_SHIFT (6U)
/*! tpm6_stop_enable - TPM#6 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM6_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM6_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_TPM6_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG3_STOP_ENABLE_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG3_STOP_ENABLE_SHIFT (7U)
/*! wdog3_stop_enable - WDOG#3 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG3_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG3_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG3_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG4_STOP_ENABLE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG4_STOP_ENABLE_SHIFT (8U)
/*! wdog4_stop_enable - WDOG#4 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG4_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG4_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG4_STOP_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG5_STOP_ENABLE_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG5_STOP_ENABLE_SHIFT (9U)
/*! wdog5_stop_enable - WDOG#5 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG5_STOP_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG5_STOP_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_WDOG5_STOP_ENABLE_MASK)
/*! @} */

/*! @name IPG_DOZE_CTL_1 - IPG_DOZE control #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM3_DOZE_ENABLE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM3_DOZE_ENABLE_SHIFT (3U)
/*! tpm3_doze_enable - TPM#3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM3_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM3_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM3_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM4_DOZE_ENABLE_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM4_DOZE_ENABLE_SHIFT (4U)
/*! tpm4_doze_enable - TPM#4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM4_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM4_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM4_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM5_DOZE_ENABLE_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM5_DOZE_ENABLE_SHIFT (5U)
/*! tpm5_doze_enable - TPM#5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM5_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM5_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM5_DOZE_ENABLE_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM6_DOZE_ENABLE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM6_DOZE_ENABLE_SHIFT (6U)
/*! tpm6_doze_enable - TPM#6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM6_DOZE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM6_DOZE_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_TPM6_DOZE_ENABLE_MASK)
/*! @} */

/*! @name IPG_WAIT_CTL_1 - IPG_WAIT control #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG3_WAIT_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG3_WAIT_SHIFT (7U)
/*! wdog3_wait - WDOG#3 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG3_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG3_WAIT_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG3_WAIT_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG4_WAIT_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG4_WAIT_SHIFT (8U)
/*! wdog4_wait - WDOG#4 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG4_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG4_WAIT_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG4_WAIT_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG5_WAIT_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG5_WAIT_SHIFT (9U)
/*! wdog5_wait - WDOG#5 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG5_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG5_WAIT_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_WDOG5_WAIT_MASK)
/*! @} */

/*! @name QREQ_CTL_0 - QREQ control register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN2_QREQ_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN2_QREQ_N_SHIFT (0U)
/*! can2_qreq_n - CAN#2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN2_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN2_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN2_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN3_QREQ_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN3_QREQ_N_SHIFT (1U)
/*! can3_qreq_n - CAN#3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN4_QREQ_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN4_QREQ_N_SHIFT (2U)
/*! can4_qreq_n - CAN#4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN5_QREQ_N_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN5_QREQ_N_SHIFT (3U)
/*! can5_qreq_n - CAN#5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_CAN5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA2_QREQ_N_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA2_QREQ_N_SHIFT (4U)
/*! edma2_qreq_n - EDMA#2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA2_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA2_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA2_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA3_QREQ_N_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA3_QREQ_N_SHIFT (5U)
/*! edma3_qreq_n - EDMA#3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_EDMA3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO1_QREQ_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO1_QREQ_N_SHIFT (6U)
/*! flexio1_qreq_n - FlexIO#1 flexio qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO1_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO1_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO1_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO2_QREQ_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO2_QREQ_N_SHIFT (7U)
/*! flexio2_qreq_n - FlexIO#2 flexio qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO2_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO2_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXIO2_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXSPI1_QREQ_N_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXSPI1_QREQ_N_SHIFT (8U)
/*! flexspi1_qreq_n - FlexSPI#1 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXSPI1_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXSPI1_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_FLEXSPI1_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C3_QREQ_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C3_QREQ_N_SHIFT (9U)
/*! lpi2c3_qreq_n - LP-I2C#3 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C4_QREQ_N_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C4_QREQ_N_SHIFT (10U)
/*! lpi2c4_qreq_n - LP-I2C#4 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C5_QREQ_N_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C5_QREQ_N_SHIFT (11U)
/*! lpi2c5_qreq_n - LP-I2C#5 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C6_QREQ_N_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C6_QREQ_N_SHIFT (12U)
/*! lpi2c6_qreq_n - LP-I2C#6 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C6_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C6_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C6_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C7_QREQ_N_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C7_QREQ_N_SHIFT (13U)
/*! lpi2c7_qreq_n - LP-I2C#7 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C7_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C7_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C7_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C8_QREQ_N_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C8_QREQ_N_SHIFT (14U)
/*! lpi2c8_qreq_n - LP-I2C#8 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C8_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C8_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPI2C8_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPIT2_QREQ_N_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPIT2_QREQ_N_SHIFT (15U)
/*! lpit2_qreq_n - LP-IT#2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPIT2_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPIT2_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPIT2_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI3_QREQ_N_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI3_QREQ_N_SHIFT (16U)
/*! lpspi3_qreq_n - LP-SPI#3 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI4_QREQ_N_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI4_QREQ_N_SHIFT (17U)
/*! lpspi4_qreq_n - LP-SPI#4 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI5_QREQ_N_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI5_QREQ_N_SHIFT (18U)
/*! lpspi5_qreq_n - LP-SPI#5 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI6_QREQ_N_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI6_QREQ_N_SHIFT (19U)
/*! lpspi6_qreq_n - LP-SPI#6 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI6_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI6_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI6_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI7_QREQ_N_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI7_QREQ_N_SHIFT (20U)
/*! lpspi7_qreq_n - LP-SPI#7 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI7_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI7_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI7_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI8_QREQ_N_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI8_QREQ_N_SHIFT (21U)
/*! lpspi8_qreq_n - LP-SPI#8 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI8_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI8_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPSPI8_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART3_QREQ_N_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART3_QREQ_N_SHIFT (22U)
/*! lpuart3_qreq_n - LP-UART#3 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART4_QREQ_N_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART4_QREQ_N_SHIFT (23U)
/*! lpuart4_qreq_n - LP-UART#4 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART5_QREQ_N_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART5_QREQ_N_SHIFT (24U)
/*! lpuart5_qreq_n - LP-UART#5 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART6_QREQ_N_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART6_QREQ_N_SHIFT (25U)
/*! lpuart6_qreq_n - LP-UART#6 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART6_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART6_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART6_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART7_QREQ_N_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART7_QREQ_N_SHIFT (26U)
/*! lpuart7_qreq_n - LP-UART#7 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART7_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART7_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART7_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART8_QREQ_N_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART8_QREQ_N_SHIFT (27U)
/*! lpuart8_qreq_n - LP-UART#8 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART8_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART8_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_LPUART8_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO2_QREQ_N_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO2_QREQ_N_SHIFT (28U)
/*! gpio2_qreq_n - GPIO#2 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO2_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO2_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO2_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO3_QREQ_N_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO3_QREQ_N_SHIFT (29U)
/*! gpio3_qreq_n - GPIO#3 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO4_QREQ_N_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO4_QREQ_N_SHIFT (30U)
/*! gpio4_qreq_n - GPIO#4 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO5_QREQ_N_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO5_QREQ_N_SHIFT (31U)
/*! gpio5_qreq_n - GPIO#5 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_GPIO5_QREQ_N_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_0 - QACCEPT status register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN2_QACCEPT_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN2_QACCEPT_N_SHIFT (0U)
/*! can2_qaccept_n - CAN#2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN2_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN2_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN2_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN3_QACCEPT_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN3_QACCEPT_N_SHIFT (1U)
/*! can3_qaccept_n - CAN#3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN4_QACCEPT_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN4_QACCEPT_N_SHIFT (2U)
/*! can4_qaccept_n - CAN#4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN5_QACCEPT_N_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN5_QACCEPT_N_SHIFT (3U)
/*! can5_qaccept_n - CAN#5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_CAN5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA2_QACCEPT_N_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA2_QACCEPT_N_SHIFT (4U)
/*! edma2_qaccept_n - EDMA#2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA2_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA2_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA2_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA3_QACCEPT_N_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA3_QACCEPT_N_SHIFT (5U)
/*! edma3_qaccept_n - EDMA#3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_EDMA3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO1_QACCEPT_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO1_QACCEPT_N_SHIFT (6U)
/*! flexio1_qaccept_n - FlexIO#1 flexio qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO1_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO1_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO1_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO2_QACCEPT_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO2_QACCEPT_N_SHIFT (7U)
/*! flexio2_qaccept_n - FlexIO#2 flexio qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO2_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO2_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXIO2_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXSPI1_QACCEPT_N_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXSPI1_QACCEPT_N_SHIFT (8U)
/*! flexspi1_qaccept_n - FlexSPI#1 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXSPI1_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXSPI1_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_FLEXSPI1_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C3_QACCEPT_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C3_QACCEPT_N_SHIFT (9U)
/*! lpi2c3_qaccept_n - LP-I2C#3 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C4_QACCEPT_N_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C4_QACCEPT_N_SHIFT (10U)
/*! lpi2c4_qaccept_n - LP-I2C#4 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C5_QACCEPT_N_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C5_QACCEPT_N_SHIFT (11U)
/*! lpi2c5_qaccept_n - LP-I2C#5 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C6_QACCEPT_N_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C6_QACCEPT_N_SHIFT (12U)
/*! lpi2c6_qaccept_n - LP-I2C#6 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C6_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C6_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C6_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C7_QACCEPT_N_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C7_QACCEPT_N_SHIFT (13U)
/*! lpi2c7_qaccept_n - LP-I2C#7 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C7_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C7_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C7_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C8_QACCEPT_N_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C8_QACCEPT_N_SHIFT (14U)
/*! lpi2c8_qaccept_n - LP-I2C#8 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C8_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C8_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPI2C8_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPIT2_QACCEPT_N_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPIT2_QACCEPT_N_SHIFT (15U)
/*! lpit2_qaccept_n - LP-IT#2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPIT2_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPIT2_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPIT2_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI3_QACCEPT_N_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI3_QACCEPT_N_SHIFT (16U)
/*! lpspi3_qaccept_n - LP-SPI#3 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI4_QACCEPT_N_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI4_QACCEPT_N_SHIFT (17U)
/*! lpspi4_qaccept_n - LP-SPI#4 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI5_QACCEPT_N_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI5_QACCEPT_N_SHIFT (18U)
/*! lpspi5_qaccept_n - LP-SPI#5 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI6_QACCEPT_N_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI6_QACCEPT_N_SHIFT (19U)
/*! lpspi6_qaccept_n - LP-SPI#6 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI6_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI6_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI6_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI7_QACCEPT_N_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI7_QACCEPT_N_SHIFT (20U)
/*! lpspi7_qaccept_n - LP-SPI#7 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI7_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI7_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI7_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI8_QACCEPT_N_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI8_QACCEPT_N_SHIFT (21U)
/*! lpspi8_qaccept_n - LP-SPI#8 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI8_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI8_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPSPI8_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART3_QACCEPT_N_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART3_QACCEPT_N_SHIFT (22U)
/*! lpuart3_qaccept_n - LP-UART#3 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART4_QACCEPT_N_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART4_QACCEPT_N_SHIFT (23U)
/*! lpuart4_qaccept_n - LP-UART#4 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART5_QACCEPT_N_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART5_QACCEPT_N_SHIFT (24U)
/*! lpuart5_qaccept_n - LP-UART#5 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART6_QACCEPT_N_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART6_QACCEPT_N_SHIFT (25U)
/*! lpuart6_qaccept_n - LP-UART#6 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART6_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART6_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART6_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART7_QACCEPT_N_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART7_QACCEPT_N_SHIFT (26U)
/*! lpuart7_qaccept_n - LP-UART#7 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART7_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART7_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART7_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART8_QACCEPT_N_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART8_QACCEPT_N_SHIFT (27U)
/*! lpuart8_qaccept_n - LP-UART#8 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART8_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART8_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_LPUART8_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO2_QACCEPT_N_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO2_QACCEPT_N_SHIFT (28U)
/*! gpio2_qaccept_n - GPIO#2 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO2_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO2_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO2_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO3_QACCEPT_N_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO3_QACCEPT_N_SHIFT (29U)
/*! gpio3_qaccept_n - GPIO#3 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO4_QACCEPT_N_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO4_QACCEPT_N_SHIFT (30U)
/*! gpio4_qaccept_n - GPIO#4 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO5_QACCEPT_N_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO5_QACCEPT_N_SHIFT (31U)
/*! gpio5_qaccept_n - GPIO#5 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_GPIO5_QACCEPT_N_MASK)
/*! @} */

/*! @name QDENY_STATUS_0 - QDENY status register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN2_QDENY_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN2_QDENY_SHIFT (0U)
/*! can2_qdeny - CAN#2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN2_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN2_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN2_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN3_QDENY_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN3_QDENY_SHIFT (1U)
/*! can3_qdeny - CAN#3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN4_QDENY_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN4_QDENY_SHIFT (2U)
/*! can4_qdeny - CAN#4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN5_QDENY_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN5_QDENY_SHIFT (3U)
/*! can5_qdeny - CAN#5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_CAN5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA2_QDENY_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA2_QDENY_SHIFT (4U)
/*! edma2_qdeny - EDMA#2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA2_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA2_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA2_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA3_QDENY_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA3_QDENY_SHIFT (5U)
/*! edma3_qdeny - EDMA#3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_EDMA3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO1_QDENY_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO1_QDENY_SHIFT (6U)
/*! flexio1_qdeny - FlexIO#1 flexio qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO1_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO1_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO1_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO2_QDENY_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO2_QDENY_SHIFT (7U)
/*! flexio2_qdeny - FlexIO#2 flexio qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO2_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO2_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXIO2_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXSPI1_QDENY_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXSPI1_QDENY_SHIFT (8U)
/*! flexspi1_qdeny - FlexSPI#1 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXSPI1_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXSPI1_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_FLEXSPI1_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C3_QDENY_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C3_QDENY_SHIFT (9U)
/*! lpi2c3_qdeny - LP-I2C#3 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C4_QDENY_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C4_QDENY_SHIFT (10U)
/*! lpi2c4_qdeny - LP-I2C#4 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C5_QDENY_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C5_QDENY_SHIFT (11U)
/*! lpi2c5_qdeny - LP-I2C#5 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C6_QDENY_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C6_QDENY_SHIFT (12U)
/*! lpi2c6_qdeny - LP-I2C#6 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C6_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C6_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C6_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C7_QDENY_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C7_QDENY_SHIFT (13U)
/*! lpi2c7_qdeny - LP-I2C#7 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C7_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C7_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C7_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C8_QDENY_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C8_QDENY_SHIFT (14U)
/*! lpi2c8_qdeny - LP-I2C#8 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C8_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C8_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPI2C8_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPIT2_QDENY_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPIT2_QDENY_SHIFT (15U)
/*! lpit2_qdeny - LP-IT#2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPIT2_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPIT2_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPIT2_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI3_QDENY_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI3_QDENY_SHIFT (16U)
/*! lpspi3_qdeny - LP-SPI#3 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI4_QDENY_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI4_QDENY_SHIFT (17U)
/*! lpspi4_qdeny - LP-SPI#4 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI5_QDENY_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI5_QDENY_SHIFT (18U)
/*! lpspi5_qdeny - LP-SPI#5 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI6_QDENY_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI6_QDENY_SHIFT (19U)
/*! lpspi6_qdeny - LP-SPI#6 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI6_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI6_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI6_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI7_QDENY_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI7_QDENY_SHIFT (20U)
/*! lpspi7_qdeny - LP-SPI#7 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI7_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI7_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI7_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI8_QDENY_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI8_QDENY_SHIFT (21U)
/*! lpspi8_qdeny - LP-SPI#8 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI8_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI8_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPSPI8_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART3_QDENY_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART3_QDENY_SHIFT (22U)
/*! lpuart3_qdeny - LP-UART#3 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART4_QDENY_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART4_QDENY_SHIFT (23U)
/*! lpuart4_qdeny - LP-UART#4 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART5_QDENY_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART5_QDENY_SHIFT (24U)
/*! lpuart5_qdeny - LP-UART#5 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART6_QDENY_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART6_QDENY_SHIFT (25U)
/*! lpuart6_qdeny - LP-UART#6 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART6_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART6_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART6_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART7_QDENY_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART7_QDENY_SHIFT (26U)
/*! lpuart7_qdeny - LP-UART#7 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART7_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART7_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART7_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART8_QDENY_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART8_QDENY_SHIFT (27U)
/*! lpuart8_qdeny - LP-UART#8 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART8_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART8_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_LPUART8_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO2_QDENY_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO2_QDENY_SHIFT (28U)
/*! gpio2_qdeny - GPIO#2 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO2_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO2_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO2_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO3_QDENY_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO3_QDENY_SHIFT (29U)
/*! gpio3_qdeny - GPIO#3 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO4_QDENY_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO4_QDENY_SHIFT (30U)
/*! gpio4_qdeny - GPIO#4 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO5_QDENY_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO5_QDENY_SHIFT (31U)
/*! gpio5_qdeny - GPIO#5 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_GPIO5_QDENY_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_0 - QACTIVE status register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN2_QACTIVE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN2_QACTIVE_SHIFT (0U)
/*! can2_qactive - CAN#2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN2_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN2_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN2_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN3_QACTIVE_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN3_QACTIVE_SHIFT (1U)
/*! can3_qactive - CAN#3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN4_QACTIVE_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN4_QACTIVE_SHIFT (2U)
/*! can4_qactive - CAN#4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN5_QACTIVE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN5_QACTIVE_SHIFT (3U)
/*! can5_qactive - CAN#5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_CAN5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA2_QACTIVE_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA2_QACTIVE_SHIFT (4U)
/*! edma2_qactive - EDMA#2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA2_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA2_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA2_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA3_QACTIVE_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA3_QACTIVE_SHIFT (5U)
/*! edma3_qactive - EDMA#3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_EDMA3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO1_QACTIVE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO1_QACTIVE_SHIFT (6U)
/*! flexio1_qactive - FlexIO#1 flexio qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO1_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO1_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO1_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO2_QACTIVE_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO2_QACTIVE_SHIFT (7U)
/*! flexio2_qactive - FlexIO#2 flexio qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO2_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO2_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXIO2_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXSPI1_QACTIVE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXSPI1_QACTIVE_SHIFT (8U)
/*! flexspi1_qactive - FlexSPI#1 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXSPI1_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXSPI1_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_FLEXSPI1_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C3_QACTIVE_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C3_QACTIVE_SHIFT (9U)
/*! lpi2c3_qactive - LP-I2C#3 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C4_QACTIVE_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C4_QACTIVE_SHIFT (10U)
/*! lpi2c4_qactive - LP-I2C#4 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C5_QACTIVE_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C5_QACTIVE_SHIFT (11U)
/*! lpi2c5_qactive - LP-I2C#5 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C6_QACTIVE_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C6_QACTIVE_SHIFT (12U)
/*! lpi2c6_qactive - LP-I2C#6 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C6_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C6_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C6_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C7_QACTIVE_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C7_QACTIVE_SHIFT (13U)
/*! lpi2c7_qactive - LP-I2C#7 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C7_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C7_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C7_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C8_QACTIVE_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C8_QACTIVE_SHIFT (14U)
/*! lpi2c8_qactive - LP-I2C#8 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C8_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C8_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPI2C8_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPIT2_QACTIVE_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPIT2_QACTIVE_SHIFT (15U)
/*! lpit2_qactive - LP-IT#2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPIT2_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPIT2_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPIT2_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI3_QACTIVE_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI3_QACTIVE_SHIFT (16U)
/*! lpspi3_qactive - LP-SPI#3 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI4_QACTIVE_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI4_QACTIVE_SHIFT (17U)
/*! lpspi4_qactive - LP-SPI#4 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI5_QACTIVE_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI5_QACTIVE_SHIFT (18U)
/*! lpspi5_qactive - LP-SPI#5 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI6_QACTIVE_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI6_QACTIVE_SHIFT (19U)
/*! lpspi6_qactive - LP-SPI#6 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI6_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI6_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI6_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI7_QACTIVE_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI7_QACTIVE_SHIFT (20U)
/*! lpspi7_qactive - LP-SPI#7 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI7_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI7_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI7_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI8_QACTIVE_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI8_QACTIVE_SHIFT (21U)
/*! lpspi8_qactive - LP-SPI#8 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI8_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI8_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPSPI8_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART3_QACTIVE_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART3_QACTIVE_SHIFT (22U)
/*! lpuart3_qactive - LP-UART#3 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART4_QACTIVE_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART4_QACTIVE_SHIFT (23U)
/*! lpuart4_qactive - LP-UART#4 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART5_QACTIVE_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART5_QACTIVE_SHIFT (24U)
/*! lpuart5_qactive - LP-UART#5 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART6_QACTIVE_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART6_QACTIVE_SHIFT (25U)
/*! lpuart6_qactive - LP-UART#6 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART6_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART6_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART6_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART7_QACTIVE_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART7_QACTIVE_SHIFT (26U)
/*! lpuart7_qactive - LP-UART#7 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART7_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART7_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART7_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART8_QACTIVE_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART8_QACTIVE_SHIFT (27U)
/*! lpuart8_qactive - LP-UART#8 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART8_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART8_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_LPUART8_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO2_QACTIVE_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO2_QACTIVE_SHIFT (28U)
/*! gpio2_qactive - GPIO#2 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO2_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO2_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO2_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO3_QACTIVE_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO3_QACTIVE_SHIFT (29U)
/*! gpio3_qactive - GPIO#3 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO4_QACTIVE_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO4_QACTIVE_SHIFT (30U)
/*! gpio4_qactive - GPIO#4 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO5_QACTIVE_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO5_QACTIVE_SHIFT (31U)
/*! gpio5_qactive - GPIO#5 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_GPIO5_QACTIVE_MASK)
/*! @} */

/*! @name QREQ_CTL_1 - QREQ control register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI3_QREQ_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI3_QREQ_N_SHIFT (0U)
/*! sai3_qreq_n - SAI#3 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI4_QREQ_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI4_QREQ_N_SHIFT (1U)
/*! sai4_qreq_n - SAI#4 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI5_QREQ_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI5_QREQ_N_SHIFT (2U)
/*! sai5_qreq_n - SAI#5 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_SAI5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM3_QREQ_N_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM3_QREQ_N_SHIFT (3U)
/*! tpm3_qreq_n - TPM#3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM4_QREQ_N_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM4_QREQ_N_SHIFT (4U)
/*! tpm4_qreq_n - TPM#4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM5_QREQ_N_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM5_QREQ_N_SHIFT (5U)
/*! tpm5_qreq_n - TPM#5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM5_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM6_QREQ_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM6_QREQ_N_SHIFT (6U)
/*! tpm6_qreq_n - TPM#6 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM6_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM6_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_TPM6_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG3_QREQ_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG3_QREQ_N_SHIFT (7U)
/*! wdog3_qreq_n - WDOG#3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG3_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG3_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG3_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG4_QREQ_N_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG4_QREQ_N_SHIFT (8U)
/*! wdog4_qreq_n - WDOG#4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG4_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG4_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG4_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG5_QREQ_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG5_QREQ_N_SHIFT (9U)
/*! wdog5_qreq_n - WDOG#5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG5_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG5_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_WDOG5_QREQ_N_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_1 - QACCEPT status register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI3_QACCEPT_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI3_QACCEPT_N_SHIFT (0U)
/*! sai3_qaccept_n - SAI#3 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI4_QACCEPT_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI4_QACCEPT_N_SHIFT (1U)
/*! sai4_qaccept_n - SAI#4 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI5_QACCEPT_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI5_QACCEPT_N_SHIFT (2U)
/*! sai5_qaccept_n - SAI#5 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_SAI5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM3_QACCEPT_N_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM3_QACCEPT_N_SHIFT (3U)
/*! tpm3_qaccept_n - TPM#3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM4_QACCEPT_N_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM4_QACCEPT_N_SHIFT (4U)
/*! tpm4_qaccept_n - TPM#4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM5_QACCEPT_N_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM5_QACCEPT_N_SHIFT (5U)
/*! tpm5_qaccept_n - TPM#5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM5_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM6_QACCEPT_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM6_QACCEPT_N_SHIFT (6U)
/*! tpm6_qaccept_n - TPM#6 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM6_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM6_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_TPM6_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG3_QACCEPT_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG3_QACCEPT_N_SHIFT (7U)
/*! wdog3_qaccept_n - WDOG#3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG3_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG3_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG3_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG4_QACCEPT_N_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG4_QACCEPT_N_SHIFT (8U)
/*! wdog4_qaccept_n - WDOG#4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG4_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG4_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG4_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG5_QACCEPT_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG5_QACCEPT_N_SHIFT (9U)
/*! wdog5_qaccept_n - WDOG#5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG5_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG5_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_WDOG5_QACCEPT_N_MASK)
/*! @} */

/*! @name QDENY_STATUS_1 - QDENY status register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI3_QDENY_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI3_QDENY_SHIFT (0U)
/*! sai3_qdeny - SAI#3 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI4_QDENY_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI4_QDENY_SHIFT (1U)
/*! sai4_qdeny - SAI#4 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI5_QDENY_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI5_QDENY_SHIFT (2U)
/*! sai5_qdeny - SAI#5 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_SAI5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM3_QDENY_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM3_QDENY_SHIFT (3U)
/*! tpm3_qdeny - TPM#3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM4_QDENY_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM4_QDENY_SHIFT (4U)
/*! tpm4_qdeny - TPM#4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM5_QDENY_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM5_QDENY_SHIFT (5U)
/*! tpm5_qdeny - TPM#5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM5_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM6_QDENY_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM6_QDENY_SHIFT (6U)
/*! tpm6_qdeny - TPM#6 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM6_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM6_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_TPM6_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG3_QDENY_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG3_QDENY_SHIFT (7U)
/*! wdog3_qdeny - WDOG#3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG3_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG3_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG3_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG4_QDENY_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG4_QDENY_SHIFT (8U)
/*! wdog4_qdeny - WDOG#4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG4_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG4_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG4_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG5_QDENY_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG5_QDENY_SHIFT (9U)
/*! wdog5_qdeny - WDOG#5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG5_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG5_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_WDOG5_QDENY_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_1 - QACTIVE status register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI3_QACTIVE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI3_QACTIVE_SHIFT (0U)
/*! sai3_qactive - SAI#3 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI4_QACTIVE_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI4_QACTIVE_SHIFT (1U)
/*! sai4_qactive - SAI#4 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI5_QACTIVE_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI5_QACTIVE_SHIFT (2U)
/*! sai5_qactive - SAI#5 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_SAI5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM3_QACTIVE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM3_QACTIVE_SHIFT (3U)
/*! tpm3_qactive - TPM#3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM4_QACTIVE_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM4_QACTIVE_SHIFT (4U)
/*! tpm4_qactive - TPM#4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM5_QACTIVE_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM5_QACTIVE_SHIFT (5U)
/*! tpm5_qactive - TPM#5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM5_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM6_QACTIVE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM6_QACTIVE_SHIFT (6U)
/*! tpm6_qactive - TPM#6 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM6_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM6_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_TPM6_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG3_QACTIVE_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG3_QACTIVE_SHIFT (7U)
/*! wdog3_qactive - WDOG#3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG3_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG3_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG3_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG4_QACTIVE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG4_QACTIVE_SHIFT (8U)
/*! wdog4_qactive - WDOG#4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG4_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG4_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG4_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG5_QACTIVE_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG5_QACTIVE_SHIFT (9U)
/*! wdog5_qactive - WDOG#5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG5_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG5_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_WDOG5_QACTIVE_MASK)
/*! @} */

/*! @name QREQ_CTL_2 - QREQ control register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO1_APB_QREQ_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO1_APB_QREQ_N_SHIFT (6U)
/*! flexio1_apb_qreq_n - FlexIO#1 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO1_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO1_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO1_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO2_APB_QREQ_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO2_APB_QREQ_N_SHIFT (7U)
/*! flexio2_apb_qreq_n - FlexIO#2 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO2_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO2_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_FLEXIO2_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C3_IPS_QREQ_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C3_IPS_QREQ_N_SHIFT (9U)
/*! lpi2c3_ips_qreq_n - LP-I2C#3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C3_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C3_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C3_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C4_IPS_QREQ_N_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C4_IPS_QREQ_N_SHIFT (10U)
/*! lpi2c4_ips_qreq_n - LP-I2C#4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C4_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C4_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C4_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C5_IPS_QREQ_N_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C5_IPS_QREQ_N_SHIFT (11U)
/*! lpi2c5_ips_qreq_n - LP-I2C#5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C5_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C5_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C5_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C6_IPS_QREQ_N_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C6_IPS_QREQ_N_SHIFT (12U)
/*! lpi2c6_ips_qreq_n - LP-I2C#6 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C6_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C6_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C6_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C7_IPS_QREQ_N_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C7_IPS_QREQ_N_SHIFT (13U)
/*! lpi2c7_ips_qreq_n - LP-I2C#7 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C7_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C7_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C7_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C8_IPS_QREQ_N_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C8_IPS_QREQ_N_SHIFT (14U)
/*! lpi2c8_ips_qreq_n - LP-I2C#8 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C8_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C8_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPI2C8_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI3_IPS_QREQ_N_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI3_IPS_QREQ_N_SHIFT (16U)
/*! lpspi3_ips_qreq_n - LP-SPI#3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI3_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI3_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI3_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI4_IPS_QREQ_N_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI4_IPS_QREQ_N_SHIFT (17U)
/*! lpspi4_ips_qreq_n - LP-SPI#4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI4_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI4_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI4_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI5_IPS_QREQ_N_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI5_IPS_QREQ_N_SHIFT (18U)
/*! lpspi5_ips_qreq_n - LP-SPI#5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI5_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI5_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI5_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI6_IPS_QREQ_N_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI6_IPS_QREQ_N_SHIFT (19U)
/*! lpspi6_ips_qreq_n - LP-SPI#6 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI6_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI6_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI6_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI7_IPS_QREQ_N_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI7_IPS_QREQ_N_SHIFT (20U)
/*! lpspi7_ips_qreq_n - LP-SPI#7 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI7_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI7_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI7_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI8_IPS_QREQ_N_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI8_IPS_QREQ_N_SHIFT (21U)
/*! lpspi8_ips_qreq_n - LP-SPI#8 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI8_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI8_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPSPI8_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART3_APB_QREQ_N_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART3_APB_QREQ_N_SHIFT (22U)
/*! lpuart3_apb_qreq_n - LP-UART#3 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART3_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART3_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART3_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART4_APB_QREQ_N_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART4_APB_QREQ_N_SHIFT (23U)
/*! lpuart4_apb_qreq_n - LP-UART#4 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART4_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART4_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART4_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART5_APB_QREQ_N_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART5_APB_QREQ_N_SHIFT (24U)
/*! lpuart5_apb_qreq_n - LP-UART#5 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART5_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART5_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART5_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART6_APB_QREQ_N_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART6_APB_QREQ_N_SHIFT (25U)
/*! lpuart6_apb_qreq_n - LP-UART#6 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART6_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART6_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART6_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART7_APB_QREQ_N_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART7_APB_QREQ_N_SHIFT (26U)
/*! lpuart7_apb_qreq_n - LP-UART#7 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART7_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART7_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART7_APB_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART8_APB_QREQ_N_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART8_APB_QREQ_N_SHIFT (27U)
/*! lpuart8_apb_qreq_n - LP-UART#8 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART8_APB_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART8_APB_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_LPUART8_APB_QREQ_N_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_2 - QACCEPT status register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO1_APB_QACCEPT_N_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO1_APB_QACCEPT_N_SHIFT (6U)
/*! flexio1_apb_qaccept_n - FlexIO#1 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO1_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO1_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO1_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO2_APB_QACCEPT_N_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO2_APB_QACCEPT_N_SHIFT (7U)
/*! flexio2_apb_qaccept_n - FlexIO#2 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO2_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO2_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_FLEXIO2_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C3_IPS_QACCEPT_N_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C3_IPS_QACCEPT_N_SHIFT (9U)
/*! lpi2c3_ips_qaccept_n - LP-I2C#3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C3_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C3_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C3_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C4_IPS_QACCEPT_N_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C4_IPS_QACCEPT_N_SHIFT (10U)
/*! lpi2c4_ips_qaccept_n - LP-I2C#4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C4_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C4_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C4_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C5_IPS_QACCEPT_N_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C5_IPS_QACCEPT_N_SHIFT (11U)
/*! lpi2c5_ips_qaccept_n - LP-I2C#5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C5_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C5_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C5_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C6_IPS_QACCEPT_N_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C6_IPS_QACCEPT_N_SHIFT (12U)
/*! lpi2c6_ips_qaccept_n - LP-I2C#6 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C6_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C6_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C6_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C7_IPS_QACCEPT_N_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C7_IPS_QACCEPT_N_SHIFT (13U)
/*! lpi2c7_ips_qaccept_n - LP-I2C#7 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C7_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C7_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C7_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C8_IPS_QACCEPT_N_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C8_IPS_QACCEPT_N_SHIFT (14U)
/*! lpi2c8_ips_qaccept_n - LP-I2C#8 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C8_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C8_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPI2C8_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI3_IPS_QACCEPT_N_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI3_IPS_QACCEPT_N_SHIFT (16U)
/*! lpspi3_ips_qaccept_n - LP-SPI#3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI3_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI3_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI3_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI4_IPS_QACCEPT_N_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI4_IPS_QACCEPT_N_SHIFT (17U)
/*! lpspi4_ips_qaccept_n - LP-SPI#4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI4_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI4_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI4_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI5_IPS_QACCEPT_N_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI5_IPS_QACCEPT_N_SHIFT (18U)
/*! lpspi5_ips_qaccept_n - LP-SPI#5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI5_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI5_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI5_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI6_IPS_QACCEPT_N_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI6_IPS_QACCEPT_N_SHIFT (19U)
/*! lpspi6_ips_qaccept_n - LP-SPI#6 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI6_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI6_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI6_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI7_IPS_QACCEPT_N_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI7_IPS_QACCEPT_N_SHIFT (20U)
/*! lpspi7_ips_qaccept_n - LP-SPI#7 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI7_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI7_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI7_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI8_IPS_QACCEPT_N_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI8_IPS_QACCEPT_N_SHIFT (21U)
/*! lpspi8_ips_qaccept_n - LP-SPI#8 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI8_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI8_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPSPI8_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART3_APB_QACCEPT_N_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART3_APB_QACCEPT_N_SHIFT (22U)
/*! lpuart3_apb_qaccept_n - LP-UART#3 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART3_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART3_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART3_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART4_APB_QACCEPT_N_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART4_APB_QACCEPT_N_SHIFT (23U)
/*! lpuart4_apb_qaccept_n - LP-UART#4 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART4_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART4_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART4_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART5_APB_QACCEPT_N_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART5_APB_QACCEPT_N_SHIFT (24U)
/*! lpuart5_apb_qaccept_n - LP-UART#5 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART5_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART5_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART5_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART6_APB_QACCEPT_N_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART6_APB_QACCEPT_N_SHIFT (25U)
/*! lpuart6_apb_qaccept_n - LP-UART#6 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART6_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART6_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART6_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART7_APB_QACCEPT_N_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART7_APB_QACCEPT_N_SHIFT (26U)
/*! lpuart7_apb_qaccept_n - LP-UART#7 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART7_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART7_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART7_APB_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART8_APB_QACCEPT_N_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART8_APB_QACCEPT_N_SHIFT (27U)
/*! lpuart8_apb_qaccept_n - LP-UART#8 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART8_APB_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART8_APB_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_LPUART8_APB_QACCEPT_N_MASK)
/*! @} */

/*! @name QDENY_STATUS_2 - QDENY status register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO1_APB_QDENY_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO1_APB_QDENY_SHIFT (6U)
/*! flexio1_apb_qdeny - FlexIO#1 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO1_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO1_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO1_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO2_APB_QDENY_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO2_APB_QDENY_SHIFT (7U)
/*! flexio2_apb_qdeny - FlexIO#2 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO2_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO2_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_FLEXIO2_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C3_IPS_QDENY_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C3_IPS_QDENY_SHIFT (9U)
/*! lpi2c3_ips_qdeny - LP-I2C#3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C3_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C3_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C3_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C4_IPS_QDENY_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C4_IPS_QDENY_SHIFT (10U)
/*! lpi2c4_ips_qdeny - LP-I2C#4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C4_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C4_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C4_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C5_IPS_QDENY_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C5_IPS_QDENY_SHIFT (11U)
/*! lpi2c5_ips_qdeny - LP-I2C#5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C5_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C5_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C5_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C6_IPS_QDENY_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C6_IPS_QDENY_SHIFT (12U)
/*! lpi2c6_ips_qdeny - LP-I2C#6 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C6_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C6_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C6_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C7_IPS_QDENY_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C7_IPS_QDENY_SHIFT (13U)
/*! lpi2c7_ips_qdeny - LP-I2C#7 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C7_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C7_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C7_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C8_IPS_QDENY_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C8_IPS_QDENY_SHIFT (14U)
/*! lpi2c8_ips_qdeny - LP-I2C#8 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C8_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C8_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPI2C8_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI3_IPS_QDENY_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI3_IPS_QDENY_SHIFT (16U)
/*! lpspi3_ips_qdeny - LP-SPI#3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI3_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI3_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI3_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI4_IPS_QDENY_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI4_IPS_QDENY_SHIFT (17U)
/*! lpspi4_ips_qdeny - LP-SPI#4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI4_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI4_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI4_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI5_IPS_QDENY_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI5_IPS_QDENY_SHIFT (18U)
/*! lpspi5_ips_qdeny - LP-SPI#5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI5_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI5_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI5_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI6_IPS_QDENY_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI6_IPS_QDENY_SHIFT (19U)
/*! lpspi6_ips_qdeny - LP-SPI#6 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI6_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI6_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI6_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI7_IPS_QDENY_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI7_IPS_QDENY_SHIFT (20U)
/*! lpspi7_ips_qdeny - LP-SPI#7 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI7_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI7_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI7_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI8_IPS_QDENY_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI8_IPS_QDENY_SHIFT (21U)
/*! lpspi8_ips_qdeny - LP-SPI#8 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI8_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI8_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPSPI8_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART3_APB_QDENY_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART3_APB_QDENY_SHIFT (22U)
/*! lpuart3_apb_qdeny - LP-UART#3 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART3_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART3_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART3_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART4_APB_QDENY_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART4_APB_QDENY_SHIFT (23U)
/*! lpuart4_apb_qdeny - LP-UART#4 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART4_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART4_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART4_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART5_APB_QDENY_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART5_APB_QDENY_SHIFT (24U)
/*! lpuart5_apb_qdeny - LP-UART#5 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART5_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART5_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART5_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART6_APB_QDENY_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART6_APB_QDENY_SHIFT (25U)
/*! lpuart6_apb_qdeny - LP-UART#6 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART6_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART6_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART6_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART7_APB_QDENY_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART7_APB_QDENY_SHIFT (26U)
/*! lpuart7_apb_qdeny - LP-UART#7 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART7_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART7_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART7_APB_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART8_APB_QDENY_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART8_APB_QDENY_SHIFT (27U)
/*! lpuart8_apb_qdeny - LP-UART#8 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART8_APB_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART8_APB_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_LPUART8_APB_QDENY_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_2 - QACTIVE status register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO1_APB_QACTIVE_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO1_APB_QACTIVE_SHIFT (6U)
/*! flexio1_apb_qactive - FlexIO#1 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO1_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO1_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO1_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO2_APB_QACTIVE_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO2_APB_QACTIVE_SHIFT (7U)
/*! flexio2_apb_qactive - FlexIO#2 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO2_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO2_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_FLEXIO2_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C3_IPS_QACTIVE_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C3_IPS_QACTIVE_SHIFT (9U)
/*! lpi2c3_ips_qactive - LP-I2C#3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C3_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C3_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C3_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C4_IPS_QACTIVE_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C4_IPS_QACTIVE_SHIFT (10U)
/*! lpi2c4_ips_qactive - LP-I2C#4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C4_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C4_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C4_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C5_IPS_QACTIVE_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C5_IPS_QACTIVE_SHIFT (11U)
/*! lpi2c5_ips_qactive - LP-I2C#5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C5_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C5_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C5_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C6_IPS_QACTIVE_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C6_IPS_QACTIVE_SHIFT (12U)
/*! lpi2c6_ips_qactive - LP-I2C#6 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C6_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C6_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C6_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C7_IPS_QACTIVE_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C7_IPS_QACTIVE_SHIFT (13U)
/*! lpi2c7_ips_qactive - LP-I2C#7 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C7_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C7_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C7_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C8_IPS_QACTIVE_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C8_IPS_QACTIVE_SHIFT (14U)
/*! lpi2c8_ips_qactive - LP-I2C#8 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C8_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C8_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPI2C8_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI3_IPS_QACTIVE_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI3_IPS_QACTIVE_SHIFT (16U)
/*! lpspi3_ips_qactive - LP-SPI#3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI3_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI3_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI3_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI4_IPS_QACTIVE_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI4_IPS_QACTIVE_SHIFT (17U)
/*! lpspi4_ips_qactive - LP-SPI#4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI4_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI4_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI4_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI5_IPS_QACTIVE_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI5_IPS_QACTIVE_SHIFT (18U)
/*! lpspi5_ips_qactive - LP-SPI#5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI5_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI5_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI5_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI6_IPS_QACTIVE_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI6_IPS_QACTIVE_SHIFT (19U)
/*! lpspi6_ips_qactive - LP-SPI#6 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI6_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI6_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI6_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI7_IPS_QACTIVE_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI7_IPS_QACTIVE_SHIFT (20U)
/*! lpspi7_ips_qactive - LP-SPI#7 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI7_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI7_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI7_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI8_IPS_QACTIVE_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI8_IPS_QACTIVE_SHIFT (21U)
/*! lpspi8_ips_qactive - LP-SPI#8 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI8_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI8_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPSPI8_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART3_APB_QACTIVE_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART3_APB_QACTIVE_SHIFT (22U)
/*! lpuart3_apb_qactive - LP-UART#3 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART3_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART3_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART3_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART4_APB_QACTIVE_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART4_APB_QACTIVE_SHIFT (23U)
/*! lpuart4_apb_qactive - LP-UART#4 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART4_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART4_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART4_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART5_APB_QACTIVE_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART5_APB_QACTIVE_SHIFT (24U)
/*! lpuart5_apb_qactive - LP-UART#5 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART5_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART5_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART5_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART6_APB_QACTIVE_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART6_APB_QACTIVE_SHIFT (25U)
/*! lpuart6_apb_qactive - LP-UART#6 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART6_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART6_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART6_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART7_APB_QACTIVE_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART7_APB_QACTIVE_SHIFT (26U)
/*! lpuart7_apb_qactive - LP-UART#7 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART7_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART7_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART7_APB_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART8_APB_QACTIVE_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART8_APB_QACTIVE_SHIFT (27U)
/*! lpuart8_apb_qactive - LP-UART#8 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART8_APB_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART8_APB_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_LPUART8_APB_QACTIVE_MASK)
/*! @} */

/*! @name QREQ_CTL_3 - QREQ control register #3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI3_IPS_QREQ_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI3_IPS_QREQ_N_SHIFT (0U)
/*! sai3_ips_qreq_n - SAI#3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI3_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI3_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI3_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI4_IPS_QREQ_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI4_IPS_QREQ_N_SHIFT (1U)
/*! sai4_ips_qreq_n - SAI#4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI4_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI4_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI4_IPS_QREQ_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI5_IPS_QREQ_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI5_IPS_QREQ_N_SHIFT (2U)
/*! sai5_ips_qreq_n - SAI#5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI5_IPS_QREQ_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI5_IPS_QREQ_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_SAI5_IPS_QREQ_N_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_3 - QACCEPT status register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI3_IPS_QACCEPT_N_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI3_IPS_QACCEPT_N_SHIFT (0U)
/*! sai3_ips_qaccept_n - SAI#3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI3_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI3_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI3_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI4_IPS_QACCEPT_N_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI4_IPS_QACCEPT_N_SHIFT (1U)
/*! sai4_ips_qaccept_n - SAI#4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI4_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI4_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI4_IPS_QACCEPT_N_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI5_IPS_QACCEPT_N_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI5_IPS_QACCEPT_N_SHIFT (2U)
/*! sai5_ips_qaccept_n - SAI#5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI5_IPS_QACCEPT_N(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI5_IPS_QACCEPT_N_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_SAI5_IPS_QACCEPT_N_MASK)
/*! @} */

/*! @name QDENY_STATUS_3 - QDENY status register #3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI3_IPS_QDENY_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI3_IPS_QDENY_SHIFT (0U)
/*! sai3_ips_qdeny - SAI#3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI3_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI3_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI3_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI4_IPS_QDENY_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI4_IPS_QDENY_SHIFT (1U)
/*! sai4_ips_qdeny - SAI#4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI4_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI4_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI4_IPS_QDENY_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI5_IPS_QDENY_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI5_IPS_QDENY_SHIFT (2U)
/*! sai5_ips_qdeny - SAI#5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI5_IPS_QDENY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI5_IPS_QDENY_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_SAI5_IPS_QDENY_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_3 - QACTIVE status register #3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI3_IPS_QACTIVE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI3_IPS_QACTIVE_SHIFT (0U)
/*! sai3_ips_qactive - SAI#3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI3_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI3_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI3_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI4_IPS_QACTIVE_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI4_IPS_QACTIVE_SHIFT (1U)
/*! sai4_ips_qactive - SAI#4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI4_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI4_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI4_IPS_QACTIVE_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI5_IPS_QACTIVE_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI5_IPS_QACTIVE_SHIFT (2U)
/*! sai5_ips_qactive - SAI#5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI5_IPS_QACTIVE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI5_IPS_QACTIVE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_SAI5_IPS_QACTIVE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Register_Masks */


/* BLK_CTRL_WAKEUPMIX - Peripheral instance base addresses */
/** Peripheral BLK_CTRL_WAKEUPMIX base address */
#define BLK_CTRL_WAKEUPMIX_BASE          (0x42420000u)
/** Peripheral BLK_CTRL_WAKEUPMIX base pointer */
#define BLK_CTRL_WAKEUPMIX               ((BLK_CTRL_WAKEUPMIX_Type *)BLK_CTRL_WAKEUPMIX_BASE)
/** Array initializer of BLK_CTRL_WAKEUPMIX peripheral base addresses */
#define BLK_CTRL_WAKEUPMIX_BASE_ADDRS            { BLK_CTRL_WAKEUPMIX_BASE }
/** Array initializer of BLK_CTRL_WAKEUPMIX peripheral base pointers */
#define BLK_CTRL_WAKEUPMIX_BASE_PTRS             { BLK_CTRL_WAKEUPMIX }

/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer */

#endif  /* #if !defined(MIMX95_BLK_CTRL_WAKEUPMIX_H_) */
