*$
* DRV8144HDGQ28AQ1
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: DRV8144HDGQ28AQ1
* Date: 30MAY2022
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSG25 â€“ NOVEMBER 2021
* Topologies Supported: Driver
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. Configurable Slew Rate
*	2. Integrated Current Sense
*	3. Configurable Current Regulation
*	4. Proportional Load Current Output on IPROPI pin
*	5. UVLO, Logic Level, Tri-level logic
*	6. Protection and diagnostic features with configurable 
*      fault reaction (latched or retry)
*	   a. Load diagnostics in the off-state
*      b. Voltage monitoring on supply VM
*      c. Over current protection
*      d. Over temperature protection
*      e. Fault indication on nFAULT pin	   
*	7. Current IVMQ and IVMS in Sleep and Standby state
*	8. Temperature dependency on RDSON of integrated Power FETs    	
*
* B. Model Limitations and Features that haven't been modelled
*	1. Spread Spectrum clocking for low EMI
*	2. VCP Pin     
*   3. EC parameters from Table 7.5.8 [AI_ERR, AI_ERR_M, OffsetIPROPI, BWIPROPI]
*
* C. Model Parameter(s)
*	1. Temp_Amb: Sets the ambient temperature from -40C to 125C 
*
*****************************************************************************
.SUBCKT DRV8144HDGQ28AQ1_TRANS DIAG DRVOFF GND IN IPROPI ITRIP NC nFAULT nSLEEP
+  OUT SR TJ_AVG TJ_HSFET TJ_LSFET VM PARAMS: TEMP_AMB=25
X_U18         V5INT N80918 d_dj 
X_U15         GND NSLEEP d_dj 
I_I4         V5INT DIAG DC 48u  
E_E5         N563988 0 TABLE { V(VM, 0) } 
+ ( (4.5,1m)(13.5, 3m)(30,5m) )
X_U13         ITRIP V5INT d_dj 
V_V1         V5INT GND 5
E_E2         ITRIP_LVL 0 TABLE { V(ITRIP, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
R_R1         GND IN  200k  
R_R13         0 SR  1G  
I_I2         V5INT SR DC 48u  
R_R14         0 ITRIP  1G  
G_ABM2I1         VM GND VALUE { IF(V(SLEEP_OK) > 0.5,  V(N563754), 0)    }
E_ABM1         TJ_AVG 0 VALUE { ( V(TJ_HSFET)  
+ +V(TJ_LSFET) ) / 2.0   }
X_U12         SR V5INT d_dj 
R_R3         GND NSLEEP  100k  
R_R11         DRVOFF N80918  200k  
G_ABM2I2         VM GND VALUE { IF(V(STANDBY_OK) > 0.5,  V(N563988), 0)    }
E_E1         SR_LVL 0 TABLE { V(SR, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
X_U17         GND IN d_dj 
X_U1_U126         U1_N579285 U1_N739884 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=12u
X_U1_U488         SLEEP_OK U1_NPOR_L U1_N778769 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U123         U1_VM_INT U1_N543019 U1_N543051 NPOR COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD1_U2         U1_N526354 U1_UPD1_N15514359 PRE_HS1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_UPD1_V2         U1_UPD1_N15516668 0 1.2
X_U1_UPD1_S1    U1_N526354 0 U1_UPD1_N15514251 0 PROP_HS1_ON_U1_UPD1_S1 
E_U1_UPD1_E4         U1_UPD1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.11m)(2,0.33m)(3,0.83m)(4,1.11m)(5,1.11m)(6,1.11m) )
X_U1_UPD1_U3         U1_UPD1_N15514251 U1_UPD1_N15514347 U1_UPD1_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD1_U7         U1_UPD1_N15514251 U1_UPD1_N15516668 d_dj 
G_U1_UPD1_ABM2I1         0 U1_UPD1_N15514251 VALUE { IF(V(U1_N526354) > 0.5,
+  V(U1_UPD1_TPD),0)    }
C_U1_UPD1_C1         U1_UPD1_N15514251 0  1n IC=0 
V_U1_UPD1_V1         U1_UPD1_N15514347 0 1
X_U1_U1         U1_VM_INT U1_N542791 U1_N542831 U1_N542735 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V2         U1_N542831 0 200m
X_U1_U82         HALF_BRDG IN_L U1_N529696 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U7         U1_N542735 U1_N542751 d_dj 
E_U1_E8         U1_DRVOFF_INT 0 DRVOFF GND 1
V_U1_V_VMHYS         U1_N578897 0 0.6
X_U1_U376         U1_TSLEEP NSLEEP_H SLEEP_OK N551481 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U129         TREADY_OK U1_DRVOFF_L ACTIVE_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E9         U1_N773831 0 IN GND 1
X_U1_U484         U1_N739884 U1_N579285 VM_OV_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E6         U1_N526384 0 NSLEEP GND 1
R_U1_R1         U1_N542751 U1_N542757  450k  
E_U1_ABM2         U1_N527290 0 VALUE { IF(V(DRVOFF_H) <0.5,1.5,0.7)    }
E_U1_ABM1         U1_N773883 0 VALUE { IF(V(IN_H) <0.5,1.5,0.7)    }
X_U1_U336         U1_VM_INT U1_N578885 U1_N578897 U1_N579285 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U148         HALF_BRDG IN_H U1_N526538 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_UPD2_U7         U1_UPD2_N15520999 U1_UPD2_N15520911 d_dj 
V_U1_UPD2_V2         U1_UPD2_N15520911 0 1.2
E_U1_UPD2_E4         U1_UPD2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,2.85m)(2,0.55m)(3,2m)(4,2.5m)(5,3.33m)(6,3.33m) )
V_U1_UPD2_V1         U1_UPD2_N15521141 0 1
X_U1_UPD2_U3         U1_UPD2_N15520999 U1_UPD2_N15521141 U1_UPD2_N15521093
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_UPD2_S1    U1_N531042 0 U1_UPD2_N15520999 0 PROP_LS1_ON_U1_UPD2_S1 
X_U1_UPD2_U2         U1_N531042 U1_UPD2_N15521093 PRE_LS1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_UPD2_ABM2I1         0 U1_UPD2_N15520999 VALUE { IF(V(U1_N531042) > 0.5,
+  V(U1_UPD2_TPD),0)    }
C_U1_UPD2_C1         U1_UPD2_N15520999 0  1n  
X_U1_U487         TREADY_OK U1_N778769 HALF_BRDG N778844 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U108         U1_N542757 VM_UV_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U1_V1         U1_N542791 0 4.4
X_U1_U185         NPOR U1_NPOR_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U486         IN_H IN_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V16         U1_N526622 0 200m
X_U1_U102         U1_DRVOFF_INT U1_N527290 U1_N527370 DRVOFF_H
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U105         DRVOFF_H U1_DRVOFF_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U34         NSLEEP_H NSLEEP_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V26         U1_N543019 0 3.9
X_U1_U52         NSLEEP_L U1_TSLEEP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=120u
C_U1_C2         U1_N542757 0  1n   
E_U1_E1         U1_VM_INT 0 VM GND 1
X_U1_U331         U1_N542905 U1_N542735 d_dj 
X_U1_U35         U1_N526384 U1_N526552 U1_N526622 NSLEEP_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V_VMOV         U1_N578885 0 33.6
V_U1_V25         U1_N527370 0 100m
X_U1_U140         ACTIVE_OK U1_N526538 U1_N526354 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V15         U1_N526552 0 1.55
V_U1_V29         U1_N773929 0 100m
X_U1_U83         ACTIVE_OK U1_N529696 U1_N531042 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U490         NSLEEP_H DRVOFF_H STANDBY_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U485         U1_N773831 U1_N773883 U1_N773929 IN_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R2         U1_N542905 U1_N542757  18.5k  
V_U1_V27         U1_N543051 0 300m
E_E3         DIAG_LVL 0 TABLE { V(DIAG, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
G_U3_ABMII2         U3_N569416 U3_N569426 VALUE { IF(V(U3_N569090)>0.5, 100n,
+  0)    }
E_U3_ABM9         U3_DIAG_LVL5OF6 0 VALUE { IF(4.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 5.1, 1, 0)    }
X_U3_U1J         OUT U3_N860080 U3_N860066 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U30         U3_N568406 U3_LATCH U3_N568458 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U519         U3_DIAG_LVL3OF6 U3_DIAG_LVL4OF6 U3_ROLP_PD OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U3         U3_N766458 U3_ITRIP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=9u
E_U3_E2         U3_VITRIP 0 TABLE { V(ITRIP_LVL, 0) } 
+ ( (1,1)(2,1.18)(3,1.98)(4,2.31)(5,2.64)(6,2.97) )
G_U3_ABMII1         U3_V1V U3_N569944 VALUE { IF(V(U3_N569892)>0.5,166u,0)    }
X_U3_U35         U3_LIM_CUR1 PRE_LS1 U3_N734852 U3_N736079 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U32         NSLEEP_H VM_UV_OK U3_N568394 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U524         U3_N860647 U3_CMP_REF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U69         U3_N569194 U3_N569004 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U3_S1    U3_N642030 0 NFAULT 0 FAULTS_U3_S1 
X_U3_U468         VM_UV_OK NPOR U3_VM_MONITOR AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U347         U3_N856543 U3_N856633 U3_N856655 U3_RETRY OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM10         U3_DIAG_LVL6OF6 0 VALUE { IF(5.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 6.1, 1, 0)    }
X_U3_U523         U3_N766172 U3_IPROPI_PUB U3_LIM1_CUR_BUFB U3_N766458
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U336         U3_N569944 U3_TOFF_1 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_VOLP_REFH         U3_N860120 0 2.65
X_U3_U372         STANDBY_OK U3_N858683 U3_OLP_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U487         U3_N710143 U3_V1V d_dj 
X_U3_U470         U3_N695782 U3_N614618 U3_TRESET U3_N661177 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U126         NSLEEP_L U3_N708322 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
C_U3_C3         0 U3_N569426  1n IC=0  
X_U3_U16         U3_N569406 HALF_BRDG U3_ILIM1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U504         U3_N860066 U3_OLP_CMP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U354         U3_DIAG_LVL3OF6 HALF_BRDG U3_N857174 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U62         U3_TRETRY U3_TRETRY_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=0.5u
X_U3_U514         U3_N810780 U3_LATCH U3_N810682 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U489         U3_N712542 U3_TCOM_DEL U3_N710405 U3_N710367 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U3_V3         U3_N569416 0 1Vdc
X_U3_U460         U3_N656495 U3_N657421 U3_N614071 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U355         U3_DIAG_LVL5OF6 HALF_BRDG U3_N857200 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMII4         U3_V1V U3_N710143 VALUE { IF(V(U3_N710405)>0.5,2u,0)    }
C_U3_C8         0 U3_N569944  10n IC=0  
X_U3_U478         U3_VM_MONITOR U3_OTP U3_N733973 PRE_HS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U495         U3_CUR_TRIP U3_CUR_TRIP_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U384         U3_ILIM1 U3_ILIM11 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
E_U3_ABM2         U3_N569406 0 VALUE { IF(V(IMON1)>{ILIM},1,0)    }
X_U3_U331         U3_N540753 U3_N540677 d_dj 
X_U3_U345         U3_DIAG_LVL1OF6 HALF_BRDG U3_N856543 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PD1    U3_ROLP_PD 0 OUT GND FAULTS_U3_S_ROLP_PD1 
X_U3_U501         U3_TCLEAR_OCP U3_N754656 U3_N754793 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMI1         U3_N540677 U3_N540753 VALUE { IF(V(U3_TWAKEUP) > 0.5 &
+  V(NPOR) > 0.5, 0.5m, 0)    }
X_U3_U71         U3_LIM_CUR1 U3_CUR_LIM1B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
E_U3_ABM5         U3_DIAG_LVL1OF6 0 VALUE { IF(2m < V(DIAG_LVL) & V(DIAG_LVL) 
+  < 1.1, 1, 0)    }
X_U3_U469         VM_OV_OK U3_N658509 U3_N657421 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U383         U3_ILIM1 U3_CUR_LIM BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
X_U3_U363         STANDBY_OK U3_N857732 U3_OLP_DISA AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U488         U3_TCOM_RST U3_TCOM_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=4u
X_U3_U490         U3_TWAKEUP NPOR U3_N711936 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM18         U3_N812198 0 VALUE { IF( V(U3_LATCH) > 0.5, 0,
+  V(TCLEAR_TSD))    }
V_U3_V2         U3_V0V 0 0Vdc
X_U3_U508         TSD_TRIG U3_RETRY U3_N810518 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U1         IPROPI U3_VITRIP U3_N766172 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U516         U3_N810660 U3_OTP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U66         U3_ILIM11 U3_TRETRY U3_N568298 N568304 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U73         U3_CUR_LIM1B U3_N568732 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C10         U3_N612761 0  1n   
X_U3_U500         NSLEEP_H VM_UV_OK U3_N754656 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U463         U3_N540753 TREADY_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U21         U3_CUR_LIM1B PRE_HS1 U3_N645390 U3_N734169 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U391         U3_TCLEAR_OCP U3_N812198 U3_N614618 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U353         U3_N857084 U3_N857174 U3_N857200 U3_LATCH OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U522         U3_N634036 IN_H U3_N860647 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U462         VM_UV_OK U3_N658485 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S2    U3_N715061 0 U3_N540753 0 FAULTS_U3_S2 
X_U3_U510         U3_N810518 U3_N810682 U3_N810660 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PU1    U3_ROLP_PU 0 V5V OUT FAULTS_U3_S_ROLP_PU1 
X_U3_U492         U3_TWAKEUP NPOR U3_N715061 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U431         U3_DIAG_LVL2OF6 U3_DIAG_LVL6OF6 U3_N634036 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM6         U3_DIAG_LVL3OF6 0 VALUE { IF(2.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 3.1, 1, 0)    }
X_U3_U7         0 NFAULT d_dj 
X_U3_U338         U3_N569944 U3_V1V d_dj 
V_U3_VOLP_REFL         U3_N860154 0 2
X_U3_U136         U3_N556339 SLEEP_OK U3_TWAKEUP N556540 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U38         U3_TOFF_1 U3_TOFF_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
C_U3_C1         U3_N540753 0  1u IC=0  
V_U3_V23         U3_N540677 0 2Vdc
R_U3_R8         U3_N612755 U3_N612761  120k  
V_U3_V1         U3_V1V 0 1Vdc
X_U3_U74         U3_N568732 U3_LIM_CUR1 U3_LIM1_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U497         U3_N736079 U3_N736416 U3_N736070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM15         U3_N734852 0 VALUE { IF( V(HALF_BRDG) > 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U390         U3_TCOM_RST U3_CUR_LIM TSD_TRIG U3_N656495 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U476         U3_N658485 U3_N658509 one_shot PARAMS:  T=1u
X_U3_U491         U3_N711936 U3_N712542 one_shot PARAMS:  T=2u
E_U3_ABM16         U3_N735158 0 VALUE { IF( V(HALF_BRDG) < 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U389         U3_TRETRY_DEL U3_N569128 U3_N569078 U3_N569090 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U499         U3_CUR_LIM U3_N754793 IPROPI_PU U3_IPROPI_PUB SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U339         U3_N569426 U3_N569416 d_dh 
X_U3_S4    U3_N569836 0 U3_N569944 0 FAULTS_U3_S4 
X_U3_U364         U3_DIAG_LVL1OF6 U3_DIAG_LVL5OF6 U3_N857732 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U484         U3_N708322 NSLEEP_L U3_TRESET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U352         U3_DIAG_LVL2OF6 HALF_BRDG U3_N857084 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM7         U3_DIAG_LVL2OF6 0 VALUE { IF(1.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 2.1, 1, 0)    }
X_U3_U387         U3_N569078 U3_N612755 d_dj 
X_U3_S3    U3_N569078 0 U3_N569426 0 FAULTS_U3_S3 
X_U3_U33         U3_N568368 U3_N568458 U3_LIM_CUR1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U518         U3_DIAG_LVL2OF6 U3_DIAG_LVL6OF6 U3_ROLP_PU OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U34         U3_N569004 U3_N569194 U3_N569128 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U60         U3_N569426 U3_TRETRY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U3_C11         U3_N710143 0  1n IC=0  
E_U3_ABM17         U3_N736416 0 VALUE { IF( V(HALF_BRDG) < 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
X_U3_U474         NPOR U3_N695782 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S6    U3_N710367 0 U3_N710143 0 FAULTS_U3_S6 
X_U3_U393         U3_N860120 U3_N860154 U3_CMP_REF U3_N860080 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U76         U3_CUR_LIM U3_RETRY U3_N569194 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM8         U3_DIAG_LVL4OF6 0 VALUE { IF(3.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 4.1, 1, 0)    }
E_U3_ABM14         U3_N645390 0 VALUE { IF( V(HALF_BRDG) > 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
X_U3_U481         U3_VM_MONITOR U3_OTP U3_N736070 PRE_LS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U386         U3_N612761 U3_N661773 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U471         U3_N661773 U3_TCLEAR_OCP one_shot PARAMS:  T=2u
X_U3_U9         U3_V1V U3_ITRIP U3_TOFF_DEL U3_V0V U3_CUR_TRIP N604340 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U135         NSLEEP_H U3_N556339 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U346         U3_DIAG_LVL4OF6 HALF_BRDG U3_N856633 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U373         U3_DIAG_LVL2OF6 U3_DIAG_LVL3OF6 U3_DIAG_LVL4OF6
+  U3_DIAG_LVL6OF6 U3_N858683 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U486         U3_N710143 U3_TCOM_RST BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U348         U3_DIAG_LVL6OF6 HALF_BRDG U3_N856655 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U388         U3_N612761 U3_N569078 d_dj 
X_U3_U493         U3_N661177 U3_N614071 U3_N642346 N533236 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U515         NSLEEP_H VM_UV_OK U3_N810810 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U31         U3_V1V U3_ILIM11 U3_N568394 U3_V0V U3_N568406 N568412 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U513         U3_V1V TSD_TRIG U3_N810810 U3_V0V U3_N810780 N810806 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U459         U3_N642346 U3_OLP_CMP U3_OLP_EN U3_N642030 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U494         U3_N735158 U3_N734169 U3_N733973 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U26         U3_V1V U3_ITRIP U3_TOFF_DEL U3_V0V U3_N569892 U3_N569836
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U28         U3_N568298 U3_RETRY U3_N568368 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_R15         0 DIAG  1G  
X_U14         DIAG V5INT d_dj 
E_E4         N563754 0 TABLE { V(VM, 0) } 
+ ( (4.5, 0.1u)(13.5,1u)(30,5u) )
I_I3         V5INT ITRIP DC 48u  
E_U2_ABM1         U2_N16966203 0 VALUE { {Temp_Amb}    }
X_U2_U42         SLEEP_OK STANDBY_OK U2_RHIZ_OUTX OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_E20         U2_SRHSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,880.5u)(2,400.28u)(3,448.5u)(4,664.1u)(5,1660u)(6,1334u) )
R_U2_R7         U2_N16907330 U2_VMOK_5CP  10  
R_U2_R1         U2_HS1_ON U2_BT1_3P4US  4.9k  
X_U2_M2         U2_N16965286 U2_GATE2 GND dmg4800lsd 
C_U2_C4         0 U2_LSFET1_ON  1n IC=0  
G_U2_ABMII8         U2_GATE2 GND VALUE { IF(V(U2_LS1_OFF)>0.5, V(U2_SRLSOFF),0)
+     }
E_U2_E1         U2_TA_RDSON 0 TABLE { V(U2_N16966203, 0) } 
+ ( (-40,0.22m) (25,5m)(50,7.36m)(85,11.2m)(100,13.04m)(125,16.5m) )
C_U2_C3         0 U2_HSFET1_ON  1n IC=0  
X_U2_U43         U2_N16910164 U2_VGATE_VTH U2_N16910814 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_M1         U2_N16997917 U2_GATE1 U2_N16865430 dmg4800lsd 
X_U2_U35         U2_N16865450 U2_GATE1 d_dj 
X_U2_S1    U2_RHIZ_OUTX GND OUT GND MOS_U2_S1 
C_U2_C7         0 U2_VMOK_5CP  1n IC=0  
X_U2_U_R3         VM U2_N16997917 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
V_U2_V2         V5V GND 5
E_U2_E16         U2_SRHSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,880.5u)(2,400.28u)(3,448.5u)(4,664.1u)(5,1660u)(6,1334u) )
X_U2_U44         U2_N16911201 U2_VGATE_VTH U2_N16955067 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_E22         U2_SRLSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,880.5u)(2,400.28u)(3,448.5u)(4,664.1u)(5,1660u)(6,1334u) )
E_U2_E8         U2_N16865450 0 U2_N16865430 0 1
R_U2_U1_R149         0 U2_U1_N16925894  19.06749  
R_U2_U1_R66         U2_U1_N16824558 0  3.26259  
C_U2_U1_C65         U2_U1_N16824551 U2_U1_N16824558  0.07641 IC=0 
R_U2_U1_R42         U2_U1_N16869635 U2_U1_N16869642  0.00060  
C_U2_U1_C6         U2_U1_N16704638 U2_U1_N16704652  0.01598 IC=0 
G_U2_U1_ABM2I2         U2_U1_RTJP_FET21 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16824615), 0)    }
R_U2_U1_R8         U2_U1_N16704666 U2_U1_N16704680  2.06857  
X_U2_U1_U479         U2_U1_TSD_HSFET1 U2_U1_TSD_LSFET1 U2_U1_TSD_SET
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U1_U480         U2_U1_N16902089 U2_U1_N16848700 U2_U1_N16848690
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R124         U2_U1_N16827481 U2_U1_N16827488  1.01294  
X_U2_U1_U473         U2_U1_N16848690 U2_U1_TSD_RESET INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U2_U1_C66         U2_U1_N16824558 0  0.11776 IC=0 
C_U2_U1_C124         U2_U1_RTJP_FET22 U2_U1_N16827474  0.48701 IC=0 
R_U2_U1_R58         U2_U1_RTJP_FET21 U2_U1_N16824509  4.01280  
R_U2_U1_R43         U2_U1_N16869642 U2_U1_N16869649  0.00027  
E_U2_U1_ABM7         U2_U1_N16824615 0 VALUE { (V(VM)-V(OUT))*V(IMON1)    }
R_U2_U1_R4         U2_U1_N16704610 U2_U1_N16704624  0.00221  
R_U2_U1_R125         U2_U1_N16827488 U2_U1_N16827495  0.00416  
C_U2_U1_C149         0 U2_U1_N16925894  4.45372 IC=0 
C_U2_U1_C7         U2_U1_N16704652 U2_U1_N16704666  0.00213 IC=0 
C_U2_U1_C125         U2_U1_N16827474 U2_U1_N16827481  0.00023 IC=0 
R_U2_U1_R59         U2_U1_N16824509 U2_U1_N16824516  0.00060  
C_U2_U1_C1         U2_U1_RTJP_FET11 U2_U1_N16704582  0.35179 IC=0 
R_U2_U1_R44         U2_U1_N16869649 U2_U1_N16869656  0.00212  
R_U2_U1_R9         U2_U1_N16704680 U2_U1_N16704694  4.02425  
C_U2_U1_C41         U2_U1_RTJP_FET12 U2_U1_N16869635  0.42839 IC=0 
R_U2_U1_R144         U2_U1_N16827516 U2_U1_N16875544  3.61210  
C_U2_U1_C126         U2_U1_N16827481 U2_U1_N16827488  0.00333 IC=0 
R_U2_U1_R126         U2_U1_N16827495 U2_U1_N16827502  1.95306  
X_U2_U1_U227         U2_U1_N16848702 U2_U1_TSD_LSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
G_U2_U1_ABM2I1         U2_U1_RTJP_FET11 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16704286), 0)    }
X_U2_U1_U52         U2_U1_N16902552 U2_U1_TSD_HSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
C_U2_U1_C42         U2_U1_N16869635 U2_U1_N16869642  0.05080 IC=0 
R_U2_U1_R60         U2_U1_N16824516 U2_U1_N16824523  0.00027  
C_U2_U1_C8         U2_U1_N16704666 U2_U1_N16704680  0.04187 IC=0 
C_U2_U1_C127         U2_U1_N16827488 U2_U1_N16827495  0.22754 IC=0 
R_U2_U1_R45         U2_U1_N16869656 U2_U1_N16869663  0.01456  
X_U2_U1_U230         U2_U1_N16848548 U2_U1_N16848598 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=4.2m
X_U2_U1_U475         TJ_LSFET U2_U1_T_TSD U2_U1_N16848702 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R5         U2_U1_N16704624 U2_U1_N16704638  1.05025  
X_U2_U1_U474         TJ_HSFET U2_U1_T_TSD U2_U1_N16902552 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R145         U2_U1_N16875544 U2_U1_N16875551  0.33764  
C_U2_U1_C2         U2_U1_N16704582 U2_U1_N16704596  0.00021 IC=0 
R_U2_U1_R127         U2_U1_N16827502 U2_U1_N16827509  2.18537  
G_U2_U1_ABM2I9         U2_U1_RTJP_FET22 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16872928), 0)    }
C_U2_U1_C43         U2_U1_N16869642 U2_U1_N16869649  3.90411 IC=0 
R_U2_U1_R148         U2_U1_N16921527 U2_U1_N16925333  19.09840  
C_U2_U1_C128         U2_U1_N16827495 U2_U1_N16827502  0.01171 IC=0 
R_U2_U1_R61         U2_U1_N16824523 U2_U1_N16824530  0.00212  
C_U2_U1_C58         U2_U1_RTJP_FET21 U2_U1_N16824509  0.43078 IC=0 
R_U2_U1_R46         U2_U1_N16869663 U2_U1_N16869670  0.71911  
R_U2_U1_R10         U2_U1_N16704694 0  19.62598  
R_U2_U1_R146         U2_U1_N16875551 0  19.45920  
E_U2_U1_ABM17         TJ_HSFET 0 VALUE {
+  V(U2_U1_RTJP_FET11)+V(U2_U1_RTJP_FET12)+{Temp_Amb}    }
C_U2_U1_C44         U2_U1_N16869649 U2_U1_N16869656  0.45161 IC=0 
R_U2_U1_R129         U2_U1_N16827509 U2_U1_N16827516  0.00271  
X_U2_U1_U471         U2_U1_N16848598 TCLEAR_TSD one_shot PARAMS:  T=2u
C_U2_U1_C9         U2_U1_N16704680 U2_U1_N16704694  0.08566 IC=0 
C_U2_U1_C129         U2_U1_N16827502 U2_U1_N16827509  0.04282 IC=0 
R_U2_U1_R1         U2_U1_RTJP_FET11 U2_U1_N16704582  4.60042  
E_U2_U1_ABM22         U2_U1_N16872928 0 VALUE { (V(OUT)-V(GND))*ABS(V(IMON1))  
+   }
E_U2_U1_ABM3         U2_U1_N16704286 0 VALUE { (V(VM)-V(OUT))*V(IMON1)    }
C_U2_U1_C59         U2_U1_N16824509 U2_U1_N16824516  0.05080 IC=0 
C_U2_U1_C3         U2_U1_N16704596 U2_U1_N16704610  3.87405 IC=0 
R_U2_U1_R62         U2_U1_N16824530 U2_U1_N16824537  0.01456  
R_U2_U1_R47         U2_U1_N16869670 U2_U1_N16869677  0.00059  
C_U2_U1_C45         U2_U1_N16869656 U2_U1_N16869663  0.22486 IC=0 
C_U2_U1_C130         U2_U1_N16827509 U2_U1_N16827516  0.28107 IC=0 
R_U2_U1_R6         U2_U1_N16704638 U2_U1_N16704652  1.20507  
V_U2_U1_TAMB2         U2_U1_T_TSD 0 170
C_U2_U1_C148         U2_U1_N16921527 U2_U1_N16925333  4.44405 IC=0 
C_U2_U1_C60         U2_U1_N16824516 U2_U1_N16824523  3.90407 IC=0 
V_U2_U1_TAMB1         U2_U1_THYS 0 140
C_U2_U1_C46         U2_U1_N16869663 U2_U1_N16869670  0.05066 IC=0 
X_U2_U1_U1         TJ_HSFET U2_U1_THYS U2_U1_N16902089 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C10         U2_U1_N16704694 0  4.34506 IC=0 
X_U2_U1_U478         U2_U1_TSD_SET U2_U1_TSD_RESET TSD_TRIG U2_U1_N16848548
+  SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R63         U2_U1_N16824537 U2_U1_N16824544  0.69759  
R_U2_U1_R48         U2_U1_N16869677 0  1.47284  
C_U2_U1_C61         U2_U1_N16824523 U2_U1_N16824530  0.45158 IC=0 
C_U2_U1_C4         U2_U1_N16704610 U2_U1_N16704624  0.42212 IC=0 
R_U2_U1_R2         U2_U1_N16704582 U2_U1_N16704596  0.14032  
C_U2_U1_C47         U2_U1_N16869670 U2_U1_N16869677  1.25689 IC=0 
R_U2_U1_R147         0 U2_U1_N16921527  3.30514  
C_U2_U1_C62         U2_U1_N16824530 U2_U1_N16824537  0.22458 IC=0 
C_U2_U1_C144         U2_U1_N16827516 U2_U1_N16875544  0.10808 IC=0 
R_U2_U1_R64         U2_U1_N16824544 U2_U1_N16824551  0.00059  
G_U2_U1_ABM2I5         U2_U1_RTJP_FET12 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16869743), 0)    }
E_U2_U1_ABM19         TJ_LSFET 0 VALUE {
+  V(U2_U1_RTJP_FET21)+V(U2_U1_RTJP_FET22)+{Temp_Amb}    }
C_U2_U1_C48         U2_U1_N16869677 0  0.07268 IC=0 
R_U2_U1_R7         U2_U1_N16704652 U2_U1_N16704666  0.33799  
X_U2_U1_U222         TJ_LSFET U2_U1_THYS U2_U1_N16848700 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R122         U2_U1_RTJP_FET22 U2_U1_N16827474  3.77031  
C_U2_U1_C63         U2_U1_N16824537 U2_U1_N16824544  0.05304 IC=0 
C_U2_U1_C145         U2_U1_N16875544 U2_U1_N16875551  0.00212 IC=0 
C_U2_U1_C5         U2_U1_N16704624 U2_U1_N16704638  0.00291 IC=0 
R_U2_U1_R65         U2_U1_N16824551 U2_U1_N16824558  1.43870  
C_U2_U1_C147         0 U2_U1_N16921527  0.11403 IC=0 
R_U2_U1_R41         U2_U1_RTJP_FET12 U2_U1_N16869635  4.01399  
C_U2_U1_C64         U2_U1_N16824544 U2_U1_N16824551  1.25687 IC=0 
E_U2_U1_ABM14         U2_U1_N16869743 0 VALUE { (V(OUT)-V(GND))*ABS(V(IMON1))  
+   }
C_U2_U1_C146         U2_U1_N16875551 0  4.35522 IC=0 
R_U2_U1_R3         U2_U1_N16704596 U2_U1_N16704610  0.00027  
R_U2_U1_R123         U2_U1_N16827474 U2_U1_N16827481  0.14461  
E_U2_UDTH4_E4         U2_UDTH4_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,5m)(3,5m)(4,5m)(6,5m) )
X_U2_UDTH4_U3         U2_UDTH4_N15514247 U2_UDTH4_N15514347 U2_UDTH4_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH4_V1         U2_UDTH4_N15514347 0 1
X_U2_UDTH4_S1    U2_HSFET1_ON 0 U2_UDTH4_N15514247 0 DTIME_LS_U2_UDTH4_S1 
X_U2_UDTH4_U7         U2_UDTH4_N15514247 U2_UDTH4_N15517781 d_dj 
V_U2_UDTH4_V2         U2_UDTH4_N15517781 0 2
X_U2_UDTH4_U2         PRE_LS1_ON U2_UDTH4_N15514359 U2_LS1_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH4_C1         U2_UDTH4_N15514247 0  1n IC=0 
G_U2_UDTH4_ABM2I1         0 U2_UDTH4_N15514247 VALUE { IF(V(U2_HSFET1_ON) <
+  0.5, V(U2_UDTH4_TDEAD),0)    }
C_U2_C1         0 U2_BT1_3P4US  1n IC=0  
X_U2_U19         PRE_LS1_ON U2_N16865502 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E11         U2_N16910164 0 U2_GATE1 OUT 1
V_U2_V3         U2_VGATE_VTH 0 1.62
G_U2_ABMII3         U2_VMOK_5CP U2_GATE1 VALUE { IF(V(U2_HS1_ON)>0.5,
+  IF(V(U2_GATE1) <1.62, 10m, V(U2_SRHSON)), 0)    }
E_U2_UDTH7_E4         U2_UDTH7_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,2m)(2,0.66m)(3,2m)(4,2m)(5,2m)(6,2m) )
X_U2_UDTH7_U3         U2_UDTH7_N15514247 U2_UDTH7_N15514347 U2_UDTH7_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH7_S1    U2_LSFET1_ON 0 U2_UDTH7_N15514247 0 DTIME_HS_U2_UDTH7_S1 
C_U2_UDTH7_C1         U2_UDTH7_N15514247 0  1n IC=0 
X_U2_UDTH7_U7         U2_UDTH7_N15514247 U2_UDTH7_N15517681 d_dj 
G_U2_UDTH7_ABM2I1         0 U2_UDTH7_N15514247 VALUE { IF(V(U2_LSFET1_ON) <
+  0.5, V(U2_UDTH7_TDEAD),0)    }
V_U2_UDTH7_V1         U2_UDTH7_N15514347 0 1
V_U2_UDTH7_V2         U2_UDTH7_N15517681 0 2
X_U2_UDTH7_U2         PRE_HS1_ON U2_UDTH7_N15514359 U2_HS1_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U_R2         U2_N16865430 U2_N16965286 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
C_U2_UTP1_C1         U2_UTP1_N15519517 0  1n  
X_U2_UTP1_U7         U2_UTP1_N15519517 U2_UTP1_N15519457 d_dj 
V_U2_UTP1_V2         U2_UTP1_N15519457 0 1.2
E_U2_UTP1_E4         U2_UTP1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,4m)(2, 4m)(3,4m)(6,4m) )
V_U2_UTP1_V1         U2_UTP1_N15519659 0 1
X_U2_UTP1_U3         U2_UTP1_N15519517 U2_UTP1_N15519659 U2_UTP1_N15519611
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP1_S1    U2_N16865286 0 U2_UTP1_N15519517 0 PROP_HS1_OFF_U2_UTP1_S1 
G_U2_UTP1_ABM2I1         0 U2_UTP1_N15519517 VALUE { IF(V(U2_N16865286) > 0.5,
+  V(U2_UTP1_TPD),0)    }
X_U2_UTP1_U2         U2_N16865286 U2_UTP1_N15519611 U2_HS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U7         U2_GATE1 U2_VMOK_5CP d_dj 
X_U2_U37         GND U2_GATE2 d_dj 
X_U2_U33         IPROPI V5V d_dj 
X_U2_H1    U2_N16865430 OUT IMON1 0 MOS_U2_H1 
G_U2_ABMII4         U2_GATE1 U2_N16865450 VALUE { IF(V(U2_HS1_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_U36         U2_GATE2 V5V d_dj 
E_U2_E21         U2_SRLSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,880.5u)(2,400.28u)(3,448.5u)(4,664.1u)(5,1660u)(6,1334u) )
E_U2_E12         U2_N16911201 0 U2_GATE2 GND 1
G_U2_UTP2_ABM2I1         0 U2_UTP2_N15518617 VALUE { IF(V(U2_N16865502) > 0.5,
+  V(U2_UTP2_TPD),0)    }
X_U2_UTP2_U2         U2_N16865502 U2_UTP2_N15518711 U2_LS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UTP2_C1         U2_UTP2_N15518617 0  1n IC=0 
X_U2_UTP2_U7         U2_UTP2_N15518617 U2_UTP2_N15518559 d_dj
V_U2_UTP2_V2         U2_UTP2_N15518559 0 1.2
E_U2_UTP2_E4         U2_UTP2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.66m)(2,0.9m)(3,1.428m)(4,1.66m)(5,2m) )
V_U2_UTP2_V1         U2_UTP2_N15518759 0 1
X_U2_UTP2_U3         U2_UTP2_N15518617 U2_UTP2_N15518759 U2_UTP2_N15518711
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP2_S1    U2_N16865502 0 U2_UTP2_N15518617 0 PROP_LS1_OFF_U2_UTP2_S1 
E_U2_ABM68         U2_N16939127 0 VALUE { IF( V(U2_BT1_3P4US) > 0.5,V(IMON1),
+  0)    }
X_U2_U20         PRE_HS1_ON U2_N16865286 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII7         V5V U2_GATE2 VALUE { IF(V(U2_LS1_ON)>0.5, IF(V(U2_GATE2)
+  <1.62, 10m, V(U2_SRLSON)), 0)    }
R_U2_R4         U2_N16955067 U2_LSFET1_ON  10  
X_U2_S3    U2_RHIZ_OUTX GND U2_GATE1 GND MOS_U2_S3 
E_U2_ABM67         U2_N16907330 0 VALUE { {IF( V(VM_UV_OK) > 0.5 |  
+ +V(ACTIVE_OK) > 0.5,  
+ +V(VM)+5, 0)}  }
R_U2_R3         U2_N16910814 U2_HSFET1_ON  10  
X_U2_U34         GND VM d_dj
G_U2_ABM2I1         V5V IPROPI VALUE { IF(V(IPROPI_PU) > 0.5, 10m,
+  (V(U2_N16939127)+V(0))/4570)    }
.PARAM  ilim=42
.ENDS DRV8144HDGQ28AQ1_TRANS
*$
.subckt PROP_HS1_ON_U1_UPD1_S1 1 2 3 4  
S_U1_UPD1_S1         3 4 1 2 _U1_UPD1_S1
RS_U1_UPD1_S1         1 2 1G
.MODEL         _U1_UPD1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_ON_U1_UPD1_S1
*$
.subckt PROP_LS1_ON_U1_UPD2_S1 1 2 3 4  
S_U1_UPD2_S1         3 4 1 2 _U1_UPD2_S1
RS_U1_UPD2_S1         1 2 1G
.MODEL         _U1_UPD2_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_ON_U1_UPD2_S1
*$
.subckt FAULTS_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1E9 Ron=60 Voff=0.8 Von=0.2
.ends FAULTS_U3_S1
*$
.subckt FAULTS_U3_S_ROLP_PD1 1 2 3 4  
S_U3_S_ROLP_PD1         3 4 1 2 _U3_S_ROLP_PD1
RS_U3_S_ROLP_PD1         1 2 1G
.MODEL         _U3_S_ROLP_PD1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD1
*$
.subckt FAULTS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends FAULTS_U3_S2
*$
.subckt FAULTS_U3_S_ROLP_PU1 1 2 3 4  
S_U3_S_ROLP_PU1         3 4 1 2 _U3_S_ROLP_PU1
RS_U3_S_ROLP_PU1         1 2 1G
.MODEL         _U3_S_ROLP_PU1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU1
*$
.subckt FAULTS_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S4
*$
.subckt FAULTS_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S3
*$
.subckt FAULTS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S6
*$
.subckt MOS_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S1
*$
.subckt DTIME_LS_U2_UDTH4_S1 1 2 3 4  
S_U2_UDTH4_S1         3 4 1 2 _U2_UDTH4_S1
RS_U2_UDTH4_S1         1 2 1G
.MODEL         _U2_UDTH4_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS_U2_UDTH4_S1
*$
.subckt DTIME_HS_U2_UDTH7_S1 1 2 3 4  
S_U2_UDTH7_S1         3 4 1 2 _U2_UDTH7_S1
RS_U2_UDTH7_S1         1 2 1G
.MODEL         _U2_UDTH7_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS_U2_UDTH7_S1
*$
.subckt PROP_HS1_OFF_U2_UTP1_S1 1 2 3 4  
S_U2_UTP1_S1         3 4 1 2 _U2_UTP1_S1
RS_U2_UTP1_S1         1 2 1G
.MODEL         _U2_UTP1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_OFF_U2_UTP1_S1
*$
.subckt MOS_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends MOS_U2_H1
*$
.subckt PROP_LS1_OFF_U2_UTP2_S1 1 2 3 4  
S_U2_UTP2_S1         3 4 1 2 _U2_UTP2_S1
RS_U2_UTP2_S1         1 2 1G
.MODEL         _U2_UTP2_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_OFF_U2_UTP2_S1
*$
.subckt MOS_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S3
*$
.subckt D_DJ 1 2
d1 1 2 dd
.model dd d (IS=1E-15 N=0.01 tt=10p)
.ends D_DJ 
*$
.subckt D_DH 1 2
d1 1 2 dd
.model dd d (IS=1e-015 N=0.01 tt=10p)
.ends D_DH 
*$
.SUBCKT ONE_SHOT IN OUT PARAMS: T=100
S_S1 MEAS 0 RESET2 0 S1
E_ABM1 CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0) }
R_R2 RESET2 RESET 0.1
E_ABM3 OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0) }
R_R1 MEAS CH 1
C_C2 0 RESET2 {T*1.4427}
C_C1 0 MEAS {T*1.4427}
E_ABM2 RESET 0 VALUE { IF(V(CH)<0.5,1,0) }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D5
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D5
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D5 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 100K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT SRLATCH_RHP S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
R_R6   N15991368 0  1G  
R_R3   N15991362 N15991368  1  
E_ABM4   QB 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VSS},{VDD}) }
E_ABM5   N15991362 0 VALUE { IF( V(R)> {VTHRESH}, {VSS},
+ IF(V(S)> {VTHRESH},{VDD}, V(Q))) }
E_ABM3  Q 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VDD}, {VSS}) }
C_C3    N15991368 0  1n 
.ENDS SRLATCH_RHP
*$
.SUBCKT SRLATCH_SHP S R Q QB PARAMS: VDD=1 VSS=0 VTH=0.5 
R_R6   N15991368 0  1G  
R_R3   N15991362 N15991368  1  
E_ABM4   QB 0 VALUE { IF(V(N15991368) > {VTH}, {VSS},{VDD}) }
E_ABM5   N15991362 0 VALUE { IF( V(S)> {VTH}, {VDD},
+ IF(V(R)> {VTH},{VSS}, V(Q))) }
E_ABM3  Q 0 VALUE { IF(V(N15991368) > {VTH}, {VDD}, {VSS}) }
C_C3    N15991368 0  1n 
.ENDS SRLATCH_SHP
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT DFFR_RHP D CLK R S Q QB
+ PARAMS: VDD=1 VSS=0 VTH=0.5
R_R1         N12121580 MAST  1 
E_ABM3         Q 0 VALUE { IF(V(SLAV) > {VTH}, {VDD}, {VSS})  }
R_R2         N12121598 SLAV  1 
R_R5         MAST 0  1G  
C_C2         SLAV 0  1n   
E_ABM2         N12121586 0 VALUE {IF(V(CLK) > {VTH}, {VSS}, {VDD}) }
R_R4         R 0  1E9  
E_ABM1         N12121580 0 VALUE { IF( V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(CLK) > {VTH}, V(MAST), V(D))))    }
E_ABM5         N12121598 0 VALUE { IF(V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(N12121586) > {VTH}, V(SLAV), V(MAST)))) }
R_R6         SLAV 0  1G  
E_ABM4         QB 0 VALUE { IF(V(SLAV) > {VTH}, {VSS}, {VDD})  }
R_R3         S 0  1E9  
C_C1         MAST 0  1n IC=0  
.ENDS DFFR_RHP
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT DMG4800LSD  D G S
M1   1  G  3  3  NMOS L=0.345u W=290m M=1
RD   D  1  0.1m
RS   S  3  0.1m
CGS  G  3  10p 
CGD  G  1  40p 
DSD  3 D  DSUB
.MODEL NMOS NMOS (LEVEL=1 U0=400 VMAX=40k VTO=1.62 TOX=60n)
.MODEL DSUB D (IS=70n N=2 RS=1m BV=40 CJO=4p VJ=0.950 M=0.920)
.ENDS DMG4800LSD
*$
.SUBCKT VCR 1 2 3 4 PARAMS: RREF=1
RIN 3 4 1G
R_REF 5 0 {RREF}
FCOPY 0 5 VSNS 1
EOUT 1 6 POLY(2) 3 4 5 0 0 0 0 0 1
VSNS 6 2 0
.ENDS VCR
*$