--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 19 10:33:36 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets lcd_sender_payload_15__N_2[6]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk133]
            218 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_311_312__i1  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_313__i0  (to clk133 +)

   Delay:                   6.111ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.111ns data_path count_311_312__i1 to tmp_313__i0 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.630ns

 Path Details: count_311_312__i1 to tmp_313__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_311_312__i1 (from clk133)
Route         2   e 1.002                                  count[1]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         8   e 1.287                                  clk133_enable_8
LUT4        ---     0.448              B to Z              i1_4_lut
Route         8   e 1.287                                  clk133_enable_9
                  --------
                    6.111  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_311_312__i1  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_313__i1  (to clk133 +)

   Delay:                   6.111ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.111ns data_path count_311_312__i1 to tmp_313__i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.630ns

 Path Details: count_311_312__i1 to tmp_313__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_311_312__i1 (from clk133)
Route         2   e 1.002                                  count[1]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         8   e 1.287                                  clk133_enable_8
LUT4        ---     0.448              B to Z              i1_4_lut
Route         8   e 1.287                                  clk133_enable_9
                  --------
                    6.111  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.630ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_311_312__i1  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_313__i2  (to clk133 +)

   Delay:                   6.111ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.111ns data_path count_311_312__i1 to tmp_313__i2 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 993.630ns

 Path Details: count_311_312__i1 to tmp_313__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_311_312__i1 (from clk133)
Route         2   e 1.002                                  count[1]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i2_4_lut
Route         8   e 1.287                                  clk133_enable_8
LUT4        ---     0.448              B to Z              i1_4_lut
Route         8   e 1.287                                  clk133_enable_9
                  --------
                    6.111  (28.6% logic, 71.4% route), 4 logic levels.

Report: 6.370 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
lcd_sender_payload_15__N_2[6]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |  1000.000 ns|     6.370 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  218 paths, 43 nets, and 124 connections (42.5% coverage)


Peak memory: 76963840 bytes, TRCE: 1609728 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
