// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="heartBeat,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=178,HLS_SYN_LUT=145}" *)

module heartBeat (
        ap_clk,
        ap_rst_n,
        eth_address_V,
        stream_out_TDATA,
        stream_out_TVALID,
        stream_out_TREADY,
        stream_out_TLAST,
        stream_out_TKEEP
);

parameter    ap_ST_fsm_state1 = 5'b1;
parameter    ap_ST_fsm_state2 = 5'b10;
parameter    ap_ST_fsm_state3 = 5'b100;
parameter    ap_ST_fsm_state4 = 5'b1000;
parameter    ap_ST_fsm_state5 = 5'b10000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv48_FFFFFFFFFFFF = 48'b111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_74000000 = 32'b1110100000000000000000000000000;

input   ap_clk;
input   ap_rst_n;
input  [47:0] eth_address_V;
output  [63:0] stream_out_TDATA;
output   stream_out_TVALID;
input   stream_out_TREADY;
output  [0:0] stream_out_TLAST;
output  [7:0] stream_out_TKEEP;

reg    ap_rst_n_inv;
reg   [63:0] stream_out_V_data_V_1_data_in;
reg   [63:0] stream_out_V_data_V_1_data_out;
reg    stream_out_V_data_V_1_vld_in;
wire    stream_out_V_data_V_1_vld_out;
wire    stream_out_V_data_V_1_ack_in;
wire    stream_out_V_data_V_1_ack_out;
reg   [63:0] stream_out_V_data_V_1_payload_A;
reg   [63:0] stream_out_V_data_V_1_payload_B;
reg    stream_out_V_data_V_1_sel_rd;
reg    stream_out_V_data_V_1_sel_wr;
wire    stream_out_V_data_V_1_sel;
wire    stream_out_V_data_V_1_load_A;
wire    stream_out_V_data_V_1_load_B;
reg   [1:0] stream_out_V_data_V_1_state;
wire    stream_out_V_data_V_1_state_cmp_full;
reg   [0:0] stream_out_V_last_V_1_data_in;
reg   [0:0] stream_out_V_last_V_1_data_out;
reg    stream_out_V_last_V_1_vld_in;
wire    stream_out_V_last_V_1_vld_out;
wire    stream_out_V_last_V_1_ack_in;
wire    stream_out_V_last_V_1_ack_out;
reg   [0:0] stream_out_V_last_V_1_payload_A;
reg   [0:0] stream_out_V_last_V_1_payload_B;
reg    stream_out_V_last_V_1_sel_rd;
reg    stream_out_V_last_V_1_sel_wr;
wire    stream_out_V_last_V_1_sel;
wire    stream_out_V_last_V_1_load_A;
wire    stream_out_V_last_V_1_load_B;
reg   [1:0] stream_out_V_last_V_1_state;
wire    stream_out_V_last_V_1_state_cmp_full;
wire   [7:0] stream_out_V_keep_V_1_data_out;
reg    stream_out_V_keep_V_1_vld_in;
wire    stream_out_V_keep_V_1_vld_out;
wire    stream_out_V_keep_V_1_ack_in;
wire    stream_out_V_keep_V_1_ack_out;
reg    stream_out_V_keep_V_1_sel_rd;
wire    stream_out_V_keep_V_1_sel;
reg   [1:0] stream_out_V_keep_V_1_state;
reg    stream_out_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] ap_CS_fsm_state3;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] ap_CS_fsm_state5;
wire   [63:0] tmp_data_V_fu_92_p3;
wire   [31:0] temp_V_fu_101_p1;
reg   [31:0] temp_V_reg_118;
wire   [63:0] p_Result_s_fu_105_p3;
reg    ap_condition_270;
wire   [15:0] tmp_fu_82_p4;
reg   [4:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 stream_out_V_data_V_1_sel_rd = 1'b0;
#0 stream_out_V_data_V_1_sel_wr = 1'b0;
#0 stream_out_V_data_V_1_state = 2'b00;
#0 stream_out_V_last_V_1_sel_rd = 1'b0;
#0 stream_out_V_last_V_1_sel_wr = 1'b0;
#0 stream_out_V_last_V_1_state = 2'b00;
#0 stream_out_V_keep_V_1_sel_rd = 1'b0;
#0 stream_out_V_keep_V_1_state = 2'b00;
#0 ap_CS_fsm = 5'b1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == stream_out_V_data_V_1_ack_out) & (1'b1 == stream_out_V_data_V_1_vld_out))) begin
            stream_out_V_data_V_1_sel_rd <= ~stream_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == stream_out_V_data_V_1_vld_in) & (1'b1 == stream_out_V_data_V_1_ack_in))) begin
            stream_out_V_data_V_1_sel_wr <= ~stream_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == stream_out_V_data_V_1_vld_in) & (1'b1 == stream_out_V_data_V_1_ack_out) & (stream_out_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == stream_out_V_data_V_1_vld_in) & (stream_out_V_data_V_1_state == ap_const_lv2_2)))) begin
            stream_out_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == stream_out_V_data_V_1_vld_in) & (1'b0 == stream_out_V_data_V_1_ack_out) & (stream_out_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == stream_out_V_data_V_1_ack_out) & (stream_out_V_data_V_1_state == ap_const_lv2_1)))) begin
            stream_out_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == stream_out_V_data_V_1_vld_in) & (stream_out_V_data_V_1_state == ap_const_lv2_2)) | ((1'b1 == stream_out_V_data_V_1_ack_out) & (stream_out_V_data_V_1_state == ap_const_lv2_1)) | ((stream_out_V_data_V_1_state == ap_const_lv2_3) & ~((1'b1 == stream_out_V_data_V_1_vld_in) & (1'b0 == stream_out_V_data_V_1_ack_out)) & ~((1'b0 == stream_out_V_data_V_1_vld_in) & (1'b1 == stream_out_V_data_V_1_ack_out))))) begin
            stream_out_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            stream_out_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == stream_out_V_keep_V_1_ack_out) & (1'b1 == stream_out_V_keep_V_1_vld_out))) begin
            stream_out_V_keep_V_1_sel_rd <= ~stream_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == stream_out_V_keep_V_1_vld_in) & (1'b1 == stream_out_V_keep_V_1_ack_out) & (ap_const_lv2_3 == stream_out_V_keep_V_1_state)) | ((1'b0 == stream_out_V_keep_V_1_vld_in) & (ap_const_lv2_2 == stream_out_V_keep_V_1_state)))) begin
            stream_out_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == stream_out_V_keep_V_1_vld_in) & (1'b0 == stream_out_V_keep_V_1_ack_out) & (ap_const_lv2_3 == stream_out_V_keep_V_1_state)) | ((1'b0 == stream_out_V_keep_V_1_ack_out) & (ap_const_lv2_1 == stream_out_V_keep_V_1_state)))) begin
            stream_out_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == stream_out_V_keep_V_1_vld_in) & (ap_const_lv2_2 == stream_out_V_keep_V_1_state)) | ((1'b1 == stream_out_V_keep_V_1_ack_out) & (ap_const_lv2_1 == stream_out_V_keep_V_1_state)) | ((ap_const_lv2_3 == stream_out_V_keep_V_1_state) & ~((1'b1 == stream_out_V_keep_V_1_vld_in) & (1'b0 == stream_out_V_keep_V_1_ack_out)) & ~((1'b0 == stream_out_V_keep_V_1_vld_in) & (1'b1 == stream_out_V_keep_V_1_ack_out))))) begin
            stream_out_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            stream_out_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == stream_out_V_last_V_1_ack_out) & (1'b1 == stream_out_V_last_V_1_vld_out))) begin
            stream_out_V_last_V_1_sel_rd <= ~stream_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == stream_out_V_last_V_1_vld_in) & (1'b1 == stream_out_V_last_V_1_ack_in))) begin
            stream_out_V_last_V_1_sel_wr <= ~stream_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        stream_out_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == stream_out_V_last_V_1_vld_in) & (1'b1 == stream_out_V_last_V_1_ack_out) & (ap_const_lv2_3 == stream_out_V_last_V_1_state)) | ((1'b0 == stream_out_V_last_V_1_vld_in) & (ap_const_lv2_2 == stream_out_V_last_V_1_state)))) begin
            stream_out_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == stream_out_V_last_V_1_vld_in) & (1'b0 == stream_out_V_last_V_1_ack_out) & (ap_const_lv2_3 == stream_out_V_last_V_1_state)) | ((1'b0 == stream_out_V_last_V_1_ack_out) & (ap_const_lv2_1 == stream_out_V_last_V_1_state)))) begin
            stream_out_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == stream_out_V_last_V_1_vld_in) & (ap_const_lv2_2 == stream_out_V_last_V_1_state)) | ((1'b1 == stream_out_V_last_V_1_ack_out) & (ap_const_lv2_1 == stream_out_V_last_V_1_state)) | ((ap_const_lv2_3 == stream_out_V_last_V_1_state) & ~((1'b1 == stream_out_V_last_V_1_vld_in) & (1'b0 == stream_out_V_last_V_1_ack_out)) & ~((1'b0 == stream_out_V_last_V_1_vld_in) & (1'b1 == stream_out_V_last_V_1_ack_out))))) begin
            stream_out_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            stream_out_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == stream_out_V_data_V_1_load_A)) begin
        stream_out_V_data_V_1_payload_A <= stream_out_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == stream_out_V_data_V_1_load_B)) begin
        stream_out_V_data_V_1_payload_B <= stream_out_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == stream_out_V_last_V_1_load_A)) begin
        stream_out_V_last_V_1_payload_A <= stream_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == stream_out_V_last_V_1_load_B)) begin
        stream_out_V_last_V_1_payload_B <= stream_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~(1'b0 == stream_out_V_data_V_1_ack_in))) begin
        temp_V_reg_118 <= temp_V_fu_101_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        stream_out_TDATA_blk_n = stream_out_V_data_V_1_state[1'b1];
    end else begin
        stream_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        stream_out_V_data_V_1_data_in = ap_const_lv64_FFFFFFFFFFFFFFFF;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_out_V_data_V_1_data_in = p_Result_s_fu_105_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        stream_out_V_data_V_1_data_in = tmp_data_V_fu_92_p3;
    end else begin
        stream_out_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == stream_out_V_data_V_1_sel)) begin
        stream_out_V_data_V_1_data_out = stream_out_V_data_V_1_payload_B;
    end else begin
        stream_out_V_data_V_1_data_out = stream_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == stream_out_V_data_V_1_ack_in)))) begin
        stream_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        stream_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == stream_out_V_data_V_1_ack_in)))) begin
        stream_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        stream_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        stream_out_V_last_V_1_data_in = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        stream_out_V_last_V_1_data_in = 1'b0;
    end else begin
        stream_out_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == stream_out_V_last_V_1_sel)) begin
        stream_out_V_last_V_1_data_out = stream_out_V_last_V_1_payload_B;
    end else begin
        stream_out_V_last_V_1_data_out = stream_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == stream_out_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state4) & ~(1'b0 == stream_out_V_data_V_1_ack_in)))) begin
        stream_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        stream_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(1'b0 == stream_out_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == stream_out_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == stream_out_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (~(1'b0 == stream_out_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (~((1'b0 == stream_out_V_data_V_1_ack_in) | (ap_condition_270 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

always @ (*) begin
    ap_condition_270 = ((stream_out_V_data_V_1_ack_in == 1'b0) | (stream_out_V_last_V_1_ack_in == 1'b0) | (stream_out_V_keep_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign p_Result_s_fu_105_p3 = {{temp_V_reg_118}, {ap_const_lv32_74000000}};

assign stream_out_TDATA = stream_out_V_data_V_1_data_out;

assign stream_out_TKEEP = stream_out_V_keep_V_1_data_out;

assign stream_out_TLAST = stream_out_V_last_V_1_data_out;

assign stream_out_TVALID = stream_out_V_keep_V_1_state[1'b0];

assign stream_out_V_data_V_1_ack_in = stream_out_V_data_V_1_state[1'b1];

assign stream_out_V_data_V_1_ack_out = stream_out_TREADY;

assign stream_out_V_data_V_1_load_A = (stream_out_V_data_V_1_state_cmp_full & ~stream_out_V_data_V_1_sel_wr);

assign stream_out_V_data_V_1_load_B = (stream_out_V_data_V_1_sel_wr & stream_out_V_data_V_1_state_cmp_full);

assign stream_out_V_data_V_1_sel = stream_out_V_data_V_1_sel_rd;

assign stream_out_V_data_V_1_state_cmp_full = ((stream_out_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign stream_out_V_data_V_1_vld_out = stream_out_V_data_V_1_state[1'b0];

assign stream_out_V_keep_V_1_ack_in = stream_out_V_keep_V_1_state[1'b1];

assign stream_out_V_keep_V_1_ack_out = stream_out_TREADY;

assign stream_out_V_keep_V_1_data_out = ap_const_lv8_FF;

assign stream_out_V_keep_V_1_sel = stream_out_V_keep_V_1_sel_rd;

assign stream_out_V_keep_V_1_vld_out = stream_out_V_keep_V_1_state[1'b0];

assign stream_out_V_last_V_1_ack_in = stream_out_V_last_V_1_state[1'b1];

assign stream_out_V_last_V_1_ack_out = stream_out_TREADY;

assign stream_out_V_last_V_1_load_A = (stream_out_V_last_V_1_state_cmp_full & ~stream_out_V_last_V_1_sel_wr);

assign stream_out_V_last_V_1_load_B = (stream_out_V_last_V_1_sel_wr & stream_out_V_last_V_1_state_cmp_full);

assign stream_out_V_last_V_1_sel = stream_out_V_last_V_1_sel_rd;

assign stream_out_V_last_V_1_state_cmp_full = ((stream_out_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign stream_out_V_last_V_1_vld_out = stream_out_V_last_V_1_state[1'b0];

assign temp_V_fu_101_p1 = eth_address_V[31:0];

assign tmp_data_V_fu_92_p3 = {{ap_const_lv48_FFFFFFFFFFFF}, {tmp_fu_82_p4}};

assign tmp_fu_82_p4 = {{eth_address_V[ap_const_lv32_2F : ap_const_lv32_20]}};

endmodule //heartBeat
