git clone --depth 1 --no-tags https://github.com/matnrocha/CPU-Verilog-AsmMips-InfraHard.git f:/verilog_sva_gh_scraper/data/full_repos/756863147
git clone --depth 1 --no-tags https://github.com/manask-02/CIS5710_Manas.git f:/verilog_sva_gh_scraper/data/full_repos/749264245
git clone --depth 1 --no-tags https://github.com/gunavant-s/CLA_64.git f:/verilog_sva_gh_scraper/data/full_repos/748602488
git clone --depth 1 --no-tags https://github.com/dacuevas01/disenio_de_microprocesadores.git f:/verilog_sva_gh_scraper/data/full_repos/756098481
git clone --depth 1 --no-tags https://github.com/HiddenRoom/Research.git f:/verilog_sva_gh_scraper/data/full_repos/756661224
git clone --depth 1 --no-tags https://github.com/AB152/ECE_411_MPs.git f:/verilog_sva_gh_scraper/data/full_repos/753473380
git clone --depth 1 --no-tags https://github.com/anotherAsad/AdvancedComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/756608179
git clone --depth 1 --no-tags https://github.com/ewesterhoff/zynq-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/750574028
git clone --depth 1 --no-tags https://github.com/bhan0234/myproapro.git f:/verilog_sva_gh_scraper/data/full_repos/755037613
git clone --depth 1 --no-tags https://github.com/apinise/ECE5724.git f:/verilog_sva_gh_scraper/data/full_repos/751105458
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/MBIST-256x4b.git f:/verilog_sva_gh_scraper/data/full_repos/751374521
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/BCD_7SEGMENT.git f:/verilog_sva_gh_scraper/data/full_repos/750266228
git clone --depth 1 --no-tags https://github.com/dh1501/MMU_m.git f:/verilog_sva_gh_scraper/data/full_repos/751858813
git clone --depth 1 --no-tags https://github.com/VishnuPrakashBharadwaj/adld_aat.git f:/verilog_sva_gh_scraper/data/full_repos/752162891
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Lodable_4bit_up_counter.git f:/verilog_sva_gh_scraper/data/full_repos/752506574
git clone --depth 1 --no-tags https://github.com/aledolme/sha.git f:/verilog_sva_gh_scraper/data/full_repos/753045689
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/UART.git f:/verilog_sva_gh_scraper/data/full_repos/753202211
git clone --depth 1 --no-tags https://github.com/walekarkaran/FPGA-Based-Polynomial-Evaluator-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/753015847
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/753208535
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/LFSR_liner-feedback-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/753206514
git clone --depth 1 --no-tags https://github.com/Jimin-EE/DesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/752729223
git clone --depth 1 --no-tags https://github.com/VA3SFA/dds-test-0.git f:/verilog_sva_gh_scraper/data/full_repos/752891194
git clone --depth 1 --no-tags https://github.com/minhsun-c/Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/752904523
git clone --depth 1 --no-tags https://github.com/Ali0281/DSD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/752756791
git clone --depth 1 --no-tags https://github.com/hvppycoding/OpenROAD-flow-flat.git f:/verilog_sva_gh_scraper/data/full_repos/752747812
git clone --depth 1 --no-tags https://github.com/txsbms/ts-serial-sram.git f:/verilog_sva_gh_scraper/data/full_repos/753388470
git clone --depth 1 --no-tags https://github.com/aryanA101a/4-bit-Synchronous-Up-Down-Load-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/748747675
git clone --depth 1 --no-tags https://github.com/HasanQreli/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/753804463
git clone --depth 1 --no-tags https://github.com/mohos455/Single-Cycle-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/754396748
git clone --depth 1 --no-tags https://github.com/obvolent/ece-project.git f:/verilog_sva_gh_scraper/data/full_repos/754249739
git clone --depth 1 --no-tags https://github.com/Efinix-Inc/sapphire-donut-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754421455
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/4X1_Mux_using_decoder_-_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/754432220
git clone --depth 1 --no-tags https://github.com/Rohan-b02/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/749019109
git clone --depth 1 --no-tags https://github.com/DISGpfdkofsk/projekatt.git f:/verilog_sva_gh_scraper/data/full_repos/755152552
git clone --depth 1 --no-tags https://github.com/naqiraza-512/MIPS_PipeLined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/749978738
git clone --depth 1 --no-tags https://github.com/rs-1045/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/750451951
git clone --depth 1 --no-tags https://github.com/georgejiang2/pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/749137566
git clone --depth 1 --no-tags https://github.com/21521060/FULLY-CONNECTED-LAYER.git f:/verilog_sva_gh_scraper/data/full_repos/749067849
git clone --depth 1 --no-tags https://github.com/DavidRLindley/Example2.git f:/verilog_sva_gh_scraper/data/full_repos/748780169
git clone --depth 1 --no-tags https://github.com/thinhnguyenhuu50/BCD_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/750839152
git clone --depth 1 --no-tags https://github.com/girisushil/CA_L1cache.git f:/verilog_sva_gh_scraper/data/full_repos/750789237
git clone --depth 1 --no-tags https://github.com/Jun-recording/HDLBits_Solution.git f:/verilog_sva_gh_scraper/data/full_repos/752949395
git clone --depth 1 --no-tags https://github.com/ZammY0122/Organizaci-n-de-computadores.git f:/verilog_sva_gh_scraper/data/full_repos/753967879
git clone --depth 1 --no-tags https://github.com/lancemitrex/efabless-tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754841453
git clone --depth 1 --no-tags https://github.com/melferranti/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/756618100
git clone --depth 1 --no-tags https://github.com/virolivs/cpu-hardware-infraestructure.git f:/verilog_sva_gh_scraper/data/full_repos/756065298
git clone --depth 1 --no-tags https://github.com/Hcules/Clg-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/756823531
git clone --depth 1 --no-tags https://github.com/TheFox-cmd/554.git f:/verilog_sva_gh_scraper/data/full_repos/751593316
git clone --depth 1 --no-tags https://github.com/Emptory/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/756323811
git clone --depth 1 --no-tags https://github.com/bustedwing1/iverilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/749181300
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/src.eco32_core.git f:/verilog_sva_gh_scraper/data/full_repos/757057113
git clone --depth 1 --no-tags https://github.com/dyanik9/jku-tt06-soundgen.git f:/verilog_sva_gh_scraper/data/full_repos/756299306
git clone --depth 1 --no-tags https://github.com/parvathy10/dual-port-memory.git f:/verilog_sva_gh_scraper/data/full_repos/754145027
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/LIFO-and-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/754104326
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/763491215
git clone --depth 1 --no-tags https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul.git f:/verilog_sva_gh_scraper/data/full_repos/767612356
git clone --depth 1 --no-tags https://github.com/mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/765434391
git clone --depth 1 --no-tags https://github.com/Cisco-Talos/badgerboard.git f:/verilog_sva_gh_scraper/data/full_repos/764306201
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer.git f:/verilog_sva_gh_scraper/data/full_repos/767610944
git clone --depth 1 --no-tags https://github.com/fluctlight001/Generic-Cache-Module.git f:/verilog_sva_gh_scraper/data/full_repos/765078732
git clone --depth 1 --no-tags https://github.com/SahilPrabhu/riscv-vsd.git f:/verilog_sva_gh_scraper/data/full_repos/758868046
git clone --depth 1 --no-tags https://github.com/mikeakohn/micro68k.git f:/verilog_sva_gh_scraper/data/full_repos/764895412
git clone --depth 1 --no-tags https://github.com/adwait/asplos24-micro-update-lifting.git f:/verilog_sva_gh_scraper/data/full_repos/766763227
git clone --depth 1 --no-tags https://github.com/mvgprasanth/Systolic-Array-Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/760664665
git clone --depth 1 --no-tags https://github.com/YooLc/FPGA-STG.git f:/verilog_sva_gh_scraper/data/full_repos/760280735
git clone --depth 1 --no-tags https://github.com/MusabMasalmah/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/766640529
git clone --depth 1 --no-tags https://github.com/H-Hyunmin/ISEE_Course_Materials.git f:/verilog_sva_gh_scraper/data/full_repos/761853087
git clone --depth 1 --no-tags https://github.com/LSC-Unicamp/riscv-isa-ci-controller.git f:/verilog_sva_gh_scraper/data/full_repos/759205760
git clone --depth 1 --no-tags https://github.com/mubashar2126/Verilog-by-Learn-with-Mubashar.git f:/verilog_sva_gh_scraper/data/full_repos/758643219
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__samplehold.git f:/verilog_sva_gh_scraper/data/full_repos/765776635
git clone --depth 1 --no-tags https://github.com/mpcmu/Fabric-to-Silicon.git f:/verilog_sva_gh_scraper/data/full_repos/766375812
git clone --depth 1 --no-tags https://github.com/jjL357/SYSU_Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/766001119
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Depth-wise-separable-convolution-and-RLC-Encoding.git f:/verilog_sva_gh_scraper/data/full_repos/766570264
git clone --depth 1 --no-tags https://github.com/danielespo/Solving-SAT-in-FPGA-UCSB.git f:/verilog_sva_gh_scraper/data/full_repos/763732840
git clone --depth 1 --no-tags https://github.com/open-photonics/lightning.git f:/verilog_sva_gh_scraper/data/full_repos/767169008
git clone --depth 1 --no-tags https://github.com/bogibso15/efabless-tt-fpga-dl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763744593
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/Z80BD.git f:/verilog_sva_gh_scraper/data/full_repos/760690937
git clone --depth 1 --no-tags https://github.com/AlejoHenao8/G2-E2_Digital-I.git f:/verilog_sva_gh_scraper/data/full_repos/759904871
git clone --depth 1 --no-tags https://github.com/supojui/NYCU-ICLAB-2023-FALL.git f:/verilog_sva_gh_scraper/data/full_repos/759681472
git clone --depth 1 --no-tags https://github.com/bogibso15/efabless-tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763744873
git clone --depth 1 --no-tags https://github.com/TwingleMora/Design-Starter.git f:/verilog_sva_gh_scraper/data/full_repos/767717158
git clone --depth 1 --no-tags https://github.com/Paschalis/Computer-Organization-Verilog-GTKWave.git f:/verilog_sva_gh_scraper/data/full_repos/764585033
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2023-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git f:/verilog_sva_gh_scraper/data/full_repos/761049579
git clone --depth 1 --no-tags https://github.com/wushaoyi/FPGA_ov5640_test.git f:/verilog_sva_gh_scraper/data/full_repos/767380346
git clone --depth 1 --no-tags https://github.com/mangelajo/orangecrab-usb.git f:/verilog_sva_gh_scraper/data/full_repos/762002471
git clone --depth 1 --no-tags https://github.com/Vikkdsun/AURORA.git f:/verilog_sva_gh_scraper/data/full_repos/765509151
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/openlane-verification.git f:/verilog_sva_gh_scraper/data/full_repos/762374622
git clone --depth 1 --no-tags https://github.com/Liusuthu/Five-Pipeline-Stage-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/764975173
git clone --depth 1 --no-tags https://github.com/abdelazeem201/SoC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/765066376
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__instramp.git f:/verilog_sva_gh_scraper/data/full_repos/764717309
git clone --depth 1 --no-tags https://github.com/lyw19b/SkyboxGPU.git f:/verilog_sva_gh_scraper/data/full_repos/765150977
git clone --depth 1 --no-tags https://github.com/Vermaaaaaa/FPGA-Starter.git f:/verilog_sva_gh_scraper/data/full_repos/761927238
git clone --depth 1 --no-tags https://github.com/quyenpro123/i2c_master_slave.git f:/verilog_sva_gh_scraper/data/full_repos/758400391
git clone --depth 1 --no-tags https://github.com/AhmedNader24/MIPS-Pipelined-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/766665733
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/rv32i_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/761768865
git clone --depth 1 --no-tags https://github.com/PavanCGowda/vsd_workshop.git f:/verilog_sva_gh_scraper/data/full_repos/759395682
git clone --depth 1 --no-tags https://github.com/Hrancheng/CI_Server.git f:/verilog_sva_gh_scraper/data/full_repos/763419631
git clone --depth 1 --no-tags https://github.com/CompileMyLife/ClosedLoopPID-MicroBlazeAXI-FreeRTOS.git f:/verilog_sva_gh_scraper/data/full_repos/760215434
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/761431515
git clone --depth 1 --no-tags https://github.com/mattvenn/tt06-analog-r2r-dac.git f:/verilog_sva_gh_scraper/data/full_repos/758000681
