\subsection{ddr2\+\_\+example\+\_\+driver Entity Reference}
\label{classddr2__example__driver}\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}


Collaboration diagram for ddr2\+\_\+example\+\_\+driver\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{d9/d90/classddr2__example__driver__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf europa} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera} 
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+ready}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+bank\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+be}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+burstbegin}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+col\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+cs\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+read\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+row\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+write\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+per\+\_\+byte}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pnf\+\_\+persist}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+driver}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E = 14130;\+M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E = 14110 \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 29} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!altera@{altera}}
\index{altera@{altera}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{altera}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__driver_a6225a53bc3f8773294fcf63b77915332}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__example__driver_a36fc3c10f200741713c881262c40eedc}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+example\+\_\+driver}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E = 14130;\+M\+E\+S\+S\+A\+G\+E\+\_\+\+D\+I\+S\+A\+B\+L\+E = 14110 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__example__driver_acabc7699d9fe4b6044bd4051f66274f0}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}}
\index{altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{altera\+\_\+europa\+\_\+support\+\_\+lib}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__driver_a44a4f9dd5bb8c6900279ff4b4fd71103}


Definition at line {\bf 19} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__driver_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__driver_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a6231b307b7958b6060563aa2a93d345a}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__driver_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 24} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+bank\+\_\+addr@{local\+\_\+bank\+\_\+addr}}
\index{local\+\_\+bank\+\_\+addr@{local\+\_\+bank\+\_\+addr}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+bank\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+bank\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a84ec533716d21360eafa59363bc58ab3}


Definition at line {\bf 39} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+be@{local\+\_\+be}}
\index{local\+\_\+be@{local\+\_\+be}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+be} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_aa6791119646d1ec75270c4c9947b7e97}


Definition at line {\bf 40} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+burstbegin@{local\+\_\+burstbegin}}
\index{local\+\_\+burstbegin@{local\+\_\+burstbegin}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+burstbegin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+burstbegin} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_adbc66e9dc4a067b86ab15b04d3396c77}


Definition at line {\bf 41} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+col\+\_\+addr@{local\+\_\+col\+\_\+addr}}
\index{local\+\_\+col\+\_\+addr@{local\+\_\+col\+\_\+addr}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+col\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+col\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a36f177b4b772a6665be4263a1d36e9ee}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+cs\+\_\+addr@{local\+\_\+cs\+\_\+addr}}
\index{local\+\_\+cs\+\_\+addr@{local\+\_\+cs\+\_\+addr}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+cs\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+cs\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a95b142e83248abf50990d3de6a6fc68b}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+rdata@{local\+\_\+rdata}}
\index{local\+\_\+rdata@{local\+\_\+rdata}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a1e7f06b74d6b6e015cb762a6d51cd49c}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}}
\index{local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a26c0492075b0011d1b69f1f0ac3c7180}


Definition at line {\bf 34} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}}
\index{local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+read\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_addbac4a975137acadf2b6a982c2a021e}


Definition at line {\bf 44} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+ready@{local\+\_\+ready}}
\index{local\+\_\+ready@{local\+\_\+ready}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+ready} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_ac78762e35a4c0ab1520809419402ca26}


Definition at line {\bf 35} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+row\+\_\+addr@{local\+\_\+row\+\_\+addr}}
\index{local\+\_\+row\+\_\+addr@{local\+\_\+row\+\_\+addr}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+row\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+row\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a24f9b85757a2a0bada33df2d24c8a94b}


Definition at line {\bf 45} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+size@{local\+\_\+size}}
\index{local\+\_\+size@{local\+\_\+size}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+size} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_aefacfa417753a25585360b3cfe43d10c}


Definition at line {\bf 46} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+wdata@{local\+\_\+wdata}}
\index{local\+\_\+wdata@{local\+\_\+wdata}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_ae478f219a8f50c4bd0a7d56a0312d05e}


Definition at line {\bf 47} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}}
\index{local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{local\+\_\+write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+write\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_abaca781c4e31ab34a99b1b29dbcea4c4}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}}
\index{pnf\+\_\+per\+\_\+byte@{pnf\+\_\+per\+\_\+byte}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{pnf\+\_\+per\+\_\+byte}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+per\+\_\+byte} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_ae9516037e54a409f850c9409abb43ae2}


Definition at line {\bf 49} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!pnf\+\_\+persist@{pnf\+\_\+persist}}
\index{pnf\+\_\+persist@{pnf\+\_\+persist}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{pnf\+\_\+persist}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pnf\+\_\+persist} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_af605a5af9fe81e049d4f46f18761d8f5}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a8881084de0fcf748e41bd0fd1028445e}


Definition at line {\bf 36} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__driver_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 25} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__driver_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__driver_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_aac212ddd4ec9be4961eceb8ef19aaecb}


Definition at line {\bf 51} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.

\index{ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}!test\+\_\+status@{test\+\_\+status}}
\index{test\+\_\+status@{test\+\_\+status}!ddr2\+\_\+example\+\_\+driver@{ddr2\+\_\+example\+\_\+driver}}
\paragraph[{test\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+status} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__example__driver_a65a7437c6740f28b77bc3969eb804463}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+example\+\_\+driver.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+example\+\_\+driver.\+vhd}\end{DoxyCompactItemize}
