/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:30:18 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_RAVE_MISC_L2_INTR_H__
#define BCHP_XPT_RAVE_MISC_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_MISC_L2_INTR - Miscellaneous interrupt
 ***************************************************************************/
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC 0x20a4f040 /* [RO][32] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC  0x20a4f044 /* [WO][32] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC 0x20a4f048 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC 0x20a4f04c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC 0x20a4f050 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC 0x20a4f054 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC 0x20a4f058 /* [RO][32] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC  0x20a4f05c /* [WO][32] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC 0x20a4f060 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC 0x20a4f064 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC 0x20a4f068 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC 0x20a4f06c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS_MISC - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_reserved0_MASK  0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_STATUS_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET_MISC - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_reserved0_MASK     0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_reserved0_SHIFT    8

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_SET_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_SET_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR_MISC - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_reserved0_MASK   0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_reserved0_SHIFT  8

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: CPU_CLEAR_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_CLEAR_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS_MISC - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_STATUS_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET_MISC - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_SET_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_SET_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR_MISC - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: CPU_MASK_CLEAR_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_CLEAR_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS_MISC - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_reserved0_MASK  0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_STATUS_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET_MISC - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_reserved0_MASK     0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_reserved0_SHIFT    8

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_SET_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_SET_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR_MISC - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_reserved0_MASK   0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_reserved0_SHIFT  8

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_MISC_L2_INTR :: PCI_CLEAR_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_CLEAR_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS_MISC - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_STATUS_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET_MISC - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_SET_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_SET_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR_MISC - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_reserved0_MASK 0xffffff00
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_reserved0_SHIFT 8

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC7_INTR [07:07] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC7_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC7_INTR_SHIFT 7
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC7_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC6_INTR [06:06] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC6_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC6_INTR_SHIFT 6
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC6_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC5_INTR [05:05] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC5_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC5_INTR_SHIFT 5
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC5_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC4_INTR [04:04] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC4_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC4_INTR_SHIFT 4
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC4_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC3_INTR [03:03] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC3_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC3_INTR_SHIFT 3
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC3_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC2_INTR [02:02] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC2_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC2_INTR_SHIFT 2
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC2_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC1_INTR [01:01] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC1_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC1_INTR_SHIFT 1
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_MISC_L2_INTR :: PCI_MASK_CLEAR_MISC :: RAVE_MISC0_INTR [00:00] */
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC0_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC0_INTR_SHIFT 0
#define BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_CLEAR_MISC_RAVE_MISC0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_RAVE_MISC_L2_INTR_H__ */

/* End of File */
