.TH "FSMC_NORSRAMInitTypeDef" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
FSMC_NORSRAMInitTypeDef \- FSMC NOR/SRAM Init structure definition\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <stm32f10x_fsmc\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "uint32_t \fBFSMC_Bank\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_DataAddressMux\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_MemoryType\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_MemoryDataWidth\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_BurstAccessMode\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_AsynchronousWait\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WaitSignalPolarity\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WrapMode\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WaitSignalActive\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WriteOperation\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WaitSignal\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_ExtendedMode\fP"
.br
.ti -1c
.RI "uint32_t \fBFSMC_WriteBurst\fP"
.br
.ti -1c
.RI "\fBFSMC_NORSRAMTimingInitTypeDef\fP * \fBFSMC_ReadWriteTimingStruct\fP"
.br
.ti -1c
.RI "\fBFSMC_NORSRAMTimingInitTypeDef\fP * \fBFSMC_WriteTimingStruct\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
FSMC NOR/SRAM Init structure definition\&. 
.PP
Definition at line 92 of file stm32f10x_fsmc\&.h\&.
.SH "Member Data Documentation"
.PP 
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait"
Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories\&. This parameter can be a value of \fBFSMC_AsynchronousWait\fP 
.PP
Definition at line 112 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_Bank"
Specifies the NOR/SRAM memory bank that will be used\&. This parameter can be a value of \fBFSMC_NORSRAM_Bank\fP 
.PP
Definition at line 94 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode"
Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories\&. This parameter can be a value of \fBFSMC_Burst_Access_Mode\fP 
.PP
Definition at line 108 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux"
Specifies whether the address and data values are multiplexed on the databus or not\&. This parameter can be a value of \fBFSMC_Data_Address_Bus_Multiplexing\fP 
.PP
Definition at line 97 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode"
Enables or disables the extended mode\&. This parameter can be a value of \fBFSMC_Extended_Mode\fP 
.PP
Definition at line 136 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth"
Specifies the external memory device width\&. This parameter can be a value of \fBFSMC_Data_Width\fP 
.PP
Definition at line 105 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_MemoryType"
Specifies the type of external memory attached to the corresponding memory bank\&. This parameter can be a value of \fBFSMC_Memory_Type\fP 
.PP
Definition at line 101 of file stm32f10x_fsmc\&.h\&.
.SS "\fBFSMC_NORSRAMTimingInitTypeDef\fP* FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct"
Timing Parameters for write and read access if the ExtendedMode is not used 
.PP
Definition at line 142 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal"
Enables or disables the wait-state insertion via wait signal, valid for Flash memory access in burst mode\&. This parameter can be a value of \fBFSMC_Wait_Signal\fP 
.PP
Definition at line 132 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive"
Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode\&. This parameter can be a value of \fBFSMC_Wait_Timing\fP 
.PP
Definition at line 124 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity"
Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode\&. This parameter can be a value of \fBFSMC_Wait_Signal_Polarity\fP 
.PP
Definition at line 116 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WrapMode"
Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode\&. This parameter can be a value of \fBFSMC_Wrap_Mode\fP 
.PP
Definition at line 120 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst"
Enables or disables the write burst operation\&. This parameter can be a value of \fBFSMC_Write_Burst\fP 
.PP
Definition at line 139 of file stm32f10x_fsmc\&.h\&.
.SS "uint32_t FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation"
Enables or disables the write operation in the selected bank by the FSMC\&. This parameter can be a value of \fBFSMC_Write_Operation\fP 
.PP
Definition at line 129 of file stm32f10x_fsmc\&.h\&.
.SS "\fBFSMC_NORSRAMTimingInitTypeDef\fP* FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct"
Timing Parameters for write access if the ExtendedMode is used 
.PP
Definition at line 144 of file stm32f10x_fsmc\&.h\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
