D:\cern\glib\tries\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\ise_project\glib_gbt_example_design.ngc 1469515117
../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.ngc 1396361199
../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.ngc 1396361199
../../../../../dtc_fe_gbt/dtc_3.0/cicbram.ngc 1462442873
../../../../../dtc_fe_gbt/dtc_3.0/dtc_buff.ngc 1462443063
../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc 1469182667
ipcore_dir/Txbram.ngc 1466831410
../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc 1469172138
ipcore_dir/Rxbram.ngc 1466831627
../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc 1469170741
OK
