#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023a8d4611e0 .scope module, "SYS_TOP" "SYS_TOP" 2 61;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REF_CLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "UART_CLK";
    .port_info 3 /INPUT 1 "UART_RX_IN";
    .port_info 4 /OUTPUT 1 "UART_TX_O";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_0000023a8d3f4150 .param/l "Address_width" 0 2 62, C4<00000000000000000000000000000100>;
P_0000023a8d3f4188 .param/l "Data_width" 0 2 62, C4<00000000000000000000000000001000>;
P_0000023a8d3f41c0 .param/l "Depth" 0 2 62, C4<00000000000000000000000000001000>;
P_0000023a8d3f41f8 .param/l "NUM_STAGES" 0 2 62, C4<00000000000000000000000000000010>;
L_0000023a8d529be0 .functor NOT 1, v0000023a8d56bc20_0, C4<0>, C4<0>, C4<0>;
v0000023a8d5d3c10_0 .net "ALU_EN_internal", 0 0, v0000023a8d4c2a80_0;  1 drivers
v0000023a8d5d4570_0 .net "ALU_FUN_internal", 3 0, v0000023a8d4c2f80_0;  1 drivers
v0000023a8d5d5650_0 .net "ALU_OUT_internal", 7 0, v0000023a8d572630_0;  1 drivers
v0000023a8d5d5470_0 .net "ALU_clk_internal", 0 0, L_0000023a8d528fa0;  1 drivers
v0000023a8d5d4e30_0 .net "Address_internal", 3 0, v0000023a8d4c2b20_0;  1 drivers
v0000023a8d5d50b0_0 .net "CLK_EN_internal", 0 0, v0000023a8d4c1ae0_0;  1 drivers
v0000023a8d5d4610_0 .net "OUT_VALID_internal", 0 0, v0000023a8d571f50_0;  1 drivers
o0000023a8d578c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a8d5d5790_0 .net "REF_CLK", 0 0, o0000023a8d578c58;  0 drivers
v0000023a8d5d4bb0_0 .net "REG0_internal", 7 0, L_0000023a8d5295c0;  1 drivers
v0000023a8d5d55b0_0 .net "REG1_internal", 7 0, L_0000023a8d52a510;  1 drivers
v0000023a8d4c19a0_2 .array/port v0000023a8d4c19a0, 2;
v0000023a8d5d4750_0 .net "REG2_internal", 7 0, v0000023a8d4c19a0_2;  1 drivers
v0000023a8d4c19a0_3 .array/port v0000023a8d4c19a0, 3;
v0000023a8d5d4a70_0 .net "REG3_internal", 7 0, v0000023a8d4c19a0_3;  1 drivers
o0000023a8d57a728 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a8d5d4b10_0 .net "RST_N", 0 0, o0000023a8d57a728;  0 drivers
v0000023a8d5d4c50_0 .net "RX_P_DATA_internal", 7 0, v0000023a8d5c2cb0_0;  1 drivers
v0000023a8d5d4ed0_0 .net "RX_clock_div_ratio_internal", 2 0, v0000023a8d4c2d00_0;  1 drivers
v0000023a8d5d5830_0 .net "RX_d_valid_SYNC_internal", 0 0, v0000023a8d54e020_0;  1 drivers
v0000023a8d5d4cf0_0 .net "RX_data_valid_internal", 0 0, v0000023a8d5c2850_0;  1 drivers
v0000023a8d5d58d0_0 .net "RX_p_data_SYNC_internal", 7 0, v0000023a8d54f240_0;  1 drivers
v0000023a8d5d5970_0 .net "RdData_valid_internal", 0 0, v0000023a8d4c2da0_0;  1 drivers
v0000023a8d5d46b0_0 .net "RdEN_internal", 0 0, v0000023a8d4c21c0_0;  1 drivers
v0000023a8d5d5010_0 .net "Rd_data_internal", 7 0, v0000023a8d4c2620_0;  1 drivers
v0000023a8d5d5330_0 .net "Rdata_internal", 7 0, v0000023a8d56d700_0;  1 drivers
v0000023a8d5d5a10_0 .net "Rempty_internal", 0 0, v0000023a8d56bc20_0;  1 drivers
v0000023a8d5d5290_0 .net "Rinc_internal", 0 0, v0000023a8d4c28a0_0;  1 drivers
v0000023a8d5d47f0_0 .net "SYNC_RST_domain_1", 0 0, v0000023a8d4c33e0_0;  1 drivers
v0000023a8d5d56f0_0 .net "SYNC_RST_domain_2", 0 0, v0000023a8d4c2120_0;  1 drivers
v0000023a8d5d4d90_0 .net "TX_d_valid_internal", 0 0, v0000023a8d5c3430_0;  1 drivers
v0000023a8d5d5bf0_0 .net "TX_p_data_internal", 7 0, v0000023a8d5c2a30_0;  1 drivers
o0000023a8d57a818 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a8d5d5ab0_0 .net "UART_CLK", 0 0, o0000023a8d57a818;  0 drivers
o0000023a8d57af08 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a8d5d4890_0 .net "UART_RX_IN", 0 0, o0000023a8d57af08;  0 drivers
v0000023a8d5d4f70_0 .net "UART_RX_clk_internal", 0 0, L_0000023a8d5d6c80;  1 drivers
v0000023a8d5d5b50_0 .net "UART_TX_O", 0 0, v0000023a8d5d0070_0;  1 drivers
v0000023a8d5d4930_0 .net "UART_TX_clk_internal", 0 0, L_0000023a8d5d65a0;  1 drivers
v0000023a8d5d5150_0 .net "Wfull_internal", 0 0, v0000023a8d56d160_0;  1 drivers
v0000023a8d5d49d0_0 .net "WrData_internal", 7 0, v0000023a8d5c2d50_0;  1 drivers
v0000023a8d5d51f0_0 .net "WrEN_internal", 0 0, v0000023a8d5c2490_0;  1 drivers
L_0000023a8d5d9ea0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d53d0_0 .net/2u *"_ivl_0", 4 0, L_0000023a8d5d9ea0;  1 drivers
v0000023a8d5d5510_0 .net "busy_internal", 0 0, v0000023a8d5d06b0_0;  1 drivers
L_0000023a8d5da050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d7ea0_0 .net "clk_div_en_internal", 0 0, L_0000023a8d5da050;  1 drivers
v0000023a8d5d8080_0 .net "framing_error", 0 0, L_0000023a8d52a190;  1 drivers
v0000023a8d5d8260_0 .net "parity_error", 0 0, L_0000023a8d529400;  1 drivers
L_0000023a8d5d6b40 .concat [ 3 5 0 0], v0000023a8d4c2d00_0, L_0000023a8d5d9ea0;
L_0000023a8d5d7220 .part v0000023a8d4c19a0_2, 2, 6;
L_0000023a8d5d5e20 .part v0000023a8d4c19a0_2, 0, 1;
L_0000023a8d5d8300 .part v0000023a8d4c19a0_2, 1, 1;
L_0000023a8d5d7360 .part v0000023a8d4c19a0_2, 0, 1;
L_0000023a8d5d7680 .part v0000023a8d4c19a0_2, 1, 1;
L_0000023a8d5d8120 .part v0000023a8d4c19a0_2, 2, 6;
S_0000023a8d461370 .scope module, "ALU1" "ALU" 2 275, 3 9 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_0000023a8d3ddb50 .param/l "Input_data_width" 0 3 10, C4<00000000000000000000000000001000>;
P_0000023a8d3ddb88 .param/l "Output_data_width" 0 3 10, C4<00000000000000000000000000001000>;
v0000023a8d52d950_0 .net "A", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d52d130_0 .net "ALU_EN", 0 0, v0000023a8d4c2a80_0;  alias, 1 drivers
v0000023a8d52c690_0 .net "ALU_FUN", 3 0, v0000023a8d4c2f80_0;  alias, 1 drivers
v0000023a8d52c730_0 .net "ALU_OUT", 7 0, v0000023a8d572630_0;  alias, 1 drivers
v0000023a8d52d450_0 .net "Arith_Enable_internal", 0 0, v0000023a8d573850_0;  1 drivers
v0000023a8d52d9f0_0 .net "Arith_Flag_internal", 0 0, v0000023a8d571c30_0;  1 drivers
v0000023a8d52cff0_0 .net/s "Arith_out_internal", 7 0, v0000023a8d5724f0_0;  1 drivers
v0000023a8d52ca50_0 .net "B", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d52c190_0 .net "CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d52c9b0_0 .net "CMP_Enable_internal", 0 0, v0000023a8d572b30_0;  1 drivers
v0000023a8d52c370_0 .net "CMP_Flag_internal", 0 0, v0000023a8d572c70_0;  1 drivers
v0000023a8d52c2d0_0 .net "CMP_out_internal", 7 0, v0000023a8d5721d0_0;  1 drivers
v0000023a8d52cb90_0 .net "Logic_Enable_internal", 0 0, v0000023a8d571cd0_0;  1 drivers
v0000023a8d52cc30_0 .net "Logic_Flag_internal", 0 0, v0000023a8d5735d0_0;  1 drivers
v0000023a8d52ccd0_0 .net "Logic_out_internal", 7 0, v0000023a8d571a50_0;  1 drivers
v0000023a8d52cd70_0 .net "OUT_VALID", 0 0, v0000023a8d571f50_0;  alias, 1 drivers
v0000023a8d52ce10_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d52ceb0_0 .net "Shift_Enable_internal", 0 0, v0000023a8d572ef0_0;  1 drivers
v0000023a8d52d310_0 .net "Shift_Flag_internal", 0 0, v0000023a8d52c870_0;  1 drivers
v0000023a8d54e160_0 .net "Shift_out_internal", 7 0, v0000023a8d52c0f0_0;  1 drivers
L_0000023a8d5d81c0 .part v0000023a8d4c2f80_0, 2, 2;
L_0000023a8d5d7720 .part v0000023a8d4c2f80_0, 0, 2;
L_0000023a8d5d83a0 .part v0000023a8d4c2f80_0, 0, 2;
L_0000023a8d5d8440 .part v0000023a8d4c2f80_0, 0, 2;
L_0000023a8d5d6d20 .part v0000023a8d4c2f80_0, 0, 2;
L_0000023a8d5d5d80 .part v0000023a8d4c2f80_0, 2, 2;
L_0000023a8d5d68c0 .part v0000023a8d4c2f80_0, 2, 2;
S_0000023a8d431a20 .scope module, "ALU_OUT_MUX" "ALU_MUX" 3 108, 4 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_0000023a8d518100 .param/l "Output_data_width" 0 4 2, C4<00000000000000000000000000001000>;
v0000023a8d5723b0_0 .net "In0", 7 0, v0000023a8d5724f0_0;  alias, 1 drivers
v0000023a8d5737b0_0 .net "In1", 7 0, v0000023a8d571a50_0;  alias, 1 drivers
v0000023a8d572090_0 .net "In2", 7 0, v0000023a8d5721d0_0;  alias, 1 drivers
v0000023a8d572bd0_0 .net "In3", 7 0, v0000023a8d52c0f0_0;  alias, 1 drivers
v0000023a8d572630_0 .var "Out", 7 0;
v0000023a8d5728b0_0 .net "Sel", 1 0, L_0000023a8d5d5d80;  1 drivers
E_0000023a8d518140/0 .event anyedge, v0000023a8d5728b0_0, v0000023a8d5723b0_0, v0000023a8d5737b0_0, v0000023a8d572090_0;
E_0000023a8d518140/1 .event anyedge, v0000023a8d572bd0_0;
E_0000023a8d518140 .event/or E_0000023a8d518140/0, E_0000023a8d518140/1;
S_0000023a8d431bb0 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 56, 5 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000023a8d431d40 .param/l "ADD" 1 5 19, C4<00>;
P_0000023a8d431d78 .param/l "DIV" 1 5 22, C4<11>;
P_0000023a8d431db0 .param/l "Input_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_0000023a8d431de8 .param/l "MUL" 1 5 21, C4<10>;
P_0000023a8d431e20 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
P_0000023a8d431e58 .param/l "SUB" 1 5 20, C4<01>;
v0000023a8d572450_0 .net "A", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d572770_0 .net "ALU_FUN", 1 0, L_0000023a8d5d7720;  1 drivers
v0000023a8d5726d0_0 .net "Arith_Enable", 0 0, v0000023a8d573850_0;  alias, 1 drivers
v0000023a8d571c30_0 .var "Arith_Flag", 0 0;
v0000023a8d5724f0_0 .var "Arith_OUT", 7 0;
v0000023a8d572590_0 .net "B", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d571b90_0 .net "CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d572f90_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
E_0000023a8d517fc0/0 .event negedge, v0000023a8d572f90_0;
E_0000023a8d517fc0/1 .event posedge, v0000023a8d571b90_0;
E_0000023a8d517fc0 .event/or E_0000023a8d517fc0/0, E_0000023a8d517fc0/1;
S_0000023a8d44fa80 .scope module, "CMPU1" "CMP_UNIT" 3 82, 6 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000023a8d461500 .param/l "CMPEQ" 1 6 19, C4<01>;
P_0000023a8d461538 .param/l "CMPG" 1 6 20, C4<10>;
P_0000023a8d461570 .param/l "CMPL" 1 6 21, C4<11>;
P_0000023a8d4615a8 .param/l "Input_data_width" 0 6 1, C4<00000000000000000000000000001000>;
P_0000023a8d4615e0 .param/l "NOP" 1 6 18, C4<00>;
P_0000023a8d461618 .param/l "Output_data_width" 0 6 1, C4<00000000000000000000000000001000>;
v0000023a8d573030_0 .net "A", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d573170_0 .net "ALU_FUN", 1 0, L_0000023a8d5d8440;  1 drivers
v0000023a8d572950_0 .net "B", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d5729f0_0 .net "CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d572a90_0 .net "CMP_Enable", 0 0, v0000023a8d572b30_0;  alias, 1 drivers
v0000023a8d572c70_0 .var "CMP_Flag", 0 0;
v0000023a8d5721d0_0 .var "CMP_OUT", 7 0;
v0000023a8d572db0_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
S_0000023a8d44fc10 .scope module, "D1" "Decoder" 3 45, 7 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000023a8d5222f0 .param/l "Arith" 1 7 16, C4<00>;
P_0000023a8d522328 .param/l "CMP" 1 7 18, C4<10>;
P_0000023a8d522360 .param/l "Logic" 1 7 17, C4<01>;
P_0000023a8d522398 .param/l "Shift" 1 7 19, C4<11>;
v0000023a8d573350_0 .net "ALU_EN", 0 0, v0000023a8d4c2a80_0;  alias, 1 drivers
v0000023a8d5730d0_0 .net "ALU_FUN", 1 0, L_0000023a8d5d81c0;  1 drivers
v0000023a8d573850_0 .var "Arith_Enable", 0 0;
v0000023a8d572b30_0 .var "CMP_Enable", 0 0;
v0000023a8d571cd0_0 .var "Logic_Enable", 0 0;
v0000023a8d572ef0_0 .var "Shift_Enable", 0 0;
E_0000023a8d518900 .event anyedge, v0000023a8d573350_0, v0000023a8d5730d0_0;
S_0000023a8d421210 .scope module, "LU1" "LOGIC_UNIT" 3 69, 8 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000023a8d44fda0 .param/l "AND" 1 8 18, C4<00>;
P_0000023a8d44fdd8 .param/l "Input_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_0000023a8d44fe10 .param/l "NAND" 1 8 20, C4<10>;
P_0000023a8d44fe48 .param/l "NOR" 1 8 21, C4<11>;
P_0000023a8d44fe80 .param/l "OR" 1 8 19, C4<01>;
P_0000023a8d44feb8 .param/l "Output_data_width" 0 8 1, C4<00000000000000000000000000001000>;
v0000023a8d571d70_0 .net "A", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d573210_0 .net "ALU_FUN", 1 0, L_0000023a8d5d83a0;  1 drivers
v0000023a8d5732b0_0 .net "B", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d573490_0 .net "CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d5733f0_0 .net "Logic_Enable", 0 0, v0000023a8d571cd0_0;  alias, 1 drivers
v0000023a8d5735d0_0 .var "Logic_Flag", 0 0;
v0000023a8d571a50_0 .var "Logic_OUT", 7 0;
v0000023a8d572270_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
S_0000023a8d4213a0 .scope module, "OUT_VALID_MUX" "ALU_MUX" 3 119, 4 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000023a8d518700 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v0000023a8d5719b0_0 .net "In0", 0 0, v0000023a8d571c30_0;  alias, 1 drivers
v0000023a8d571af0_0 .net "In1", 0 0, v0000023a8d5735d0_0;  alias, 1 drivers
v0000023a8d571e10_0 .net "In2", 0 0, v0000023a8d572c70_0;  alias, 1 drivers
v0000023a8d571eb0_0 .net "In3", 0 0, v0000023a8d52c870_0;  alias, 1 drivers
v0000023a8d571f50_0 .var "Out", 0 0;
v0000023a8d572310_0 .net "Sel", 1 0, L_0000023a8d5d68c0;  1 drivers
E_0000023a8d519040/0 .event anyedge, v0000023a8d572310_0, v0000023a8d571c30_0, v0000023a8d5735d0_0, v0000023a8d572c70_0;
E_0000023a8d519040/1 .event anyedge, v0000023a8d571eb0_0;
E_0000023a8d519040 .event/or E_0000023a8d519040/0, E_0000023a8d519040/1;
S_0000023a8d42d510 .scope module, "SHU1" "SHIFT_UNIT" 3 95, 9 1 0, S_0000023a8d461370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000023a8d421530 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000023a8d421568 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000023a8d4215a0 .param/l "SHLA" 1 9 19, C4<01>;
P_0000023a8d4215d8 .param/l "SHLB" 1 9 21, C4<11>;
P_0000023a8d421610 .param/l "SHRA" 1 9 18, C4<00>;
P_0000023a8d421648 .param/l "SHRB" 1 9 20, C4<10>;
v0000023a8d571ff0_0 .net "A", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d52be70_0 .net "ALU_FUN", 1 0, L_0000023a8d5d6d20;  1 drivers
v0000023a8d52d770_0 .net "B", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d52d590_0 .net "CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d52c050_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d52dc70_0 .net "Shift_Enable", 0 0, v0000023a8d572ef0_0;  alias, 1 drivers
v0000023a8d52c870_0 .var "Shift_Flag", 0 0;
v0000023a8d52c0f0_0 .var "Shift_OUT", 7 0;
S_0000023a8d42d6a0 .scope module, "Data_syncrhonizer" "DATA_SYNC" 2 188, 10 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_0000023a8d3dc5d0 .param/l "BUS_WIDTH" 0 10 2, C4<00000000000000000000000000001000>;
P_0000023a8d3dc608 .param/l "NUM_STAGES" 0 10 2, C4<00000000000000000000000000000010>;
L_0000023a8d528f30 .functor NOT 1, L_0000023a8d5d6640, C4<0>, C4<0>, C4<0>;
L_0000023a8d529b00 .functor AND 1, L_0000023a8d528f30, L_0000023a8d5d6f00, C4<1>, C4<1>;
v0000023a8d54e0c0_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d54da80_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d54e840_0 .net *"_ivl_1", 0 0, L_0000023a8d5d6640;  1 drivers
v0000023a8d54e700_0 .net *"_ivl_2", 0 0, L_0000023a8d528f30;  1 drivers
v0000023a8d54ea20_0 .net *"_ivl_5", 0 0, L_0000023a8d5d6f00;  1 drivers
v0000023a8d54eac0_0 .net "bus_enable", 0 0, v0000023a8d5c2850_0;  alias, 1 drivers
v0000023a8d54e020_0 .var "enable_pulse", 0 0;
v0000023a8d54d940_0 .net "mux", 7 0, L_0000023a8d5d7540;  1 drivers
v0000023a8d54efc0_0 .net "pulse_gen", 0 0, L_0000023a8d529b00;  1 drivers
v0000023a8d54eb60_0 .var "syn_reg", 1 0;
v0000023a8d54f240_0 .var "sync_bus", 7 0;
v0000023a8d54d9e0_0 .net "unsync_bus", 7 0, v0000023a8d5c2cb0_0;  alias, 1 drivers
v0000023a8d54e340_0 .var "unsync_reg", 7 0;
E_0000023a8d518cc0/0 .event negedge, v0000023a8d572f90_0;
E_0000023a8d518cc0/1 .event posedge, v0000023a8d54e0c0_0;
E_0000023a8d518cc0 .event/or E_0000023a8d518cc0/0, E_0000023a8d518cc0/1;
L_0000023a8d5d6640 .part v0000023a8d54eb60_0, 1, 1;
L_0000023a8d5d6f00 .part v0000023a8d54eb60_0, 0, 1;
L_0000023a8d5d7540 .functor MUXZ 8, v0000023a8d54f240_0, v0000023a8d54e340_0, L_0000023a8d529b00, C4<>;
S_0000023a8d42b7f0 .scope module, "FIFO" "ASYNC_FIFO" 2 243, 11 8 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000023a8d42d830 .param/l "Address_width" 0 11 12, C4<00000000000000000000000000000100>;
P_0000023a8d42d868 .param/l "Data_width" 0 11 10, C4<00000000000000000000000000001000>;
P_0000023a8d42d8a0 .param/l "Depth" 0 11 11, C4<00000000000000000000000000001000>;
P_0000023a8d42d8d8 .param/l "NUM_STAGES" 0 11 13, C4<00000000000000000000000000000010>;
v0000023a8d56d200_0 .net "R2q_wptr_internal", 4 0, v0000023a8d523060_0;  1 drivers
v0000023a8d56c300_0 .net "Radder_internal", 2 0, L_0000023a8d5d7f40;  1 drivers
v0000023a8d56bea0_0 .net "Rclk", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d56cda0_0 .net "Rdata", 7 0, v0000023a8d56d700_0;  alias, 1 drivers
v0000023a8d56bcc0_0 .net "Rempty", 0 0, v0000023a8d56bc20_0;  alias, 1 drivers
v0000023a8d56ce40_0 .net "Rempty_flag_internal", 0 0, v0000023a8d56d020_0;  1 drivers
v0000023a8d56cee0_0 .net "Rinc", 0 0, v0000023a8d4c28a0_0;  alias, 1 drivers
v0000023a8d56d2a0_0 .net "Rptr_internal", 4 0, v0000023a8d56cf80_0;  1 drivers
v0000023a8d56d480_0 .net "Rrst", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d56d520_0 .net "Wadder_internal", 2 0, L_0000023a8d5d7fe0;  1 drivers
v0000023a8d56d5c0_0 .net "Wclk", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d56d660_0 .net "Wclken_internal", 0 0, v0000023a8d56d840_0;  1 drivers
v0000023a8d56bd60_0 .net "Wfull", 0 0, v0000023a8d56d160_0;  alias, 1 drivers
v0000023a8d56bf40_0 .net "Winc", 0 0, v0000023a8d5c3430_0;  alias, 1 drivers
v0000023a8d56bfe0_0 .net "Wptr_internal", 4 0, v0000023a8d56c440_0;  1 drivers
v0000023a8d56c120_0 .net "Wq2_rptr_internal", 4 0, v0000023a8d54e3e0_0;  1 drivers
v0000023a8d4c1900_0 .net "Wrdata", 7 0, v0000023a8d5c2a30_0;  alias, 1 drivers
v0000023a8d4c2760_0 .net "Wrst", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
S_0000023a8d42b980 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 11 99, 12 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000023a8d3ddbd0 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_0000023a8d3ddc08 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v0000023a8d54e5c0_0 .net "ASYNC", 4 0, v0000023a8d56cf80_0;  alias, 1 drivers
v0000023a8d54ee80_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d54ef20_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d54e3e0_0 .var "SYNC", 4 0;
v0000023a8d54df80_0 .var/i "i", 31 0;
v0000023a8d54e7a0 .array "sync_reg", 4 0, 1 0;
v0000023a8d54e7a0_0 .array/port v0000023a8d54e7a0, 0;
v0000023a8d54e7a0_1 .array/port v0000023a8d54e7a0, 1;
v0000023a8d54e7a0_2 .array/port v0000023a8d54e7a0, 2;
v0000023a8d54e7a0_3 .array/port v0000023a8d54e7a0, 3;
E_0000023a8d518840/0 .event anyedge, v0000023a8d54e7a0_0, v0000023a8d54e7a0_1, v0000023a8d54e7a0_2, v0000023a8d54e7a0_3;
v0000023a8d54e7a0_4 .array/port v0000023a8d54e7a0, 4;
E_0000023a8d518840/1 .event anyedge, v0000023a8d54e7a0_4;
E_0000023a8d518840 .event/or E_0000023a8d518840/0, E_0000023a8d518840/1;
S_0000023a8d44c2b0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 11 112, 12 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000023a8d3dd150 .param/l "BUS_WIDTH" 0 12 4, C4<000000000000000000000000000000101>;
P_0000023a8d3dd188 .param/l "NUM_STAGES" 0 12 3, C4<00000000000000000000000000000010>;
v0000023a8d54e200_0 .net "ASYNC", 4 0, v0000023a8d56c440_0;  alias, 1 drivers
v0000023a8d54dd00_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d54e520_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d523060_0 .var "SYNC", 4 0;
v0000023a8d522b60_0 .var/i "i", 31 0;
v0000023a8d56b9a0 .array "sync_reg", 4 0, 1 0;
v0000023a8d56b9a0_0 .array/port v0000023a8d56b9a0, 0;
v0000023a8d56b9a0_1 .array/port v0000023a8d56b9a0, 1;
v0000023a8d56b9a0_2 .array/port v0000023a8d56b9a0, 2;
v0000023a8d56b9a0_3 .array/port v0000023a8d56b9a0, 3;
E_0000023a8d519d40/0 .event anyedge, v0000023a8d56b9a0_0, v0000023a8d56b9a0_1, v0000023a8d56b9a0_2, v0000023a8d56b9a0_3;
v0000023a8d56b9a0_4 .array/port v0000023a8d56b9a0, 4;
E_0000023a8d519d40/1 .event anyedge, v0000023a8d56b9a0_4;
E_0000023a8d519d40 .event/or E_0000023a8d519d40/0, E_0000023a8d519d40/1;
E_0000023a8d51a100/0 .event negedge, v0000023a8d54e520_0;
E_0000023a8d51a100/1 .event posedge, v0000023a8d54dd00_0;
E_0000023a8d51a100 .event/or E_0000023a8d51a100/0, E_0000023a8d51a100/1;
S_0000023a8d44c440 .scope module, "Clogic" "Comb_logic" 11 55, 13 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000023a8d56d840_0 .var "Wclken", 0 0;
v0000023a8d56c1c0_0 .net "Wfull", 0 0, v0000023a8d56d160_0;  alias, 1 drivers
v0000023a8d56cd00_0 .net "Winc", 0 0, v0000023a8d5c3430_0;  alias, 1 drivers
E_0000023a8d51ae80 .event anyedge, v0000023a8d56cd00_0, v0000023a8d56c1c0_0;
S_0000023a8d439400 .scope module, "FIFO_MEM" "FIFO_MEMORY" 11 68, 14 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_0000023a8d48c3e0 .param/l "Address_width" 0 14 5, C4<00000000000000000000000000000100>;
P_0000023a8d48c418 .param/l "Data_width" 0 14 3, C4<00000000000000000000000000001000>;
P_0000023a8d48c450 .param/l "Depth" 0 14 4, C4<00000000000000000000000000001000>;
v0000023a8d56c580 .array "MEM", 0 7, 7 0;
v0000023a8d56d3e0_0 .net "Radder", 2 0, L_0000023a8d5d7f40;  alias, 1 drivers
v0000023a8d56c080_0 .net "Rclk", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d56d700_0 .var "Rdata", 7 0;
v0000023a8d56c940_0 .net "Rempty_flag", 0 0, v0000023a8d56d020_0;  alias, 1 drivers
v0000023a8d56d7a0_0 .net "Wadder", 2 0, L_0000023a8d5d7fe0;  alias, 1 drivers
v0000023a8d56c800_0 .net "Wclk", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d56c6c0_0 .net "Wclken", 0 0, v0000023a8d56d840_0;  alias, 1 drivers
v0000023a8d56c9e0_0 .net "Wrdata", 7 0, v0000023a8d5c2a30_0;  alias, 1 drivers
E_0000023a8d51a1c0 .event posedge, v0000023a8d54dd00_0;
E_0000023a8d51a500 .event posedge, v0000023a8d54e0c0_0;
S_0000023a8d439590 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 11 82, 15 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_0000023a8d51bf40 .param/l "Address_width" 0 15 1, C4<00000000000000000000000000000100>;
v0000023a8d56c8a0_0 .net "R2q_wptr", 4 0, v0000023a8d523060_0;  alias, 1 drivers
v0000023a8d56ba40_0 .net "Radder", 2 0, L_0000023a8d5d7f40;  alias, 1 drivers
v0000023a8d56c620_0 .var "Radder_binary_current", 4 0;
v0000023a8d56c4e0_0 .var "Radder_binary_next", 4 0;
v0000023a8d56bb80_0 .var "Radder_gray_next", 4 0;
v0000023a8d56ca80_0 .net "Rclk", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d56bc20_0 .var "Rempty", 0 0;
v0000023a8d56d020_0 .var "Rempty_flag", 0 0;
v0000023a8d56cb20_0 .net "Rinc", 0 0, v0000023a8d4c28a0_0;  alias, 1 drivers
v0000023a8d56cf80_0 .var "Rptr", 4 0;
v0000023a8d56cbc0_0 .net "Rrst", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
E_0000023a8d51b280 .event anyedge, v0000023a8d56c620_0, v0000023a8d56cb20_0, v0000023a8d56bc20_0, v0000023a8d56c4e0_0;
L_0000023a8d5d7f40 .part v0000023a8d56c620_0, 0, 3;
S_0000023a8d4189b0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 11 44, 16 1 0, S_0000023a8d42b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_0000023a8d51ba00 .param/l "Address_width" 0 16 2, C4<00000000000000000000000000000100>;
v0000023a8d56c260_0 .net "Wadder", 2 0, L_0000023a8d5d7fe0;  alias, 1 drivers
v0000023a8d56d340_0 .var "Wadder_binary_current", 3 0;
v0000023a8d56d0c0_0 .var "Wadder_binary_next", 3 0;
v0000023a8d56be00_0 .var "Wadder_gray_next", 3 0;
v0000023a8d56cc60_0 .net "Wclk", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d56d160_0 .var "Wfull", 0 0;
v0000023a8d56bae0_0 .net "Winc", 0 0, v0000023a8d5c3430_0;  alias, 1 drivers
v0000023a8d56c440_0 .var "Wptr", 4 0;
v0000023a8d56c3a0_0 .net "Wq2_rptr", 4 0, v0000023a8d54e3e0_0;  alias, 1 drivers
v0000023a8d56c760_0 .net "Wrst", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
E_0000023a8d51c080 .event anyedge, v0000023a8d56d340_0, v0000023a8d56cd00_0, v0000023a8d56c1c0_0, v0000023a8d56d0c0_0;
L_0000023a8d5d7fe0 .part v0000023a8d56d340_0, 0, 3;
S_0000023a8d4c36e0 .scope module, "Prescale_MUX" "MUX_prescale" 2 258, 17 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v0000023a8d4c2d00_0 .var "OUT", 2 0;
v0000023a8d4c2c60_0 .net "prescale", 5 0, L_0000023a8d5d8120;  1 drivers
E_0000023a8d51bac0 .event anyedge, v0000023a8d4c2c60_0;
S_0000023a8d4c3d20 .scope module, "Pulse_gen" "PULSE_GEN" 2 231, 18 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000023a8d4c1cc0_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d4c2bc0_0 .net "LVL_SIG", 0 0, v0000023a8d5d06b0_0;  alias, 1 drivers
v0000023a8d4c2ee0_0 .var "PREV", 0 0;
v0000023a8d4c28a0_0 .var "PULSE_SIG", 0 0;
v0000023a8d4c2940_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
S_0000023a8d4c4040 .scope module, "Regfile" "Register_file" 2 289, 19 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000023a8d3ddcd0 .param/l "Address_width" 0 19 2, C4<00000000000000000000000000000100>;
P_0000023a8d3ddd08 .param/l "DATA_width" 0 19 2, C4<00000000000000000000000000001000>;
v0000023a8d4c19a0_0 .array/port v0000023a8d4c19a0, 0;
L_0000023a8d5295c0 .functor BUFZ 8, v0000023a8d4c19a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023a8d4c19a0_1 .array/port v0000023a8d4c19a0, 1;
L_0000023a8d52a510 .functor BUFZ 8, v0000023a8d4c19a0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023a8d4c1860_0 .net "Address", 3 0, v0000023a8d4c2b20_0;  alias, 1 drivers
v0000023a8d4c2800_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d4c2580_0 .net "REG0", 7 0, L_0000023a8d5295c0;  alias, 1 drivers
v0000023a8d4c1d60_0 .net "REG1", 7 0, L_0000023a8d52a510;  alias, 1 drivers
v0000023a8d4c23a0_0 .net "REG2", 7 0, v0000023a8d4c19a0_2;  alias, 1 drivers
v0000023a8d4c2440_0 .net "REG3", 7 0, v0000023a8d4c19a0_3;  alias, 1 drivers
v0000023a8d4c1c20_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d4c2620_0 .var "RdData", 7 0;
v0000023a8d4c2da0_0 .var "RdData_valid", 0 0;
v0000023a8d4c29e0_0 .net "RdEn", 0 0, v0000023a8d4c21c0_0;  alias, 1 drivers
v0000023a8d4c19a0 .array "Regfile", 0 15, 7 0;
v0000023a8d4c2300_0 .net "WrData", 7 0, v0000023a8d5c2d50_0;  alias, 1 drivers
v0000023a8d4c1540_0 .net "WrEn", 0 0, v0000023a8d5c2490_0;  alias, 1 drivers
v0000023a8d4c24e0_0 .var/i "i", 31 0;
S_0000023a8d4c3eb0 .scope module, "Reset_synchronizer1" "RST_SYNC" 2 122, 20 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000023a8d51b3c0 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v0000023a8d4c1e00_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d4c1a40_0 .net "RST", 0 0, o0000023a8d57a728;  alias, 0 drivers
v0000023a8d4c33e0_0 .var "SYNC_RST", 0 0;
v0000023a8d4c3020_0 .var "sync_reg", 1 0;
E_0000023a8d51b440/0 .event negedge, v0000023a8d4c1a40_0;
E_0000023a8d51b440/1 .event posedge, v0000023a8d54e0c0_0;
E_0000023a8d51b440 .event/or E_0000023a8d51b440/0, E_0000023a8d51b440/1;
S_0000023a8d4c3b90 .scope module, "Reset_synchronizer2" "RST_SYNC" 2 132, 20 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000023a8d51b5c0 .param/l "NUM_STAGES" 0 20 2, C4<00000000000000000000000000000010>;
v0000023a8d4c1680_0 .net "CLK", 0 0, o0000023a8d57a818;  alias, 0 drivers
v0000023a8d4c2e40_0 .net "RST", 0 0, o0000023a8d57a728;  alias, 0 drivers
v0000023a8d4c2120_0 .var "SYNC_RST", 0 0;
v0000023a8d4c26c0_0 .var "sync_reg", 1 0;
E_0000023a8d51bbc0/0 .event negedge, v0000023a8d4c1a40_0;
E_0000023a8d51bbc0/1 .event posedge, v0000023a8d4c1680_0;
E_0000023a8d51bbc0 .event/or E_0000023a8d51bbc0/0, E_0000023a8d51bbc0/1;
S_0000023a8d4c41d0 .scope module, "System_control" "SYS_CTRL" 2 162, 21 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_0000023a8d418b40 .param/l "ALU_OP_code" 1 21 39, C4<1000>;
P_0000023a8d418b78 .param/l "ALU_operand_A" 1 21 37, C4<0110>;
P_0000023a8d418bb0 .param/l "ALU_operand_B" 1 21 38, C4<0111>;
P_0000023a8d418be8 .param/l "ALU_operation" 1 21 40, C4<1001>;
P_0000023a8d418c20 .param/l "Address_width" 0 21 2, C4<00000000000000000000000000000100>;
P_0000023a8d418c58 .param/l "Data_width" 0 21 2, C4<00000000000000000000000000001000>;
P_0000023a8d418c90 .param/l "Idle" 1 21 31, C4<0000>;
P_0000023a8d418cc8 .param/l "Read_operation" 1 21 35, C4<0100>;
P_0000023a8d418d00 .param/l "Receive_Command" 1 21 32, C4<0001>;
P_0000023a8d418d38 .param/l "Register_file_address" 1 21 33, C4<0010>;
P_0000023a8d418d70 .param/l "Register_file_data" 1 21 34, C4<0011>;
P_0000023a8d418da8 .param/l "Send_data_TX" 1 21 41, C4<1010>;
P_0000023a8d418de0 .param/l "Write_operation" 1 21 36, C4<0101>;
v0000023a8d4c2a80_0 .var "ALU_EN", 0 0;
v0000023a8d4c2f80_0 .var "ALU_FUN", 3 0;
v0000023a8d4c3340_0 .net "ALU_OUT", 7 0, v0000023a8d572630_0;  alias, 1 drivers
v0000023a8d4c2b20_0 .var "Address", 3 0;
v0000023a8d4c1720_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d4c1ae0_0 .var "CLK_EN", 0 0;
v0000023a8d4c1f40_0 .var "Current_state", 3 0;
v0000023a8d4c17c0_0 .net "FIFO_full", 0 0, v0000023a8d56d160_0;  alias, 1 drivers
v0000023a8d4c30c0_0 .var "Next_state", 3 0;
v0000023a8d4c1b80_0 .net "OUT_VALID", 0 0, v0000023a8d571f50_0;  alias, 1 drivers
v0000023a8d4c15e0_0 .var "RF_Address", 3 0;
v0000023a8d4c3160_0 .var "RF_Data", 7 0;
v0000023a8d4c3200_0 .net "RST", 0 0, v0000023a8d4c33e0_0;  alias, 1 drivers
v0000023a8d4c1fe0_0 .net "RX_d_valid", 0 0, v0000023a8d54e020_0;  alias, 1 drivers
v0000023a8d4c1ea0_0 .net "RX_p_data", 7 0, v0000023a8d54f240_0;  alias, 1 drivers
v0000023a8d4c2080_0 .net "RdData_valid", 0 0, v0000023a8d4c2da0_0;  alias, 1 drivers
v0000023a8d4c21c0_0 .var "RdEN", 0 0;
v0000023a8d4c2260_0 .net "Rd_data", 7 0, v0000023a8d4c2620_0;  alias, 1 drivers
v0000023a8d5c3430_0 .var "TX_d_valid", 0 0;
v0000023a8d5c2030_0 .var "TX_data", 7 0;
v0000023a8d5c2a30_0 .var "TX_p_data", 7 0;
v0000023a8d5c2d50_0 .var "WrData", 7 0;
v0000023a8d5c2490_0 .var "WrEN", 0 0;
v0000023a8d5c2b70_0 .net "clk_div_en", 0 0, L_0000023a8d5da050;  alias, 1 drivers
v0000023a8d5c3570_0 .var "command", 7 0;
v0000023a8d5c25d0_0 .var "command_reg", 7 0;
E_0000023a8d51bc40/0 .event anyedge, v0000023a8d4c1f40_0, v0000023a8d4c3160_0, v0000023a8d54f240_0, v0000023a8d5c25d0_0;
E_0000023a8d51bc40/1 .event anyedge, v0000023a8d56c1c0_0, v0000023a8d5c2030_0;
E_0000023a8d51bc40 .event/or E_0000023a8d51bc40/0, E_0000023a8d51bc40/1;
E_0000023a8d51c840/0 .event anyedge, v0000023a8d4c1f40_0, v0000023a8d54e020_0, v0000023a8d5c3570_0, v0000023a8d4c2da0_0;
E_0000023a8d51c840/1 .event anyedge, v0000023a8d571f50_0;
E_0000023a8d51c840 .event/or E_0000023a8d51c840/0, E_0000023a8d51c840/1;
S_0000023a8d4c4360 .scope module, "UARTRX" "UART_RX" 2 201, 22 10 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_0000023a8d51c800 .param/l "Data_width" 0 22 11, C4<00000000000000000000000000001000>;
L_0000023a8d529400 .functor BUFZ 1, v0000023a8d5cf1e0_0, C4<0>, C4<0>, C4<0>;
L_0000023a8d52a190 .functor BUFZ 1, v0000023a8d5cf140_0, C4<0>, C4<0>, C4<0>;
v0000023a8d5cf820_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5ce100_0 .net "PAR_EN", 0 0, L_0000023a8d5d5e20;  1 drivers
v0000023a8d5cf640_0 .net "PAR_TYP", 0 0, L_0000023a8d5d8300;  1 drivers
v0000023a8d5ce420_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5cfa00_0 .net "RX_IN", 0 0, o0000023a8d57af08;  alias, 0 drivers
v0000023a8d5ce560_0 .net "RX_P_DATA", 7 0, v0000023a8d5c2cb0_0;  alias, 1 drivers
v0000023a8d5cde80_0 .net "RX_data_valid", 0 0, v0000023a8d5c2850_0;  alias, 1 drivers
v0000023a8d5cf960_0 .net "bit_cnt_internal", 3 0, v0000023a8d5c3390_0;  1 drivers
v0000023a8d5cee20_0 .net "data_sample_enable_internal", 0 0, v0000023a8d5c1db0_0;  1 drivers
v0000023a8d5cf8c0_0 .net "deserializer_enable_internal", 0 0, v0000023a8d5c2c10_0;  1 drivers
v0000023a8d5cfaa0_0 .net "edge_cnt_counter_internal", 5 0, v0000023a8d5c3890_0;  1 drivers
v0000023a8d5ce740_0 .net "enable_internal", 0 0, v0000023a8d5c3bb0_0;  1 drivers
v0000023a8d5ce7e0_0 .net "framing_error", 0 0, L_0000023a8d52a190;  alias, 1 drivers
o0000023a8d57ba18 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a8d5cf3c0_0 .net "parity_checker_enable", 0 0, o0000023a8d57ba18;  0 drivers
v0000023a8d5ce880_0 .net "parity_checker_enable_internal", 0 0, v0000023a8d5c22b0_0;  1 drivers
v0000023a8d5ceec0_0 .net "parity_error", 0 0, L_0000023a8d529400;  alias, 1 drivers
v0000023a8d5ce920_0 .net "parity_error_internal", 0 0, v0000023a8d5cf1e0_0;  1 drivers
v0000023a8d5cf280_0 .net "prescale", 5 0, L_0000023a8d5d7220;  1 drivers
v0000023a8d5cef60_0 .net "reset_counters_internal", 0 0, v0000023a8d5c36b0_0;  1 drivers
v0000023a8d5cfb40_0 .net "sampled_bit_internal", 0 0, v0000023a8d5c3a70_0;  1 drivers
v0000023a8d5cf000_0 .net "start_checker_enable_internal", 0 0, v0000023a8d5c31b0_0;  1 drivers
v0000023a8d5cf0a0_0 .net "start_glitch_internal", 0 0, v0000023a8d5cec40_0;  1 drivers
v0000023a8d5cf460_0 .net "stop_checker_enable_internal", 0 0, v0000023a8d5c39d0_0;  1 drivers
v0000023a8d5cf500_0 .net "stop_error_internal", 0 0, v0000023a8d5cf140_0;  1 drivers
S_0000023a8d4c3870 .scope module, "FSM1" "UART_RX_FSM" 22 109, 23 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_0000023a8d4c3550 .param/l "Data_bits" 1 23 33, C4<000100>;
P_0000023a8d4c3588 .param/l "Data_valid" 1 23 36, C4<100000>;
P_0000023a8d4c35c0 .param/l "Data_width" 0 23 2, C4<00000000000000000000000000001000>;
P_0000023a8d4c35f8 .param/l "Idle" 1 23 31, C4<000001>;
P_0000023a8d4c3630 .param/l "Parity_bit_check" 1 23 34, C4<001000>;
P_0000023a8d4c3668 .param/l "Start_bit_check" 1 23 32, C4<000010>;
P_0000023a8d4c36a0 .param/l "Stop_bit_check" 1 23 35, C4<010000>;
v0000023a8d5c3b10_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5c20d0_0 .var "Current_state", 5 0;
v0000023a8d5c2530_0 .var "Next_state", 5 0;
v0000023a8d5c34d0_0 .net "PAR_EN", 0 0, L_0000023a8d5d5e20;  alias, 1 drivers
v0000023a8d5c2210_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5c3610_0 .net "RX_IN", 0 0, o0000023a8d57af08;  alias, 0 drivers
v0000023a8d5c2e90_0 .net "bit_cnt", 3 0, v0000023a8d5c3390_0;  alias, 1 drivers
v0000023a8d5c1db0_0 .var "data_sample_enable", 0 0;
v0000023a8d5c2850_0 .var "data_valid", 0 0;
v0000023a8d5c2c10_0 .var "deserializer_enable", 0 0;
v0000023a8d5c32f0_0 .net "edge_cnt", 5 0, v0000023a8d5c3890_0;  alias, 1 drivers
v0000023a8d5c3bb0_0 .var "enable", 0 0;
v0000023a8d5c22b0_0 .var "parity_checker_enable", 0 0;
v0000023a8d5c3750_0 .net "parity_error", 0 0, v0000023a8d5cf1e0_0;  alias, 1 drivers
v0000023a8d5c2fd0_0 .net "prescale", 5 0, L_0000023a8d5d7220;  alias, 1 drivers
v0000023a8d5c36b0_0 .var "reset_counters", 0 0;
v0000023a8d5c31b0_0 .var "start_checker_enable", 0 0;
v0000023a8d5c37f0_0 .net "start_glitch", 0 0, v0000023a8d5cec40_0;  alias, 1 drivers
v0000023a8d5c39d0_0 .var "stop_checker_enable", 0 0;
v0000023a8d5c2350_0 .net "stop_error", 0 0, v0000023a8d5cf140_0;  alias, 1 drivers
E_0000023a8d51c240 .event anyedge, v0000023a8d5c20d0_0;
E_0000023a8d51d0c0/0 .event anyedge, v0000023a8d5c20d0_0, v0000023a8d5c3610_0, v0000023a8d5c32f0_0, v0000023a8d5c2fd0_0;
E_0000023a8d51d0c0/1 .event anyedge, v0000023a8d5c37f0_0, v0000023a8d5c2e90_0, v0000023a8d5c34d0_0, v0000023a8d5c3750_0;
E_0000023a8d51d0c0/2 .event anyedge, v0000023a8d5c2350_0;
E_0000023a8d51d0c0 .event/or E_0000023a8d51d0c0/0, E_0000023a8d51d0c0/1, E_0000023a8d51d0c0/2;
E_0000023a8d51c400/0 .event negedge, v0000023a8d54e520_0;
E_0000023a8d51c400/1 .event posedge, v0000023a8d5c3b10_0;
E_0000023a8d51c400 .event/or E_0000023a8d51c400/0, E_0000023a8d51c400/1;
S_0000023a8d4c3a00 .scope module, "d" "deserializer" 22 66, 24 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_0000023a8d51d100 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
v0000023a8d5c1e50_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5c2cb0_0 .var "P_DATA", 7 0;
v0000023a8d5c2f30_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5c3070_0 .net "bit_cnt", 3 0, v0000023a8d5c3390_0;  alias, 1 drivers
v0000023a8d5c3250_0 .net "deserializer_enable", 0 0, v0000023a8d5c2c10_0;  alias, 1 drivers
v0000023a8d5c1ef0_0 .net "sampled_bit", 0 0, v0000023a8d5c3a70_0;  alias, 1 drivers
S_0000023a8d5cd630 .scope module, "ds" "data_sampling" 22 53, 25 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v0000023a8d5c1f90_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5c23f0_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5c2170_0 .net "RX_IN", 0 0, o0000023a8d57af08;  alias, 0 drivers
v0000023a8d5c3110_0 .net "data_sample_enable", 0 0, v0000023a8d5c1db0_0;  alias, 1 drivers
v0000023a8d5c28f0_0 .net "edge_cnt", 5 0, v0000023a8d5c3890_0;  alias, 1 drivers
v0000023a8d5c2670_0 .net "prescale", 5 0, L_0000023a8d5d7220;  alias, 1 drivers
v0000023a8d5c2710_0 .var "sample1", 0 0;
v0000023a8d5c27b0_0 .var "sample2", 0 0;
v0000023a8d5c3930_0 .var "sample3", 0 0;
v0000023a8d5c3a70_0 .var "sampled_bit", 0 0;
S_0000023a8d5cc370 .scope module, "ebc" "edge_bit_counter" 22 42, 26 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v0000023a8d5c2990_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5c2ad0_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5c3390_0 .var "bit_cnt", 3 0;
v0000023a8d5c3890_0 .var "edge_cnt", 5 0;
v0000023a8d4c32a0_0 .net "enable", 0 0, v0000023a8d5c3bb0_0;  alias, 1 drivers
v0000023a8d5cdd40_0 .net "prescale", 5 0, L_0000023a8d5d7220;  alias, 1 drivers
v0000023a8d5ceb00_0 .net "reset_counters", 0 0, v0000023a8d5c36b0_0;  alias, 1 drivers
S_0000023a8d5cbd30 .scope module, "pc" "parity_checker" 22 78, 27 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_0000023a8d51c6c0 .param/l "Data_width" 0 27 2, C4<00000000000000000000000000001000>;
v0000023a8d5cdde0_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5cf780_0 .net "PAR_TYP", 0 0, L_0000023a8d5d8300;  alias, 1 drivers
v0000023a8d5ce9c0_0 .var "P_flag", 0 0;
v0000023a8d5cf320_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5cea60_0 .net "bit_cnt", 3 0, v0000023a8d5c3390_0;  alias, 1 drivers
v0000023a8d5ce060_0 .var "data", 7 0;
v0000023a8d5ce1a0_0 .net "parity_checker_enable", 0 0, o0000023a8d57ba18;  alias, 0 drivers
v0000023a8d5cf1e0_0 .var "parity_error", 0 0;
v0000023a8d5ce240_0 .net "sampled_bit", 0 0, v0000023a8d5c3a70_0;  alias, 1 drivers
S_0000023a8d5cc1e0 .scope module, "start" "start_checker" 22 89, 28 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v0000023a8d5ce380_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5ce2e0_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5ce600_0 .net "sampled_bit", 0 0, v0000023a8d5c3a70_0;  alias, 1 drivers
v0000023a8d5ce6a0_0 .net "start_checker_enable", 0 0, v0000023a8d5c31b0_0;  alias, 1 drivers
v0000023a8d5cec40_0 .var "start_glitch", 0 0;
S_0000023a8d5cd7c0 .scope module, "stop" "stop_checker" 22 98, 29 1 0, S_0000023a8d4c4360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v0000023a8d5ceba0_0 .net "CLK", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5ce4c0_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5cece0_0 .net "sampled_bit", 0 0, v0000023a8d5c3a70_0;  alias, 1 drivers
v0000023a8d5ced80_0 .net "stop_checker_enable", 0 0, v0000023a8d5c39d0_0;  alias, 1 drivers
v0000023a8d5cf140_0 .var "stop_error", 0 0;
S_0000023a8d5cc500 .scope module, "UARTTX" "UART_TX" 2 218, 30 7 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_0000023a8d51c280 .param/l "DATA_WIDTH" 0 30 7, C4<00000000000000000000000000001000>;
v0000023a8d5d1290_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d5d1b50_0 .net "Data_Valid", 0 0, L_0000023a8d529be0;  1 drivers
v0000023a8d5d1830_0 .net "P_DATA", 7 0, v0000023a8d56d700_0;  alias, 1 drivers
v0000023a8d5d1a10_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d1ab0_0 .net "TX_OUT", 0 0, v0000023a8d5d0070_0;  alias, 1 drivers
v0000023a8d5d1bf0_0 .net "busy", 0 0, v0000023a8d5d06b0_0;  alias, 1 drivers
v0000023a8d5cfe90_0 .net "mux_sel", 1 0, v0000023a8d5d0b10_0;  1 drivers
v0000023a8d5cffd0_0 .net "parity", 0 0, v0000023a8d5d10b0_0;  1 drivers
v0000023a8d5d0110_0 .net "parity_enable", 0 0, L_0000023a8d5d7360;  1 drivers
v0000023a8d5d01b0_0 .net "parity_type", 0 0, L_0000023a8d5d7680;  1 drivers
v0000023a8d5d3cb0_0 .net "ser_data", 0 0, L_0000023a8d5d61e0;  1 drivers
v0000023a8d5d4250_0 .net "seriz_done", 0 0, L_0000023a8d5d63c0;  1 drivers
v0000023a8d5d44d0_0 .net "seriz_en", 0 0, v0000023a8d5d0930_0;  1 drivers
S_0000023a8d5cc690 .scope module, "U0_Serializer" "Serializer" 30 38, 31 2 0, S_0000023a8d5cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_0000023a8d51cdc0 .param/l "WIDTH" 0 31 2, C4<00000000000000000000000000001000>;
v0000023a8d5cf5a0_0 .net "Busy", 0 0, v0000023a8d5d06b0_0;  alias, 1 drivers
v0000023a8d5cdfc0_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d5cf6e0_0 .net "DATA", 7 0, v0000023a8d56d700_0;  alias, 1 drivers
v0000023a8d5cdf20_0 .var "DATA_V", 7 0;
v0000023a8d5cfbe0_0 .net "Data_Valid", 0 0, L_0000023a8d529be0;  alias, 1 drivers
v0000023a8d5d0570_0 .net "Enable", 0 0, v0000023a8d5d0930_0;  alias, 1 drivers
v0000023a8d5d0bb0_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d0cf0_0 .net *"_ivl_0", 31 0, L_0000023a8d5d5f60;  1 drivers
L_0000023a8d5da170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d0250_0 .net/2u *"_ivl_10", 0 0, L_0000023a8d5da170;  1 drivers
L_0000023a8d5da098 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d0750_0 .net *"_ivl_3", 28 0, L_0000023a8d5da098;  1 drivers
L_0000023a8d5da0e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d16f0_0 .net/2u *"_ivl_4", 31 0, L_0000023a8d5da0e0;  1 drivers
v0000023a8d5d04d0_0 .net *"_ivl_6", 0 0, L_0000023a8d5d6780;  1 drivers
L_0000023a8d5da128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d0610_0 .net/2u *"_ivl_8", 0 0, L_0000023a8d5da128;  1 drivers
v0000023a8d5d18d0_0 .var "ser_count", 2 0;
v0000023a8d5d0430_0 .net "ser_done", 0 0, L_0000023a8d5d63c0;  alias, 1 drivers
v0000023a8d5d13d0_0 .net "ser_out", 0 0, L_0000023a8d5d61e0;  alias, 1 drivers
L_0000023a8d5d5f60 .concat [ 3 29 0 0], v0000023a8d5d18d0_0, L_0000023a8d5da098;
L_0000023a8d5d6780 .cmp/eq 32, L_0000023a8d5d5f60, L_0000023a8d5da0e0;
L_0000023a8d5d63c0 .functor MUXZ 1, L_0000023a8d5da170, L_0000023a8d5da128, L_0000023a8d5d6780, C4<>;
L_0000023a8d5d61e0 .part v0000023a8d5cdf20_0, 0, 1;
S_0000023a8d5cc820 .scope module, "U0_fsm" "uart_tx_fsm" 30 27, 32 2 0, S_0000023a8d5cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_0000023a8d525f50 .param/l "IDLE" 0 32 16, C4<000>;
P_0000023a8d525f88 .param/l "data" 0 32 18, C4<011>;
P_0000023a8d525fc0 .param/l "parity" 0 32 19, C4<010>;
P_0000023a8d525ff8 .param/l "start" 0 32 17, C4<001>;
P_0000023a8d526030 .param/l "stop" 0 32 20, C4<110>;
v0000023a8d5d0a70_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d5d0890_0 .net "Data_Valid", 0 0, L_0000023a8d529be0;  alias, 1 drivers
v0000023a8d5cff30_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d0930_0 .var "Ser_enable", 0 0;
v0000023a8d5d06b0_0 .var "busy", 0 0;
v0000023a8d5d1010_0 .var "busy_c", 0 0;
v0000023a8d5d11f0_0 .var "current_state", 2 0;
v0000023a8d5d0b10_0 .var "mux_sel", 1 0;
v0000023a8d5d1330_0 .var "next_state", 2 0;
v0000023a8d5d07f0_0 .net "parity_enable", 0 0, L_0000023a8d5d7360;  alias, 1 drivers
v0000023a8d5d0c50_0 .net "ser_done", 0 0, L_0000023a8d5d63c0;  alias, 1 drivers
E_0000023a8d51ce40 .event anyedge, v0000023a8d5d11f0_0, v0000023a8d5d0430_0;
E_0000023a8d51ccc0 .event anyedge, v0000023a8d5d11f0_0, v0000023a8d5cfbe0_0, v0000023a8d5d0430_0, v0000023a8d5d07f0_0;
S_0000023a8d5cbec0 .scope module, "U0_mux" "mux" 30 49, 33 2 0, S_0000023a8d5cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v0000023a8d5d02f0_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
L_0000023a8d5da1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d09d0_0 .net "IN_0", 0 0, L_0000023a8d5da1b8;  1 drivers
v0000023a8d5d1510_0 .net "IN_1", 0 0, L_0000023a8d5d61e0;  alias, 1 drivers
v0000023a8d5d1470_0 .net "IN_2", 0 0, v0000023a8d5d10b0_0;  alias, 1 drivers
L_0000023a8d5da200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d0d90_0 .net "IN_3", 0 0, L_0000023a8d5da200;  1 drivers
v0000023a8d5d0070_0 .var "OUT", 0 0;
v0000023a8d5d0390_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d0e30_0 .net "SEL", 1 0, v0000023a8d5d0b10_0;  alias, 1 drivers
v0000023a8d5d0ed0_0 .var "mux_out", 0 0;
E_0000023a8d51c440/0 .event anyedge, v0000023a8d5d0b10_0, v0000023a8d5d09d0_0, v0000023a8d5d13d0_0, v0000023a8d5d1470_0;
E_0000023a8d51c440/1 .event anyedge, v0000023a8d5d0d90_0;
E_0000023a8d51c440 .event/or E_0000023a8d51c440/0, E_0000023a8d51c440/1;
S_0000023a8d5cdae0 .scope module, "U0_parity_calc" "parity_calc" 30 60, 34 1 0, S_0000023a8d5cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_0000023a8d51cf40 .param/l "WIDTH" 0 34 1, C4<00000000000000000000000000001000>;
v0000023a8d5d15b0_0 .net "Busy", 0 0, v0000023a8d5d06b0_0;  alias, 1 drivers
v0000023a8d5d1650_0 .net "CLK", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d5cfd50_0 .net "DATA", 7 0, v0000023a8d56d700_0;  alias, 1 drivers
v0000023a8d5d1790_0 .var "DATA_V", 7 0;
v0000023a8d5d0f70_0 .net "Data_Valid", 0 0, L_0000023a8d529be0;  alias, 1 drivers
v0000023a8d5d1970_0 .net "RST", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d10b0_0 .var "parity", 0 0;
v0000023a8d5d1150_0 .net "parity_enable", 0 0, L_0000023a8d5d7360;  alias, 1 drivers
v0000023a8d5cfdf0_0 .net "parity_type", 0 0, L_0000023a8d5d7680;  alias, 1 drivers
S_0000023a8d5cc9b0 .scope module, "clock_divider_UART_RX" "ClkDiv" 2 140, 35 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000023a8d51c480 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_0000023a8d52a820 .functor AND 1, L_0000023a8d5da050, L_0000023a8d5d7180, C4<1>, C4<1>;
L_0000023a8d528e50 .functor AND 1, L_0000023a8d52a820, L_0000023a8d5d7040, C4<1>, C4<1>;
v0000023a8d5d38f0_0 .net "Counter_full", 6 0, L_0000023a8d5d7b80;  1 drivers
v0000023a8d5d30d0_0 .net "Counter_half", 6 0, L_0000023a8d5d7cc0;  1 drivers
L_0000023a8d5d9d80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d3990_0 .net *"_ivl_10", 0 0, L_0000023a8d5d9d80;  1 drivers
L_0000023a8d5d9dc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d2630_0 .net/2u *"_ivl_12", 31 0, L_0000023a8d5d9dc8;  1 drivers
v0000023a8d5d2770_0 .net *"_ivl_14", 31 0, L_0000023a8d5d6dc0;  1 drivers
v0000023a8d5d21d0_0 .net *"_ivl_18", 7 0, L_0000023a8d5d6fa0;  1 drivers
v0000023a8d5d2bd0_0 .net *"_ivl_2", 31 0, L_0000023a8d5d7860;  1 drivers
v0000023a8d5d2810_0 .net *"_ivl_20", 6 0, L_0000023a8d5d84e0;  1 drivers
L_0000023a8d5d9e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d4070_0 .net *"_ivl_22", 0 0, L_0000023a8d5d9e10;  1 drivers
L_0000023a8d5d9e58 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d1d70_0 .net/2u *"_ivl_28", 7 0, L_0000023a8d5d9e58;  1 drivers
v0000023a8d5d2ef0_0 .net *"_ivl_33", 0 0, L_0000023a8d5d7180;  1 drivers
v0000023a8d5d3d50_0 .net *"_ivl_34", 0 0, L_0000023a8d52a820;  1 drivers
v0000023a8d5d1eb0_0 .net *"_ivl_37", 0 0, L_0000023a8d5d7040;  1 drivers
L_0000023a8d5d9d38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d3030_0 .net *"_ivl_5", 23 0, L_0000023a8d5d9d38;  1 drivers
v0000023a8d5d4110_0 .net *"_ivl_6", 31 0, L_0000023a8d5d7a40;  1 drivers
v0000023a8d5d3a30_0 .net *"_ivl_8", 30 0, L_0000023a8d5d74a0;  1 drivers
v0000023a8d5d1ff0_0 .net "clk_en", 0 0, L_0000023a8d528e50;  1 drivers
v0000023a8d5d3170_0 .var "count", 7 0;
v0000023a8d5d41b0_0 .var "div_clk", 0 0;
v0000023a8d5d2950_0 .net "i_clk_en", 0 0, L_0000023a8d5da050;  alias, 1 drivers
v0000023a8d5d26d0_0 .net "i_div_ratio", 7 0, L_0000023a8d5d6b40;  1 drivers
v0000023a8d5d42f0_0 .net "i_ref_clk", 0 0, o0000023a8d57a818;  alias, 0 drivers
v0000023a8d5d3df0_0 .net "i_rst_n", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d3f30_0 .net "is_odd", 0 0, L_0000023a8d5d6500;  1 drivers
v0000023a8d5d4390_0 .net "is_one", 0 0, L_0000023a8d5d79a0;  1 drivers
v0000023a8d5d2f90_0 .net "is_zero", 0 0, L_0000023a8d5d6be0;  1 drivers
v0000023a8d5d2c70_0 .net "o_div_clk", 0 0, L_0000023a8d5d6c80;  alias, 1 drivers
v0000023a8d5d2590_0 .var "odd_edge_tog", 0 0;
E_0000023a8d51c500/0 .event negedge, v0000023a8d54e520_0;
E_0000023a8d51c500/1 .event posedge, v0000023a8d4c1680_0;
E_0000023a8d51c500 .event/or E_0000023a8d51c500/0, E_0000023a8d51c500/1;
L_0000023a8d5d6500 .part L_0000023a8d5d6b40, 0, 1;
L_0000023a8d5d7860 .concat [ 8 24 0 0], L_0000023a8d5d6b40, L_0000023a8d5d9d38;
L_0000023a8d5d74a0 .part L_0000023a8d5d7860, 1, 31;
L_0000023a8d5d7a40 .concat [ 31 1 0 0], L_0000023a8d5d74a0, L_0000023a8d5d9d80;
L_0000023a8d5d6dc0 .arith/sub 32, L_0000023a8d5d7a40, L_0000023a8d5d9dc8;
L_0000023a8d5d7cc0 .part L_0000023a8d5d6dc0, 0, 7;
L_0000023a8d5d84e0 .part L_0000023a8d5d6b40, 1, 7;
L_0000023a8d5d6fa0 .concat [ 7 1 0 0], L_0000023a8d5d84e0, L_0000023a8d5d9e10;
L_0000023a8d5d7b80 .part L_0000023a8d5d6fa0, 0, 7;
L_0000023a8d5d6be0 .reduce/nor L_0000023a8d5d6b40;
L_0000023a8d5d79a0 .cmp/eq 8, L_0000023a8d5d6b40, L_0000023a8d5d9e58;
L_0000023a8d5d7180 .reduce/nor L_0000023a8d5d79a0;
L_0000023a8d5d7040 .reduce/nor L_0000023a8d5d6be0;
L_0000023a8d5d6c80 .functor MUXZ 1, o0000023a8d57a818, v0000023a8d5d41b0_0, L_0000023a8d528e50, C4<>;
S_0000023a8d5cd310 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_0000023a8d5cc9b0;
 .timescale 0 0;
S_0000023a8d5cc050 .scope module, "clock_divider_UART_TX" "ClkDiv" 2 150, 35 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_0000023a8d51cf80 .param/l "Ratio_width" 0 35 2, C4<00000000000000000000000000001000>;
L_0000023a8d52a200 .functor AND 1, L_0000023a8d5da050, L_0000023a8d5d7d60, C4<1>, C4<1>;
L_0000023a8d52a740 .functor AND 1, L_0000023a8d52a200, L_0000023a8d5d7e00, C4<1>, C4<1>;
v0000023a8d5d3210_0 .net "Counter_full", 6 0, L_0000023a8d5d6aa0;  1 drivers
v0000023a8d5d2310_0 .net "Counter_half", 6 0, L_0000023a8d5d6e60;  1 drivers
L_0000023a8d5d9f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d23b0_0 .net *"_ivl_10", 0 0, L_0000023a8d5d9f30;  1 drivers
L_0000023a8d5d9f78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d32b0_0 .net/2u *"_ivl_12", 31 0, L_0000023a8d5d9f78;  1 drivers
v0000023a8d5d2450_0 .net *"_ivl_14", 31 0, L_0000023a8d5d75e0;  1 drivers
v0000023a8d5d2a90_0 .net *"_ivl_18", 7 0, L_0000023a8d5d7400;  1 drivers
v0000023a8d5d3e90_0 .net *"_ivl_2", 31 0, L_0000023a8d5d70e0;  1 drivers
v0000023a8d5d28b0_0 .net *"_ivl_20", 6 0, L_0000023a8d5d7c20;  1 drivers
L_0000023a8d5d9fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d3710_0 .net *"_ivl_22", 0 0, L_0000023a8d5d9fc0;  1 drivers
L_0000023a8d5da008 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d2e50_0 .net/2u *"_ivl_28", 7 0, L_0000023a8d5da008;  1 drivers
v0000023a8d5d3ad0_0 .net *"_ivl_33", 0 0, L_0000023a8d5d7d60;  1 drivers
v0000023a8d5d3350_0 .net *"_ivl_34", 0 0, L_0000023a8d52a200;  1 drivers
v0000023a8d5d33f0_0 .net *"_ivl_37", 0 0, L_0000023a8d5d7e00;  1 drivers
L_0000023a8d5d9ee8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023a8d5d1f50_0 .net *"_ivl_5", 23 0, L_0000023a8d5d9ee8;  1 drivers
v0000023a8d5d2270_0 .net *"_ivl_6", 31 0, L_0000023a8d5d7900;  1 drivers
v0000023a8d5d3490_0 .net *"_ivl_8", 30 0, L_0000023a8d5d6820;  1 drivers
v0000023a8d5d3530_0 .net "clk_en", 0 0, L_0000023a8d52a740;  1 drivers
v0000023a8d5d29f0_0 .var "count", 7 0;
v0000023a8d5d2b30_0 .var "div_clk", 0 0;
v0000023a8d5d4430_0 .net "i_clk_en", 0 0, L_0000023a8d5da050;  alias, 1 drivers
v0000023a8d5d2d10_0 .net "i_div_ratio", 7 0, v0000023a8d4c19a0_3;  alias, 1 drivers
v0000023a8d5d35d0_0 .net "i_ref_clk", 0 0, o0000023a8d57a818;  alias, 0 drivers
v0000023a8d5d1e10_0 .net "i_rst_n", 0 0, v0000023a8d4c2120_0;  alias, 1 drivers
v0000023a8d5d3fd0_0 .net "is_odd", 0 0, L_0000023a8d5d72c0;  1 drivers
v0000023a8d5d2090_0 .net "is_one", 0 0, L_0000023a8d5d66e0;  1 drivers
v0000023a8d5d2130_0 .net "is_zero", 0 0, L_0000023a8d5d7ae0;  1 drivers
v0000023a8d5d3670_0 .net "o_div_clk", 0 0, L_0000023a8d5d65a0;  alias, 1 drivers
v0000023a8d5d24f0_0 .var "odd_edge_tog", 0 0;
L_0000023a8d5d72c0 .part v0000023a8d4c19a0_3, 0, 1;
L_0000023a8d5d70e0 .concat [ 8 24 0 0], v0000023a8d4c19a0_3, L_0000023a8d5d9ee8;
L_0000023a8d5d6820 .part L_0000023a8d5d70e0, 1, 31;
L_0000023a8d5d7900 .concat [ 31 1 0 0], L_0000023a8d5d6820, L_0000023a8d5d9f30;
L_0000023a8d5d75e0 .arith/sub 32, L_0000023a8d5d7900, L_0000023a8d5d9f78;
L_0000023a8d5d6e60 .part L_0000023a8d5d75e0, 0, 7;
L_0000023a8d5d7c20 .part v0000023a8d4c19a0_3, 1, 7;
L_0000023a8d5d7400 .concat [ 7 1 0 0], L_0000023a8d5d7c20, L_0000023a8d5d9fc0;
L_0000023a8d5d6aa0 .part L_0000023a8d5d7400, 0, 7;
L_0000023a8d5d7ae0 .reduce/nor v0000023a8d4c19a0_3;
L_0000023a8d5d66e0 .cmp/eq 8, v0000023a8d4c19a0_3, L_0000023a8d5da008;
L_0000023a8d5d7d60 .reduce/nor L_0000023a8d5d66e0;
L_0000023a8d5d7e00 .reduce/nor L_0000023a8d5d7ae0;
L_0000023a8d5d65a0 .functor MUXZ 1, o0000023a8d57a818, v0000023a8d5d2b30_0, L_0000023a8d52a740, C4<>;
S_0000023a8d5cd4a0 .scope begin, "counter_proc" "counter_proc" 35 27, 35 27 0, S_0000023a8d5cc050;
 .timescale 0 0;
S_0000023a8d5cd180 .scope module, "clock_gating_ALU" "CLK_gate" 2 265, 36 1 0, S_0000023a8d4611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_0000023a8d528fa0 .functor AND 1, v0000023a8d5d3850_0, o0000023a8d578c58, C4<1>, C4<1>;
v0000023a8d5d3b70_0 .net "CLK", 0 0, o0000023a8d578c58;  alias, 0 drivers
v0000023a8d5d37b0_0 .net "CLK_EN", 0 0, v0000023a8d4c1ae0_0;  alias, 1 drivers
v0000023a8d5d2db0_0 .net "GATED_CLK", 0 0, L_0000023a8d528fa0;  alias, 1 drivers
v0000023a8d5d3850_0 .var "latch", 0 0;
E_0000023a8d51d140 .event anyedge, v0000023a8d4c1ae0_0, v0000023a8d54e0c0_0;
    .scope S_0000023a8d4c3eb0;
T_0 ;
    %wait E_0000023a8d51b440;
    %load/vec4 v0000023a8d4c1a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a8d4c3020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a8d4c3020_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a8d4c3020_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023a8d4c3eb0;
T_1 ;
    %wait E_0000023a8d51b440;
    %load/vec4 v0000023a8d4c1a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c33e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023a8d4c3020_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000023a8d4c33e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023a8d4c3b90;
T_2 ;
    %wait E_0000023a8d51bbc0;
    %load/vec4 v0000023a8d4c2e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a8d4c26c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023a8d4c26c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a8d4c26c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023a8d4c3b90;
T_3 ;
    %wait E_0000023a8d51bbc0;
    %load/vec4 v0000023a8d4c2e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c2120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023a8d4c26c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000023a8d4c2120_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023a8d5cc9b0;
T_4 ;
    %wait E_0000023a8d51c500;
    %fork t_1, S_0000023a8d5cd310;
    %jmp t_0;
    .scope S_0000023a8d5cd310;
t_1 ;
    %load/vec4 v0000023a8d5d3df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d3170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5d41b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5d2590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023a8d5d1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023a8d5d3f30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0000023a8d5d3170_0;
    %load/vec4 v0000023a8d5d30d0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d3170_0, 0;
    %load/vec4 v0000023a8d5d41b0_0;
    %inv;
    %assign/vec4 v0000023a8d5d41b0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000023a8d5d3f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0000023a8d5d3170_0;
    %load/vec4 v0000023a8d5d30d0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0000023a8d5d2590_0;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/1 T_4.9, 8;
    %load/vec4 v0000023a8d5d3f30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.13, 11;
    %load/vec4 v0000023a8d5d3170_0;
    %load/vec4 v0000023a8d5d38f0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.12, 10;
    %load/vec4 v0000023a8d5d2590_0;
    %nor/r;
    %and;
T_4.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d3170_0, 0;
    %load/vec4 v0000023a8d5d41b0_0;
    %inv;
    %assign/vec4 v0000023a8d5d41b0_0, 0;
    %load/vec4 v0000023a8d5d2590_0;
    %inv;
    %assign/vec4 v0000023a8d5d2590_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000023a8d5d3170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023a8d5d3170_0, 0;
T_4.8 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0000023a8d5cc9b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023a8d5cc050;
T_5 ;
    %wait E_0000023a8d51c500;
    %fork t_3, S_0000023a8d5cd4a0;
    %jmp t_2;
    .scope S_0000023a8d5cd4a0;
t_3 ;
    %load/vec4 v0000023a8d5d1e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d29f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5d2b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5d24f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023a8d5d3530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000023a8d5d3fd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000023a8d5d29f0_0;
    %load/vec4 v0000023a8d5d2310_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d29f0_0, 0;
    %load/vec4 v0000023a8d5d2b30_0;
    %inv;
    %assign/vec4 v0000023a8d5d2b30_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000023a8d5d3fd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v0000023a8d5d29f0_0;
    %load/vec4 v0000023a8d5d2310_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0000023a8d5d24f0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/1 T_5.9, 8;
    %load/vec4 v0000023a8d5d3fd0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.13, 11;
    %load/vec4 v0000023a8d5d29f0_0;
    %load/vec4 v0000023a8d5d3210_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.12, 10;
    %load/vec4 v0000023a8d5d24f0_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d29f0_0, 0;
    %load/vec4 v0000023a8d5d2b30_0;
    %inv;
    %assign/vec4 v0000023a8d5d2b30_0, 0;
    %load/vec4 v0000023a8d5d24f0_0;
    %inv;
    %assign/vec4 v0000023a8d5d24f0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000023a8d5d29f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023a8d5d29f0_0, 0;
T_5.8 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0000023a8d5cc050;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023a8d4c41d0;
T_6 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d4c3200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c1f40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023a8d4c30c0_0;
    %assign/vec4 v0000023a8d4c1f40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023a8d4c41d0;
T_7 ;
    %wait E_0000023a8d51c840;
    %load/vec4 v0000023a8d4c1f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.14 ;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0000023a8d5c3570_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v0000023a8d5c3570_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0000023a8d5c3570_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.26 ;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.22 ;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.28 ;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0000023a8d4c2080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.30 ;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.32 ;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.34 ;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.36 ;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0000023a8d4c1b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0000023a8d4c1f40_0;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
T_7.38 ;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023a8d4c30c0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023a8d4c41d0;
T_8 ;
    %wait E_0000023a8d51bc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d4c2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d4c1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a8d5c2a30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c3430_0, 0, 1;
    %load/vec4 v0000023a8d4c1f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0000023a8d4c3160_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d4c1ae0_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d4c1ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d4c2a80_0, 0, 1;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0000023a8d4c17c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0000023a8d5c2030_0;
    %store/vec4 v0000023a8d5c2a30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3430_0, 0, 1;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
T_8.13 ;
    %load/vec4 v0000023a8d5c25d0_0;
    %store/vec4 v0000023a8d5c3570_0, 0, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %store/vec4 v0000023a8d5c2d50_0, 0, 8;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023a8d4c41d0;
T_9 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d4c3200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c15e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c2b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d4c3160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c2f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5c2030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5c25d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5c2490_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5c2490_0, 0;
    %load/vec4 v0000023a8d4c1f40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0000023a8d4c1ea0_0;
    %assign/vec4 v0000023a8d5c25d0_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000023a8d4c15e0_0, 0;
    %load/vec4 v0000023a8d4c1ea0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000023a8d4c2b20_0, 0;
T_9.13 ;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %assign/vec4 v0000023a8d4c3160_0, 0;
T_9.15 ;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d4c21c0_0, 0;
    %load/vec4 v0000023a8d4c2260_0;
    %assign/vec4 v0000023a8d5c2030_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c2490_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c2490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c15e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d4c2b20_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c2490_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a8d4c15e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023a8d4c2b20_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0000023a8d4c1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v0000023a8d4c1ea0_0;
    %pad/u 4;
    %assign/vec4 v0000023a8d4c2f80_0, 0;
T_9.17 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0000023a8d4c1b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %load/vec4 v0000023a8d4c3340_0;
    %assign/vec4 v0000023a8d5c2030_0, 0;
T_9.19 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023a8d42d6a0;
T_10 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d54da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a8d54eb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d54e340_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023a8d54e340_0;
    %load/vec4 v0000023a8d54d9e0_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023a8d54eb60_0, 0;
    %load/vec4 v0000023a8d54d9e0_0;
    %assign/vec4 v0000023a8d54e340_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000023a8d54eb60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a8d54eac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023a8d54eb60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023a8d42d6a0;
T_11 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d54da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d54e020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023a8d54efc0_0;
    %assign/vec4 v0000023a8d54e020_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023a8d42d6a0;
T_12 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d54da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d54f240_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023a8d54d940_0;
    %assign/vec4 v0000023a8d54f240_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023a8d5cc370;
T_13 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5c2ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a8d5c3890_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023a8d5ceb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a8d5c3890_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000023a8d4c32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000023a8d5c3890_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5cdd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023a8d5c3890_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000023a8d5c3890_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000023a8d5c3890_0, 0;
T_13.7 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023a8d5cc370;
T_14 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5c2ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d5c3390_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023a8d5ceb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d5c3390_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000023a8d4c32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000023a8d5c3890_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5cdd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0000023a8d5c3390_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023a8d5c3390_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023a8d5cd630;
T_15 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5c23f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c2710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c27b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c3930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5c3a70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023a8d5c3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000023a8d5c28f0_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5c2670_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000023a8d5c2170_0;
    %assign/vec4 v0000023a8d5c2710_0, 0;
T_15.4 ;
    %load/vec4 v0000023a8d5c28f0_0;
    %load/vec4 v0000023a8d5c2670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0000023a8d5c2170_0;
    %assign/vec4 v0000023a8d5c27b0_0, 0;
T_15.6 ;
    %load/vec4 v0000023a8d5c28f0_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5c2670_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0000023a8d5c2170_0;
    %assign/vec4 v0000023a8d5c3930_0, 0;
    %load/vec4 v0000023a8d5c2710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.12, 9;
    %load/vec4 v0000023a8d5c27b0_0;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/1 T_15.11, 8;
    %load/vec4 v0000023a8d5c27b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.13, 10;
    %load/vec4 v0000023a8d5c3930_0;
    %and;
T_15.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.11;
    %flag_get/vec4 8;
    %jmp/1 T_15.10, 8;
    %load/vec4 v0000023a8d5c2710_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0000023a8d5c3930_0;
    %and;
T_15.14;
    %or;
T_15.10;
    %assign/vec4 v0000023a8d5c3a70_0, 0;
T_15.8 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023a8d4c3a00;
T_16 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5c2f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5c2cb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023a8d5c3250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0000023a8d5c3070_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000023a8d5c1ef0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000023a8d5c3070_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000023a8d5c2cb0_0, 4, 5;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023a8d5cbd30;
T_17 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5cf320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5ce060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5ce9c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000023a8d5ce1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000023a8d5cea60_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.6, 5;
    %load/vec4 v0000023a8d5cea60_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000023a8d5ce240_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000023a8d5cea60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000023a8d5ce060_0, 4, 5;
T_17.4 ;
    %load/vec4 v0000023a8d5cea60_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0000023a8d5ce060_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000023a8d5ce240_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v0000023a8d5ce9c0_0, 0;
T_17.7 ;
    %load/vec4 v0000023a8d5cea60_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0000023a8d5cf780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0000023a8d5ce9c0_0;
    %nor/r;
    %load/vec4 v0000023a8d5ce240_0;
    %cmp/e;
    %jmp/0xz  T_17.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cf1e0_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5cf1e0_0, 0;
T_17.14 ;
T_17.11 ;
    %load/vec4 v0000023a8d5cf780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v0000023a8d5ce9c0_0;
    %load/vec4 v0000023a8d5ce240_0;
    %cmp/e;
    %jmp/0xz  T_17.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cf1e0_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5cf1e0_0, 0;
T_17.18 ;
T_17.15 ;
T_17.9 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023a8d5cc1e0;
T_18 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5ce2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cec40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000023a8d5ce6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000023a8d5ce600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cec40_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5cec40_0, 0;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023a8d5cd7c0;
T_19 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5ce4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cf140_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000023a8d5ced80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000023a8d5cece0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5cf140_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5cf140_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023a8d4c3870;
T_20 ;
    %wait E_0000023a8d51c400;
    %load/vec4 v0000023a8d5c2210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000023a8d5c20d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000023a8d5c2530_0;
    %assign/vec4 v0000023a8d5c20d0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000023a8d4c3870;
T_21 ;
    %wait E_0000023a8d51d0c0;
    %load/vec4 v0000023a8d5c20d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.7;
T_21.0 ;
    %load/vec4 v0000023a8d5c3610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.9 ;
    %jmp T_21.7;
T_21.1 ;
    %load/vec4 v0000023a8d5c32f0_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5c2fd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0000023a8d5c37f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.11 ;
    %jmp T_21.7;
T_21.2 ;
    %load/vec4 v0000023a8d5c2e90_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.16, 5;
    %load/vec4 v0000023a8d5c2e90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000023a8d5c34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.18 ;
T_21.15 ;
    %jmp T_21.7;
T_21.3 ;
    %load/vec4 v0000023a8d5c32f0_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5c2fd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0000023a8d5c3750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.22 ;
    %jmp T_21.20;
T_21.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.20 ;
    %jmp T_21.7;
T_21.4 ;
    %load/vec4 v0000023a8d5c32f0_0;
    %pad/u 32;
    %load/vec4 v0000023a8d5c2fd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.23, 4;
    %load/vec4 v0000023a8d5c2350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.26;
T_21.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.26 ;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.24 ;
    %jmp T_21.7;
T_21.5 ;
    %load/vec4 v0000023a8d5c3610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
    %jmp T_21.28;
T_21.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000023a8d5c2530_0, 0, 6;
T_21.28 ;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000023a8d4c3870;
T_22 ;
    %wait E_0000023a8d51c240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c2c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c2850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c39d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c22b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5c36b0_0, 0, 1;
    %load/vec4 v0000023a8d5c20d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c36b0_0, 0, 1;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c31b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c2c10_0, 0, 1;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c22b0_0, 0, 1;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c39d0_0, 0, 1;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c3bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5c2850_0, 0, 1;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000023a8d5cc820;
T_23 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5cff30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023a8d5d11f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000023a8d5d1330_0;
    %assign/vec4 v0000023a8d5d11f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023a8d5cc820;
T_24 ;
    %wait E_0000023a8d51ccc0;
    %load/vec4 v0000023a8d5d11f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0000023a8d5d0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0000023a8d5d0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v0000023a8d5d07f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
T_24.12 ;
    %jmp T_24.10;
T_24.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
T_24.10 ;
    %jmp T_24.6;
T_24.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023a8d5d1330_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000023a8d5cc820;
T_25 ;
    %wait E_0000023a8d51ce40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %load/vec4 v0000023a8d5d11f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %jmp T_25.6;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %jmp T_25.6;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %jmp T_25.6;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %load/vec4 v0000023a8d5d0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d0930_0, 0, 1;
T_25.8 ;
    %jmp T_25.6;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %jmp T_25.6;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d5d1010_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023a8d5d0b10_0, 0, 2;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000023a8d5cc820;
T_26 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5cff30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5d06b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000023a8d5d1010_0;
    %assign/vec4 v0000023a8d5d06b0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000023a8d5cc690;
T_27 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5d0bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5cdf20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000023a8d5cfbe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0000023a8d5cf5a0_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000023a8d5cf6e0_0;
    %assign/vec4 v0000023a8d5cdf20_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000023a8d5d0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0000023a8d5cdf20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023a8d5cdf20_0, 0;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000023a8d5cc690;
T_28 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5d0bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023a8d5d18d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000023a8d5d0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000023a8d5d18d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023a8d5d18d0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023a8d5d18d0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000023a8d5cbec0;
T_29 ;
    %wait E_0000023a8d51c440;
    %load/vec4 v0000023a8d5d0e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0000023a8d5d09d0_0;
    %store/vec4 v0000023a8d5d0ed0_0, 0, 1;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0000023a8d5d1510_0;
    %store/vec4 v0000023a8d5d0ed0_0, 0, 1;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0000023a8d5d1470_0;
    %store/vec4 v0000023a8d5d0ed0_0, 0, 1;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0000023a8d5d0d90_0;
    %store/vec4 v0000023a8d5d0ed0_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000023a8d5cbec0;
T_30 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5d0390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5d0070_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000023a8d5d0ed0_0;
    %assign/vec4 v0000023a8d5d0070_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000023a8d5cdae0;
T_31 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5d1970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5d1790_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000023a8d5d0f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000023a8d5d15b0_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000023a8d5cfd50_0;
    %assign/vec4 v0000023a8d5d1790_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000023a8d5cdae0;
T_32 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d5d1970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5d10b0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000023a8d5d1150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000023a8d5cfdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v0000023a8d5d1790_0;
    %xor/r;
    %assign/vec4 v0000023a8d5d10b0_0, 0;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0000023a8d5d1790_0;
    %xnor/r;
    %assign/vec4 v0000023a8d5d10b0_0, 0;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000023a8d4c3d20;
T_33 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d4c2940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c28a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000023a8d4c2bc0_0;
    %assign/vec4 v0000023a8d4c2ee0_0, 0;
    %load/vec4 v0000023a8d4c2bc0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_33.2, 8;
    %load/vec4 v0000023a8d4c2ee0_0;
    %nor/r;
    %and;
T_33.2;
    %assign/vec4 v0000023a8d4c28a0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023a8d4189b0;
T_34 ;
    %wait E_0000023a8d51c080;
    %load/vec4 v0000023a8d56d340_0;
    %load/vec4 v0000023a8d56bae0_0;
    %pad/u 4;
    %load/vec4 v0000023a8d56d160_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v0000023a8d56d0c0_0, 0, 4;
    %load/vec4 v0000023a8d56d0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000023a8d56d0c0_0;
    %xor;
    %store/vec4 v0000023a8d56be00_0, 0, 4;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000023a8d4189b0;
T_35 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d56c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023a8d56d340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023a8d56c440_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000023a8d56d0c0_0;
    %assign/vec4 v0000023a8d56d340_0, 0;
    %load/vec4 v0000023a8d56be00_0;
    %pad/u 5;
    %assign/vec4 v0000023a8d56c440_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000023a8d4189b0;
T_36 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d56c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d56d160_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000023a8d56c3a0_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0000023a8d56be00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000023a8d56c3a0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_36.2, 8;
    %load/vec4 v0000023a8d56be00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023a8d56c3a0_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.2;
    %assign/vec4 v0000023a8d56d160_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000023a8d44c440;
T_37 ;
    %wait E_0000023a8d51ae80;
    %load/vec4 v0000023a8d56cd00_0;
    %load/vec4 v0000023a8d56c1c0_0;
    %inv;
    %and;
    %store/vec4 v0000023a8d56d840_0, 0, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000023a8d439400;
T_38 ;
    %wait E_0000023a8d51a500;
    %load/vec4 v0000023a8d56c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000023a8d56c9e0_0;
    %load/vec4 v0000023a8d56d7a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d56c580, 0, 4;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000023a8d439400;
T_39 ;
    %wait E_0000023a8d51a1c0;
    %load/vec4 v0000023a8d56c940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000023a8d56d3e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023a8d56c580, 4;
    %assign/vec4 v0000023a8d56d700_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000023a8d439590;
T_40 ;
    %wait E_0000023a8d51b280;
    %load/vec4 v0000023a8d56c620_0;
    %load/vec4 v0000023a8d56cb20_0;
    %pad/u 5;
    %load/vec4 v0000023a8d56bc20_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v0000023a8d56c4e0_0, 0, 5;
    %load/vec4 v0000023a8d56c4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000023a8d56c4e0_0;
    %xor;
    %store/vec4 v0000023a8d56bb80_0, 0, 5;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000023a8d439590;
T_41 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d56cbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023a8d56c620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023a8d56cf80_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000023a8d56c4e0_0;
    %assign/vec4 v0000023a8d56c620_0, 0;
    %load/vec4 v0000023a8d56bb80_0;
    %assign/vec4 v0000023a8d56cf80_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000023a8d439590;
T_42 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d56cbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d56bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d56d020_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000023a8d56bb80_0;
    %load/vec4 v0000023a8d56c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000023a8d56bc20_0, 0;
    %load/vec4 v0000023a8d56bb80_0;
    %load/vec4 v0000023a8d56c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000023a8d56d020_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000023a8d42b980;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
T_43.0 ;
    %load/vec4 v0000023a8d54df80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000023a8d54df80_0;
    %store/vec4a v0000023a8d54e7a0, 4, 0;
    %load/vec4 v0000023a8d54df80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a8d54e3e0_0, 0, 5;
    %end;
    .thread T_43;
    .scope S_0000023a8d42b980;
T_44 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d54ef20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
T_44.2 ;
    %load/vec4 v0000023a8d54df80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000023a8d54df80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d54e7a0, 0, 4;
    %load/vec4 v0000023a8d54df80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
T_44.4 ;
    %load/vec4 v0000023a8d54df80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_44.5, 5;
    %ix/getv/s 4, v0000023a8d54df80_0;
    %load/vec4a v0000023a8d54e7a0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a8d54e5c0_0;
    %load/vec4 v0000023a8d54df80_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000023a8d54df80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d54e7a0, 0, 4;
    %load/vec4 v0000023a8d54df80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
    %jmp T_44.4;
T_44.5 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000023a8d42b980;
T_45 ;
    %wait E_0000023a8d518840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
T_45.0 ;
    %load/vec4 v0000023a8d54df80_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_45.1, 5;
    %ix/getv/s 4, v0000023a8d54df80_0;
    %load/vec4a v0000023a8d54e7a0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000023a8d54df80_0;
    %store/vec4 v0000023a8d54e3e0_0, 4, 1;
    %load/vec4 v0000023a8d54df80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d54df80_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000023a8d44c2b0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
T_46.0 ;
    %load/vec4 v0000023a8d522b60_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000023a8d522b60_0;
    %store/vec4a v0000023a8d56b9a0, 4, 0;
    %load/vec4 v0000023a8d522b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023a8d523060_0, 0, 5;
    %end;
    .thread T_46;
    .scope S_0000023a8d44c2b0;
T_47 ;
    %wait E_0000023a8d51a100;
    %load/vec4 v0000023a8d54e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
T_47.2 ;
    %load/vec4 v0000023a8d522b60_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000023a8d522b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d56b9a0, 0, 4;
    %load/vec4 v0000023a8d522b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
T_47.4 ;
    %load/vec4 v0000023a8d522b60_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.5, 5;
    %ix/getv/s 4, v0000023a8d522b60_0;
    %load/vec4a v0000023a8d56b9a0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023a8d54e200_0;
    %load/vec4 v0000023a8d522b60_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000023a8d522b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d56b9a0, 0, 4;
    %load/vec4 v0000023a8d522b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000023a8d44c2b0;
T_48 ;
    %wait E_0000023a8d519d40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
T_48.0 ;
    %load/vec4 v0000023a8d522b60_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.1, 5;
    %ix/getv/s 4, v0000023a8d522b60_0;
    %load/vec4a v0000023a8d56b9a0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000023a8d522b60_0;
    %store/vec4 v0000023a8d523060_0, 4, 1;
    %load/vec4 v0000023a8d522b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d522b60_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000023a8d4c36e0;
T_49 ;
    %wait E_0000023a8d51bac0;
    %load/vec4 v0000023a8d4c2c60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a8d4c2d00_0, 0, 3;
    %jmp T_49.4;
T_49.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023a8d4c2d00_0, 0, 3;
    %jmp T_49.4;
T_49.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023a8d4c2d00_0, 0, 3;
    %jmp T_49.4;
T_49.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023a8d4c2d00_0, 0, 3;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000023a8d5cd180;
T_50 ;
    %wait E_0000023a8d51d140;
    %load/vec4 v0000023a8d5d3b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000023a8d5d37b0_0;
    %assign/vec4 v0000023a8d5d3850_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000023a8d44fc10;
T_51 ;
    %wait E_0000023a8d518900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d573850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d571cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d572b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d572ef0_0, 0, 1;
    %load/vec4 v0000023a8d573350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000023a8d5730d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.7;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d573850_0, 0, 1;
    %jmp T_51.7;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d571cd0_0, 0, 1;
    %jmp T_51.7;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d572b30_0, 0, 1;
    %jmp T_51.7;
T_51.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023a8d572ef0_0, 0, 1;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d573850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d571cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d572b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023a8d572ef0_0, 0, 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000023a8d431bb0;
T_52 ;
    %wait E_0000023a8d517fc0;
    %load/vec4 v0000023a8d572f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d571c30_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000023a8d5726d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000023a8d572770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.4 ;
    %load/vec4 v0000023a8d572450_0;
    %load/vec4 v0000023a8d572590_0;
    %add;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %jmp T_52.8;
T_52.5 ;
    %load/vec4 v0000023a8d572450_0;
    %load/vec4 v0000023a8d572590_0;
    %sub;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %jmp T_52.8;
T_52.6 ;
    %load/vec4 v0000023a8d572450_0;
    %load/vec4 v0000023a8d572590_0;
    %mul;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %jmp T_52.8;
T_52.7 ;
    %load/vec4 v0000023a8d572450_0;
    %load/vec4 v0000023a8d572590_0;
    %div;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d571c30_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5724f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d571c30_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000023a8d421210;
T_53 ;
    %wait E_0000023a8d517fc0;
    %load/vec4 v0000023a8d572270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5735d0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000023a8d5733f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000023a8d573210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.4 ;
    %load/vec4 v0000023a8d571d70_0;
    %load/vec4 v0000023a8d5732b0_0;
    %and;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %jmp T_53.8;
T_53.5 ;
    %load/vec4 v0000023a8d571d70_0;
    %load/vec4 v0000023a8d5732b0_0;
    %or;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %jmp T_53.8;
T_53.6 ;
    %load/vec4 v0000023a8d571d70_0;
    %load/vec4 v0000023a8d5732b0_0;
    %and;
    %inv;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %jmp T_53.8;
T_53.7 ;
    %load/vec4 v0000023a8d571d70_0;
    %load/vec4 v0000023a8d5732b0_0;
    %or;
    %inv;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d5735d0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d571a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d5735d0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000023a8d44fa80;
T_54 ;
    %wait E_0000023a8d517fc0;
    %load/vec4 v0000023a8d572db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d572c70_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000023a8d572a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000023a8d573170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %jmp T_54.8;
T_54.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %jmp T_54.8;
T_54.5 ;
    %load/vec4 v0000023a8d573030_0;
    %load/vec4 v0000023a8d572950_0;
    %cmp/e;
    %jmp/0xz  T_54.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
T_54.10 ;
    %jmp T_54.8;
T_54.6 ;
    %load/vec4 v0000023a8d572950_0;
    %load/vec4 v0000023a8d573030_0;
    %cmp/u;
    %jmp/0xz  T_54.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %jmp T_54.12;
T_54.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
T_54.12 ;
    %jmp T_54.8;
T_54.7 ;
    %load/vec4 v0000023a8d573030_0;
    %load/vec4 v0000023a8d572950_0;
    %cmp/u;
    %jmp/0xz  T_54.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %jmp T_54.14;
T_54.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
T_54.14 ;
    %jmp T_54.8;
T_54.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d572c70_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d5721d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d572c70_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000023a8d42d510;
T_55 ;
    %wait E_0000023a8d517fc0;
    %load/vec4 v0000023a8d52c050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d52c870_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000023a8d52dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000023a8d52be70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.4 ;
    %load/vec4 v0000023a8d571ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %jmp T_55.8;
T_55.5 ;
    %load/vec4 v0000023a8d571ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %jmp T_55.8;
T_55.6 ;
    %load/vec4 v0000023a8d52d770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %jmp T_55.8;
T_55.7 ;
    %load/vec4 v0000023a8d52d770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d52c870_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d52c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d52c870_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000023a8d431a20;
T_56 ;
    %wait E_0000023a8d518140;
    %load/vec4 v0000023a8d5728b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %jmp T_56.4;
T_56.0 ;
    %load/vec4 v0000023a8d5723b0_0;
    %store/vec4 v0000023a8d572630_0, 0, 8;
    %jmp T_56.4;
T_56.1 ;
    %load/vec4 v0000023a8d5737b0_0;
    %store/vec4 v0000023a8d572630_0, 0, 8;
    %jmp T_56.4;
T_56.2 ;
    %load/vec4 v0000023a8d572090_0;
    %store/vec4 v0000023a8d572630_0, 0, 8;
    %jmp T_56.4;
T_56.3 ;
    %load/vec4 v0000023a8d572bd0_0;
    %store/vec4 v0000023a8d572630_0, 0, 8;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000023a8d4213a0;
T_57 ;
    %wait E_0000023a8d519040;
    %load/vec4 v0000023a8d572310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %load/vec4 v0000023a8d5719b0_0;
    %store/vec4 v0000023a8d571f50_0, 0, 1;
    %jmp T_57.4;
T_57.1 ;
    %load/vec4 v0000023a8d571af0_0;
    %store/vec4 v0000023a8d571f50_0, 0, 1;
    %jmp T_57.4;
T_57.2 ;
    %load/vec4 v0000023a8d571e10_0;
    %store/vec4 v0000023a8d571f50_0, 0, 1;
    %jmp T_57.4;
T_57.3 ;
    %load/vec4 v0000023a8d571eb0_0;
    %store/vec4 v0000023a8d571f50_0, 0, 1;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000023a8d4c4040;
T_58 ;
    %wait E_0000023a8d518cc0;
    %load/vec4 v0000023a8d4c1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023a8d4c2620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c2da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023a8d4c24e0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0000023a8d4c24e0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %load/vec4 v0000023a8d4c24e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_58.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000023a8d4c24e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d4c19a0, 0, 4;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0000023a8d4c24e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_58.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000023a8d4c24e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d4c19a0, 0, 4;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000023a8d4c24e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d4c19a0, 0, 4;
T_58.7 ;
T_58.5 ;
    %load/vec4 v0000023a8d4c24e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023a8d4c24e0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000023a8d4c1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0000023a8d4c2300_0;
    %load/vec4 v0000023a8d4c1860_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023a8d4c19a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023a8d4c2da0_0, 0;
    %jmp T_58.9;
T_58.8 ;
    %load/vec4 v0000023a8d4c29e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.12, 9;
    %load/vec4 v0000023a8d4c1540_0;
    %nor/r;
    %and;
T_58.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0000023a8d4c1860_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023a8d4c19a0, 4;
    %assign/vec4 v0000023a8d4c2620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023a8d4c2da0_0, 0;
T_58.10 ;
T_58.9 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 37;
    "N/A";
    "<interactive>";
    "SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
