/* DO NOT edit this file, your changes will be overwritten and won't take any effect! */
/* Generated from CFLAGS: -DAUTO_INIT_LED0 -Werror -DCPU_FAM_STM32L4 -DSTM32L432xx -DCPU_LINE_STM32L432xx -DSTM32_FLASHSIZE=262144U -mno-thumb-interwork -mcpu=cortex-m4 -mlittle-endian -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -ffunction-sections -fdata-sections -fno-builtin -fshort-enums -ggdb -g3 -Os -DCPU_MODEL_STM32L432KC -DCPU_ARCH_CORTEX_M4F -DRIOT_APPLICATION="riot_test1" -DBOARD_NUCLEO_L432KC="nucleo-l432kc" -DRIOT_BOARD=BOARD_NUCLEO_L432KC -DCPU_STM32L4="stm32l4" -DRIOT_CPU=CPU_STM32L4 -DMCU_STM32L4="stm32l4" -DRIOT_MCU=MCU_STM32L4 -std=c99 -fno-delete-null-pointer-checks -fdiagnostics-color -Wstrict-prototypes -Wold-style-definition -fno-common -Wall -Wextra -Wformat=2 -Wformat-overflow -Wformat-truncation -Wmissing-include-dirs -DNDEBUG -DMODULE_AUTO_INIT -DMODULE_BOARD -DMODULE_BOARDS_COMMON_NUCLEO -DMODULE_CORE -DMODULE_CORE_MSG -DMODULE_CORTEXM_COMMON -DMODULE_CORTEXM_COMMON_PERIPH -DMODULE_CORTEXM_FPU -DMODULE_CPU -DMODULE_DIV -DMODULE_NEWLIB -DMODULE_NEWLIB_NANO -DMODULE_NEWLIB_SYSCALLS_DEFAULT -DMODULE_PERIPH -DMODULE_PERIPH_COMMON -DMODULE_PERIPH_GPIO -DMODULE_PERIPH_PM -DMODULE_PERIPH_TIMER -DMODULE_PERIPH_UART -DMODULE_PM_LAYERED -DMODULE_STDIO_UART -DMODULE_STM32_COMMON -DMODULE_STM32_COMMON_PERIPH -DMODULE_SYS -DMODULE_XTIMER -DRIOT_VERSION="2019.07" */
#define AUTO_INIT_LED0 1
#define CPU_FAM_STM32L4 1
#define STM32L432xx 1
#define CPU_LINE_STM32L432xx 1
#define STM32_FLASHSIZE 262144U
#define CPU_MODEL_STM32L432KC 1
#define CPU_ARCH_CORTEX_M4F 1
#define RIOT_APPLICATION "riot_test1"
#define BOARD_NUCLEO_L432KC "nucleo-l432kc"
#define RIOT_BOARD BOARD_NUCLEO_L432KC
#define CPU_STM32L4 "stm32l4"
#define RIOT_CPU CPU_STM32L4
#define MCU_STM32L4 "stm32l4"
#define RIOT_MCU MCU_STM32L4
#define NDEBUG 1
#define MODULE_AUTO_INIT 1
#define MODULE_BOARD 1
#define MODULE_BOARDS_COMMON_NUCLEO 1
#define MODULE_CORE 1
#define MODULE_CORE_MSG 1
#define MODULE_CORTEXM_COMMON 1
#define MODULE_CORTEXM_COMMON_PERIPH 1
#define MODULE_CORTEXM_FPU 1
#define MODULE_CPU 1
#define MODULE_DIV 1
#define MODULE_NEWLIB 1
#define MODULE_NEWLIB_NANO 1
#define MODULE_NEWLIB_SYSCALLS_DEFAULT 1
#define MODULE_PERIPH 1
#define MODULE_PERIPH_COMMON 1
#define MODULE_PERIPH_GPIO 1
#define MODULE_PERIPH_PM 1
#define MODULE_PERIPH_TIMER 1
#define MODULE_PERIPH_UART 1
#define MODULE_PM_LAYERED 1
#define MODULE_STDIO_UART 1
#define MODULE_STM32_COMMON 1
#define MODULE_STM32_COMMON_PERIPH 1
#define MODULE_SYS 1
#define MODULE_XTIMER 1
#define RIOT_VERSION "2019.07"
