head	1.1;
access;
symbols
	OMAP3-1_18:1.1
	OMAP3-1_17:1.1
	OMAP3-1_16:1.1
	OMAP3-1_15:1.1
	OMAP3-1_14:1.1
	SMP:1.1.0.2
	SMP_bp:1.1
	OMAP3-1_13:1.1
	OMAP3-1_12:1.1
	OMAP3-1_11:1.1
	OMAP3-1_10:1.1
	OMAP3-1_09:1.1
	OMAP3-1_08:1.1
	OMAP3-1_07:1.1
	OMAP3-1_06:1.1
	OMAP3-1_05:1.1
	OMAP3-1_04:1.1
	OMAP3-1_03:1.1
	OMAP3-1_02:1.1
	OMAP3-1_01:1.1
	OMAP3-1_00:1.1
	OMAP3-0_99:1.1
	OMAP3-0_98:1.1
	OMAP3-0_97:1.1
	OMAP3-0_96:1.1
	OMAP3-0_95:1.1
	OMAP3-0_94:1.1
	OMAP3-0_93:1.1
	OMAP3-0_92:1.1
	OMAP3-0_91:1.1
	OMAP3-0_90:1.1
	OMAP3-0_89:1.1
	OMAP3-0_88:1.1
	OMAP3-0_87:1.1
	OMAP3-0_86:1.1
	OMAP3-0_85:1.1
	OMAP3-0_84:1.1;
locks; strict;
comment	@# @;


1.1
date	2013.01.13.20.35.08;	author jlee;	state Exp;
branches;
next	;
commitid	ZhVfsWvYtPXiB5Aw;


desc
@@


1.1
log
@Program the gamma table in the Pandora's LCD
Detail:
  s/Video - Added code to program the gamma table in the Pandora's LCD, as the power-on settings aren't very good
  s/Boot - Initialise the LCD at the right time
  hdr/SPI - SPI register definitions, for programming the gamma table and (eventually) a full SPI driver
Admin:
  Tested on Pandora


Version 0.84. Tagged as 'OMAP3-0_84'
@
text
@; Copyright 2013 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

; SPI registers - relative to L4_McSPI1, L4_McSPI2, etc.
MCSPI_REVISION        * &00
MCSPI_SYSCONFIG       * &10
MCSPI_SYSSTATUS       * &14
MCSPI_IRQSTATUS       * &18
MCSPI_IRQENABLE       * &1C
MCSPI_WAKEUPENABLE    * &20
MCSPI_SYST            * &24
MCSPI_MODULCTRL       * &28
MCSPI_CHxCONF         * &2C
MCSPI_CHxSTAT         * &30
MCSPI_CHxCTRL         * &34
MCSPI_TXx             * &38
MCSPI_RXx             * &3C
MCSPI_XFERLEVEL       * &7C

; Stride between per-channel registers
MCSPI_STRIDE          * &14

; Interrupt numbers
SPI1_IRQ        * 65
SPI2_IRQ        * 66
SPI3_IRQ        * 91
SPI4_IRQ        * 48

        END
@
