xst -intstyle ise -ifn "C:/Xilinx/zip/lab_03/my_and2/my_and2.xst" -ofn "C:/Xilinx/zip/lab_03/my_and2/my_and2.syr" 
xst -intstyle ise -ifn "C:/Users/UOS/Desktop/lab_03/my_and2/my_and2.xst" -ofn "C:/Users/UOS/Desktop/lab_03/my_and2/my_and2.syr" 
vhdtdtfi -lib work C:/Users/UOS/Desktop/lab_03/my_and2/my_and2.v -lang verilog -prj my_and2 -o my_and2.spl -module my_and2 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3 my_and2.spl C:/Users/UOS/Desktop/lab_03/my_and2/my_and2.sym 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc my_and2.ucf -p xc3s200-pq208-4 my_and2.ngc my_and2.ngd  
map -intstyle ise -p xc3s200-pq208-4 -cm area -ir off -pr off -c 100 -o my_and2_map.ncd my_and2.ngd my_and2.pcf 
par -w -intstyle ise -ol high -t 1 my_and2_map.ncd my_and2.ncd my_and2.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml my_and2.twx my_and2.ncd -o my_and2.twr my_and2.pcf -ucf my_and2.ucf 
bitgen -intstyle ise -f my_and2.ut my_and2.ncd 
