<stg><name>fp2_decode.2_Pipeline_VITIS_LOOP_51_1</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln49 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_273 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_273"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %icmp_ln51 = icmp_eq  i8 %i_273, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %add_ln51 = add i8 %i_273, i8 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln51 = br i1 %icmp_ln51, void %for.inc.split, void %for.inc13.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
for.inc.split:0 %zext_ln51 = zext i8 %i_273

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:4 %add_ln52 = add i9 %zext_ln51, i9 %x_read

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="9">
<![CDATA[
for.inc.split:5 %trunc_ln52 = trunc i9 %add_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln52, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln49 = store i8 %add_ln51, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.inc13.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:6 %zext_ln52 = zext i3 %trunc_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:7 %shl_ln52 = shl i8 1, i8 %zext_ln52

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:9 %zext_ln52_1 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:10 %PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="PKB_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc.split:11 %store_ln52 = store void @_ssdm_op_Write.bram.p0i64, i6 %PKB_addr, i64 0, i8 %shl_ln52

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln51 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="39" name="PKB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="PKB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="PKB" to="specbramwithbyteenable_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i9" to="x_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="x" to="x_read" fromId="38" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln49" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="i" to="store_ln49" fromId="5" toId="8">
</dataflow>
<dataflow id="51" from="i" to="i_273" fromId="5" toId="10">
</dataflow>
<dataflow id="52" from="i_273" to="icmp_ln51" fromId="10" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="icmp_ln51" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="i_273" to="add_ln51" fromId="10" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_56" to="add_ln51" fromId="56" toId="12">
</dataflow>
<dataflow id="58" from="icmp_ln51" to="br_ln51" fromId="11" toId="13">
</dataflow>
<dataflow id="59" from="i_273" to="zext_ln51" fromId="10" toId="14">
</dataflow>
<dataflow id="60" from="zext_ln51" to="add_ln52" fromId="14" toId="15">
</dataflow>
<dataflow id="61" from="x_read" to="add_ln52" fromId="7" toId="15">
</dataflow>
<dataflow id="62" from="add_ln52" to="trunc_ln52" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="_ssdm_op_PartSelect.i6.i9.i32.i32" to="lshr_ln" fromId="63" toId="17">
</dataflow>
<dataflow id="65" from="add_ln52" to="lshr_ln" fromId="15" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="lshr_ln" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_68" to="lshr_ln" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="add_ln51" to="store_ln49" fromId="12" toId="18">
</dataflow>
<dataflow id="71" from="i" to="store_ln49" fromId="5" toId="18">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="72" toId="19">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specpipeline_ln49" fromId="74" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specpipeline_ln49" fromId="76" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specpipeline_ln49" fromId="76" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_76" to="specpipeline_ln49" fromId="76" toId="19">
</dataflow>
<dataflow id="81" from="empty_44" to="specpipeline_ln49" fromId="80" toId="19">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="82" toId="20">
</dataflow>
<dataflow id="85" from="StgValue_84" to="speclooptripcount_ln49" fromId="84" toId="20">
</dataflow>
<dataflow id="86" from="StgValue_84" to="speclooptripcount_ln49" fromId="84" toId="20">
</dataflow>
<dataflow id="87" from="StgValue_84" to="speclooptripcount_ln49" fromId="84" toId="20">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="88" toId="21">
</dataflow>
<dataflow id="91" from="empty_8" to="specloopname_ln51" fromId="90" toId="21">
</dataflow>
<dataflow id="92" from="trunc_ln52" to="zext_ln52" fromId="16" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_56" to="shl_ln52" fromId="56" toId="23">
</dataflow>
<dataflow id="94" from="zext_ln52" to="shl_ln52" fromId="22" toId="23">
</dataflow>
<dataflow id="95" from="lshr_ln" to="zext_ln52_1" fromId="17" toId="24">
</dataflow>
<dataflow id="96" from="PKB" to="PKB_addr" fromId="39" toId="25">
</dataflow>
<dataflow id="97" from="StgValue_76" to="PKB_addr" fromId="76" toId="25">
</dataflow>
<dataflow id="98" from="zext_ln52_1" to="PKB_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.bram.p0i64" to="store_ln52" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="PKB_addr" to="store_ln52" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln52" fromId="102" toId="26">
</dataflow>
<dataflow id="104" from="shl_ln52" to="store_ln52" fromId="23" toId="26">
</dataflow>
<dataflow id="105" from="icmp_ln51" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
