

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Sat Sep 16 13:31:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  6.570 ns|     2.43 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   165356|   165648|  1.488 ms|  1.491 ms|  165285|  165577|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                       |                                    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                Instance               |               Module               |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |kernel_Loop_VITIS_LOOP_70_1_proc21_U0  |kernel_Loop_VITIS_LOOP_70_1_proc21  |     3651|     3651|  32.859 us|  32.859 us|    3651|    3651|        no|
        |myproject_U0                           |myproject                           |   165284|   165576|   1.488 ms|   1.490 ms|  165285|  165577|  dataflow|
        |entry_proc_U0                          |entry_proc                          |        0|        0|       0 ns|       0 ns|       0|       0|        no|
        |kernel_Loop_VITIS_LOOP_86_2_proc22_U0  |kernel_Loop_VITIS_LOOP_86_2_proc22  |     1098|     1098|   9.882 us|   9.882 us|    1098|    1098|        no|
        +---------------------------------------+------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        2|     -|       99|      146|    -|
|Instance             |       18|  1026|   588345|   901420|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       20|  1026|   588447|   901609|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    34|       67|      207|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    11|       22|       69|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+------+--------+--------+-----+
    |                Instance               |               Module               | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +---------------------------------------+------------------------------------+---------+------+--------+--------+-----+
    |entry_proc_U0                          |entry_proc                          |        0|     0|       3|      29|    0|
    |kernel_Loop_VITIS_LOOP_70_1_proc21_U0  |kernel_Loop_VITIS_LOOP_70_1_proc21  |        0|     0|      99|     581|    0|
    |kernel_Loop_VITIS_LOOP_86_2_proc22_U0  |kernel_Loop_VITIS_LOOP_86_2_proc22  |        0|     0|     162|     614|    0|
    |myproject_U0                           |myproject                           |       18|  1026|  588081|  900196|    0|
    +---------------------------------------+------------------------------------+---------+------+--------+--------+-----+
    |Total                                  |                                    |       18|  1026|  588345|  901420|    0|
    +---------------------------------------+------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+----+----+-----+------+-----+---------+
    |    Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------+---------+----+----+-----+------+-----+---------+
    |in_buf1_U   |        1|  47|   0|    -|  3000|    8|    24000|
    |out_buf2_U  |        1|  47|   0|    -|  1024|    8|     8192|
    |out_c_U     |        0|   5|   0|    -|     4|   64|      256|
    +------------+---------+----+----+-----+------+-----+---------+
    |Total       |        2|  99|   0|    0|  4028|   80|    32448|
    +------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                  |       and|   0|  0|   2|           1|           1|
    |kernel_Loop_VITIS_LOOP_70_1_proc21_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |myproject_U0_ap_start                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel_Loop_VITIS_LOOP_70_1_proc21_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_myproject_U0_ap_ready                           |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|  16|           8|           8|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                          |   9|          2|    1|          2|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_70_1_proc21_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_myproject_U0_ap_ready                           |   9|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |  27|          6|    3|          6|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                          |  1|   0|    1|          0|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_70_1_proc21_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_myproject_U0_ap_ready                           |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  3|   0|    3|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------------+-----+------+------------+--------------+--------------+
|m_axi_gmem0_AWVALID    |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|     8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|     8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM   |   in|    11|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|       m_axi|         gmem0|       pointer|
|in_r                   |   in|    64|     ap_none|          in_r|        scalar|
|in_r_ap_vld            |   in|     1|     ap_none|          in_r|        scalar|
|m_axi_gmem10_AWVALID   |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWREADY   |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWADDR    |  out|    64|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWID      |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWLEN     |  out|    32|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWSIZE    |  out|     3|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWBURST   |  out|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWLOCK    |  out|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWCACHE   |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWPROT    |  out|     3|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWQOS     |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWREGION  |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_AWUSER    |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WVALID    |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WREADY    |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WDATA     |  out|     8|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WSTRB     |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WLAST     |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WID       |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_WUSER     |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARVALID   |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARREADY   |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARADDR    |  out|    64|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARID      |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARLEN     |  out|    32|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARSIZE    |  out|     3|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARBURST   |  out|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARLOCK    |  out|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARCACHE   |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARPROT    |  out|     3|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARQOS     |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARREGION  |  out|     4|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_ARUSER    |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RVALID    |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RREADY    |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RDATA     |   in|     8|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RLAST     |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RID       |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RFIFONUM  |   in|    11|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RUSER     |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_RRESP     |   in|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_BVALID    |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_BREADY    |  out|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_BRESP     |   in|     2|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_BID       |   in|     1|       m_axi|        gmem10|       pointer|
|m_axi_gmem10_BUSER     |   in|     1|       m_axi|        gmem10|       pointer|
|out_r                  |   in|    64|     ap_none|         out_r|        scalar|
|out_r_ap_vld           |   in|     1|     ap_none|         out_r|        scalar|
|fw2_v1_address0        |  out|     6|   ap_memory|        fw2_v1|         array|
|fw2_v1_ce0             |  out|     1|   ap_memory|        fw2_v1|         array|
|fw2_v1_d0              |  out|  6144|   ap_memory|        fw2_v1|         array|
|fw2_v1_q0              |   in|  6144|   ap_memory|        fw2_v1|         array|
|fw2_v1_we0             |  out|   768|   ap_memory|        fw2_v1|         array|
|fw2_v1_address1        |  out|     6|   ap_memory|        fw2_v1|         array|
|fw2_v1_ce1             |  out|     1|   ap_memory|        fw2_v1|         array|
|fw2_v1_d1              |  out|  6144|   ap_memory|        fw2_v1|         array|
|fw2_v1_q1              |   in|  6144|   ap_memory|        fw2_v1|         array|
|fw2_v1_we1             |  out|   768|   ap_memory|        fw2_v1|         array|
|fw2_v2_address0        |  out|     6|   ap_memory|        fw2_v2|         array|
|fw2_v2_ce0             |  out|     1|   ap_memory|        fw2_v2|         array|
|fw2_v2_d0              |  out|  6144|   ap_memory|        fw2_v2|         array|
|fw2_v2_q0              |   in|  6144|   ap_memory|        fw2_v2|         array|
|fw2_v2_we0             |  out|   768|   ap_memory|        fw2_v2|         array|
|fw2_v2_address1        |  out|     6|   ap_memory|        fw2_v2|         array|
|fw2_v2_ce1             |  out|     1|   ap_memory|        fw2_v2|         array|
|fw2_v2_d1              |  out|  6144|   ap_memory|        fw2_v2|         array|
|fw2_v2_q1              |   in|  6144|   ap_memory|        fw2_v2|         array|
|fw2_v2_we1             |  out|   768|   ap_memory|        fw2_v2|         array|
|fwr2_v1_address0       |  out|     9|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_ce0            |  out|     1|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_d0             |  out|  6144|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_q0             |   in|  6144|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_we0            |  out|   768|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_address1       |  out|     9|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_ce1            |  out|     1|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_d1             |  out|  6144|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_q1             |   in|  6144|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_we1            |  out|   768|   ap_memory|       fwr2_v1|         array|
|fwr2_v2_address0       |  out|     9|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_ce0            |  out|     1|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_d0             |  out|  6144|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_q0             |   in|  6144|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_we0            |  out|   768|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_address1       |  out|     9|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_ce1            |  out|     1|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_d1             |  out|  6144|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_q1             |   in|  6144|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_we1            |  out|   768|   ap_memory|       fwr2_v2|         array|
|bw2_v1_address0        |  out|     6|   ap_memory|        bw2_v1|         array|
|bw2_v1_ce0             |  out|     1|   ap_memory|        bw2_v1|         array|
|bw2_v1_d0              |  out|  6144|   ap_memory|        bw2_v1|         array|
|bw2_v1_q0              |   in|  6144|   ap_memory|        bw2_v1|         array|
|bw2_v1_we0             |  out|   768|   ap_memory|        bw2_v1|         array|
|bw2_v1_address1        |  out|     6|   ap_memory|        bw2_v1|         array|
|bw2_v1_ce1             |  out|     1|   ap_memory|        bw2_v1|         array|
|bw2_v1_d1              |  out|  6144|   ap_memory|        bw2_v1|         array|
|bw2_v1_q1              |   in|  6144|   ap_memory|        bw2_v1|         array|
|bw2_v1_we1             |  out|   768|   ap_memory|        bw2_v1|         array|
|bw2_v2_address0        |  out|     6|   ap_memory|        bw2_v2|         array|
|bw2_v2_ce0             |  out|     1|   ap_memory|        bw2_v2|         array|
|bw2_v2_d0              |  out|  6144|   ap_memory|        bw2_v2|         array|
|bw2_v2_q0              |   in|  6144|   ap_memory|        bw2_v2|         array|
|bw2_v2_we0             |  out|   768|   ap_memory|        bw2_v2|         array|
|bw2_v2_address1        |  out|     6|   ap_memory|        bw2_v2|         array|
|bw2_v2_ce1             |  out|     1|   ap_memory|        bw2_v2|         array|
|bw2_v2_d1              |  out|  6144|   ap_memory|        bw2_v2|         array|
|bw2_v2_q1              |   in|  6144|   ap_memory|        bw2_v2|         array|
|bw2_v2_we1             |  out|   768|   ap_memory|        bw2_v2|         array|
|bwr2_v1_address0       |  out|     9|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_ce0            |  out|     1|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_d0             |  out|  6144|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_q0             |   in|  6144|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_we0            |  out|   768|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_address1       |  out|     9|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_ce1            |  out|     1|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_d1             |  out|  6144|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_q1             |   in|  6144|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_we1            |  out|   768|   ap_memory|       bwr2_v1|         array|
|bwr2_v2_address0       |  out|     9|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_ce0            |  out|     1|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_d0             |  out|  6144|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_q0             |   in|  6144|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_we0            |  out|   768|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_address1       |  out|     9|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_ce1            |  out|     1|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_d1             |  out|  6144|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_q1             |   in|  6144|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_we1            |  out|   768|   ap_memory|       bwr2_v2|         array|
|ap_clk                 |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|        kernel|  return value|
+-----------------------+-----+------+------------+--------------+--------------+

