###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:35 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_2_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.449
  Slack Time                    0.529
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.416 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.415 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.314 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.313 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.214 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.188 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.086 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.079 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -0.984 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -0.982 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.862 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.857 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.729 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.728 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.512 | 
     | controller_inst/op2_addr_reg_2_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.000 |   0.017 |   -0.512 | 
     | controller_inst/op2_addr_reg_2_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.108 | 0.430 |   0.446 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.166 | 0.002 |   0.449 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.358 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.357 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.256 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.255 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.156 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.130 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   -0.028 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   -0.021 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.075 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.076 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.172 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.173 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.303 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.304 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.417 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.418 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.501 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_3_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.451
  Slack Time                    0.531
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.418 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.418 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.316 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.316 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.217 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.191 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.088 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.082 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -0.986 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -0.985 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.865 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.860 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.731 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.730 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.515 | 
     | controller_inst/op2_addr_reg_3_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.001 |   0.017 |   -0.514 | 
     | controller_inst/op2_addr_reg_3_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.110 | 0.432 |   0.449 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.170 | 0.002 |   0.451 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.355 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.355 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.253 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.253 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.153 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.127 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   -0.025 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   -0.019 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.077 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.078 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.174 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.175 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.305 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.307 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.420 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.421 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.504 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_1_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.486
  Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.453 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.453 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.351 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.351 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.252 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.226 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.124 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.117 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.021 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.020 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.900 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.895 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.766 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.766 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.550 | 
     | controller_inst/op2_addr_reg_1_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.000 |   0.017 |   -0.550 | 
     | controller_inst/op2_addr_reg_1_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.142 | 0.446 |   0.463 |   -0.104 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.226 | 0.024 |   0.486 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.320 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.319 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.218 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.217 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.118 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.092 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.010 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.017 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.112 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.114 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.210 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.210 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.340 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.342 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.455 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.456 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.539 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.542 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin controller_inst/op2_addr_reg_0_/CLK 
Endpoint:   controller_inst/op2_addr_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.009
  Arrival Time                  0.662
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.558 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.558 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.456 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.456 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.356 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.330 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.228 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.222 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.126 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.125 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.004 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -0.999 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.871 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -0.870 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.655 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -0.654 | 
     | controller_inst/op2_addr_reg_0_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.088 | 0.371 |   0.388 |   -0.283 | 
     | controller_inst/U65                         |                 | sky130_fd_sc_hd__o21ai_1   | 0.088 | 0.000 |   0.388 |   -0.283 | 
     | controller_inst/U65                         | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.086 | 0.144 |   0.532 |   -0.139 | 
     | controller_inst/U12                         |                 | sky130_fd_sc_hd__and2_0    | 0.086 | 0.000 |   0.532 |   -0.139 | 
     | controller_inst/U12                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.063 | 0.130 |   0.662 |   -0.009 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.063 | 0.000 |   0.662 |   -0.009 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.216 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.215 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.113 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.113 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -0.013 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.012 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.115 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.121 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.217 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.218 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.339 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.343 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.472 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.473 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.688 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |    0.689 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin encrypt_inst/last_row_reg_2_/CLK 
Endpoint:   encrypt_inst/last_row_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q   (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.179
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.181
  Arrival Time                  0.516
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.585 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.584 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.483 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.482 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.383 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.357 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.255 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.248 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.153 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.151 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.031 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.026 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.898 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -0.897 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -0.696 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -0.696 | 
     | controller_inst/row_reg_2_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -0.190 | 
     | encrypt_inst/last_row_reg_2_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.369 | 0.009 |   0.516 |   -0.181 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |            |                            |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^      |                            | 0.096 |       |  -0.887 |   -0.189 | 
     | CTS_ccl_inv_00088            |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.188 | 
     | CTS_ccl_inv_00088            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.087 | 
     | CTS_ccl_inv_00085            |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.086 | 
     | CTS_ccl_inv_00085            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.013 | 
     | CTS_ccl_a_inv_00083          |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.039 | 
     | CTS_ccl_a_inv_00083          | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.141 | 
     | CTS_ccl_inv_00079            |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.148 | 
     | CTS_ccl_inv_00079            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.244 | 
     | CTS_ccl_a_inv_00077          |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.245 | 
     | CTS_ccl_a_inv_00077          | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.341 | 
     | CTS_ccl_a_inv_00061          |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.342 | 
     | CTS_ccl_a_inv_00061          | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.472 | 
     | CTS_ccl_inv_00040            |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.473 | 
     | CTS_ccl_inv_00040            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.586 | 
     | CTS_ccl_a_inv_00014          |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.587 | 
     | CTS_ccl_a_inv_00014          | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.694 | 
     | encrypt_inst/last_row_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.002 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin controller_inst/row_reg_3_/CLK 
Endpoint:   controller_inst/row_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/row_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.025
  Arrival Time                  0.687
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.599 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.599 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.497 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.497 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.397 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.372 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.269 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.263 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.167 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.166 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.045 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.041 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.912 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -0.911 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -0.711 | 
     | controller_inst/row_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -0.711 | 
     | controller_inst/row_reg_3_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.124 | 0.391 |   0.393 |   -0.320 | 
     | controller_inst/U96                    |                 | sky130_fd_sc_hd__a21oi_1   | 0.124 | 0.001 |   0.393 |   -0.319 | 
     | controller_inst/U96                    | A2 v -> Y ^     | sky130_fd_sc_hd__a21oi_1   | 0.088 | 0.165 |   0.559 |   -0.154 | 
     | controller_inst/U8                     |                 | sky130_fd_sc_hd__and2_0    | 0.088 | 0.000 |   0.559 |   -0.154 | 
     | controller_inst/U8                     | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.060 | 0.128 |   0.687 |   -0.025 | 
     | controller_inst/row_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.060 | 0.000 |   0.687 |   -0.025 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -0.174 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.174 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.072 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.072 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.028 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.054 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.156 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.162 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.258 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.259 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.380 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.385 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.513 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |    0.514 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |    0.714 | 
     | controller_inst/row_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |    0.715 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin encrypt_inst/psum_reg_9_/CLK 
Endpoint:   encrypt_inst/psum_reg_9_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_9_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.043
  Arrival Time                  0.683
  Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.613 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.612 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.511 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.510 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.411 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.385 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.283 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.276 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.181 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.180 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.083 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.083 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -0.953 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -0.951 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -0.838 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -0.837 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.730 | 
     | encrypt_inst/psum_reg_9_             |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.003 |   -0.729 | 
     | encrypt_inst/psum_reg_9_             | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.063 | 0.338 |   0.335 |   -0.391 | 
     | encrypt_inst/U72                     |              | sky130_fd_sc_hd__clkinv_1  | 0.063 | 0.000 |   0.335 |   -0.391 | 
     | encrypt_inst/U72                     | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1  | 0.035 | 0.054 |   0.389 |   -0.337 | 
     | encrypt_inst/U73                     |              | sky130_fd_sc_hd__nor2_1    | 0.035 | 0.000 |   0.389 |   -0.337 | 
     | encrypt_inst/U73                     | A ^ -> Y v   | sky130_fd_sc_hd__nor2_1    | 0.034 | 0.045 |   0.434 |   -0.292 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U14 |              | sky130_fd_sc_hd__xor2_1    | 0.034 | 0.000 |   0.434 |   -0.292 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U14 | B v -> X ^   | sky130_fd_sc_hd__xor2_1    | 0.155 | 0.160 |   0.594 |   -0.132 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U15 |              | sky130_fd_sc_hd__xor2_1    | 0.155 | 0.000 |   0.594 |   -0.132 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U15 | A ^ -> X v   | sky130_fd_sc_hd__xor2_1    | 0.038 | 0.089 |   0.683 |   -0.043 | 
     | encrypt_inst/psum_reg_9_             |              | sky130_fd_sc_hd__dfxtp_1   | 0.038 | 0.000 |   0.683 |   -0.043 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   -0.161 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.160 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.059 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.058 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.041 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.067 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.169 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.176 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.272 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.273 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.369 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.370 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.500 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.501 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.614 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.615 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.722 | 
     | encrypt_inst/psum_reg_9_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.002 |    0.724 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin encrypt_inst/psum_reg_0_/CLK 
Endpoint:   encrypt_inst/psum_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.041
  Arrival Time                  0.702
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                      |              |                             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                             | 0.096 |       |  -0.887 |   -1.629 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -1.629 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -1.527 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -1.527 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -1.428 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -1.402 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.299 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.293 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.197 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.196 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.096 |  -0.358 |   -1.100 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.001 |  -0.357 |   -1.099 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4   | 0.123 | 0.130 |  -0.227 |   -0.969 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8   | 0.123 | 0.002 |  -0.225 |   -0.967 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.113 |  -0.112 |   -0.855 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.001 |  -0.111 |   -0.854 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8   | 0.089 | 0.107 |  -0.004 |   -0.746 | 
     | encrypt_inst/psum_reg_0_             |              | sky130_fd_sc_hd__dfxtp_1    | 0.089 | 0.002 |  -0.002 |   -0.744 | 
     | encrypt_inst/psum_reg_0_             | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1    | 0.053 | 0.333 |   0.331 |   -0.412 | 
     | encrypt_inst/U5                      |              | sky130_fd_sc_hd__clkinvlp_2 | 0.053 | 0.000 |   0.331 |   -0.412 | 
     | encrypt_inst/U5                      | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2 | 0.047 | 0.072 |   0.403 |   -0.339 | 
     | encrypt_inst/U14                     |              | sky130_fd_sc_hd__nor2_1     | 0.047 | 0.000 |   0.403 |   -0.339 | 
     | encrypt_inst/U14                     | A ^ -> Y v   | sky130_fd_sc_hd__nor2_1     | 0.032 | 0.048 |   0.451 |   -0.292 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U11 |              | sky130_fd_sc_hd__ha_2       | 0.032 | 0.000 |   0.451 |   -0.292 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U11 | B v -> SUM v | sky130_fd_sc_hd__ha_2       | 0.034 | 0.251 |   0.702 |   -0.041 | 
     | encrypt_inst/psum_reg_0_             |              | sky130_fd_sc_hd__dfxtp_1    | 0.034 | 0.000 |   0.702 |   -0.041 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   -0.144 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.144 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.042 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.042 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.058 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.084 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.186 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.192 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.288 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.289 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.385 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.386 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.516 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.518 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.631 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.632 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.739 | 
     | encrypt_inst/psum_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.741 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_1_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.689
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.644 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.644 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.542 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.542 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.443 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.417 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.315 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.308 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.212 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.211 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.091 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.086 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.957 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.956 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.729 | 
     | controller_inst/op1_addr_reg_1_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.728 | 
     | controller_inst/op1_addr_reg_1_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.366 |   0.395 |   -0.363 | 
     | sram_inst/FE_OFC153_op1_addr_1                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.080 | 0.000 |   0.395 |   -0.363 | 
     | sram_inst/FE_OFC153_op1_addr_1                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.101 | 0.122 |   0.517 |   -0.241 | 
     | sram_inst/FE_OFC154_op1_addr_1                 |                 | sky130_fd_sc_hd__inv_2            | 0.101 | 0.000 |   0.517 |   -0.241 | 
     | sram_inst/FE_OFC154_op1_addr_1                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.039 | 0.056 |   0.573 |   -0.184 | 
     | sram_inst/FE_OFC358_op1_addr_1                 |                 | sky130_fd_sc_hd__buf_12           | 0.039 | 0.000 |   0.573 |   -0.184 | 
     | sram_inst/FE_OFC358_op1_addr_1                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.116 |   0.689 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.689 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.129 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.129 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.027 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.026 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.073 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.099 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.201 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.208 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.303 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.304 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.401 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.401 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.531 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.533 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.646 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.647 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.744 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.745 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_3_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.691
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.646 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.646 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.544 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.544 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.445 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.419 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.316 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.310 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.214 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.213 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.093 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.088 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.959 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.958 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.731 | 
     | controller_inst/op1_addr_reg_3_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.730 | 
     | controller_inst/op1_addr_reg_3_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.097 | 0.375 |   0.404 |   -0.355 | 
     | sram_inst/FE_OFC149_op1_addr_3                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.097 | 0.000 |   0.404 |   -0.355 | 
     | sram_inst/FE_OFC149_op1_addr_3                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.083 | 0.120 |   0.525 |   -0.235 | 
     | sram_inst/FE_OFC150_op1_addr_3                 |                 | sky130_fd_sc_hd__inv_2            | 0.083 | 0.000 |   0.525 |   -0.235 | 
     | sram_inst/FE_OFC150_op1_addr_3                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.035 | 0.052 |   0.576 |   -0.183 | 
     | sram_inst/FE_OFC360_op1_addr_3                 |                 | sky130_fd_sc_hd__buf_12           | 0.035 | 0.000 |   0.577 |   -0.183 | 
     | sram_inst/FE_OFC360_op1_addr_3                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.114 |   0.691 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.038 | 0.000 |   0.691 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.127 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.127 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.025 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.025 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.075 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.101 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.203 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.209 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.305 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.306 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.402 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.403 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.533 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.535 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.648 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.648 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.746 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.747 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin encrypt_inst/last_row_reg_1_/CLK 
Endpoint:   encrypt_inst/last_row_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q   (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.202
  Arrival Time                  0.558
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.647 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.647 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.546 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.545 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.446 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.420 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.318 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.311 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.215 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.214 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.094 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.089 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.961 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -0.960 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -0.759 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -0.759 | 
     | controller_inst/row_reg_1_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.420 | 0.541 |   0.542 |   -0.218 | 
     | encrypt_inst/last_row_reg_1_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.420 | 0.016 |   0.558 |   -0.202 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                              |            |                            |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                              | clk ^      |                            | 0.096 |       |  -0.887 |   -0.126 | 
     | CTS_ccl_inv_00088            |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.125 | 
     | CTS_ccl_inv_00088            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.024 | 
     | CTS_ccl_inv_00085            |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.023 | 
     | CTS_ccl_inv_00085            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.076 | 
     | CTS_ccl_a_inv_00083          |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.102 | 
     | CTS_ccl_a_inv_00083          | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.204 | 
     | CTS_ccl_inv_00079            |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.211 | 
     | CTS_ccl_inv_00079            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.307 | 
     | CTS_ccl_a_inv_00077          |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.308 | 
     | CTS_ccl_a_inv_00077          | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.404 | 
     | CTS_ccl_a_inv_00061          |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.405 | 
     | CTS_ccl_a_inv_00061          | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.535 | 
     | CTS_ccl_inv_00040            |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.536 | 
     | CTS_ccl_inv_00040            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.649 | 
     | CTS_ccl_a_inv_00014          |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.650 | 
     | CTS_ccl_a_inv_00014          | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.757 | 
     | encrypt_inst/last_row_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.002 |    0.758 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin controller_inst/op1_addr_reg_9_/CLK 
Endpoint:   controller_inst/op1_addr_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.775
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.654 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.654 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.552 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.552 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.452 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.427 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.324 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.318 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.222 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.221 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.100 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.096 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.967 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -0.966 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.739 | 
     | controller_inst/op1_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.738 | 
     | controller_inst/op1_addr_reg_9_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.068 | 0.360 |   0.389 |   -0.378 | 
     | controller_inst/add_x_1/U13                 |                 | sky130_fd_sc_hd__xor2_1    | 0.068 | 0.000 |   0.389 |   -0.378 | 
     | controller_inst/add_x_1/U13                 | B v -> X ^      | sky130_fd_sc_hd__xor2_1    | 0.119 | 0.146 |   0.535 |   -0.232 | 
     | controller_inst/U85                         |                 | sky130_fd_sc_hd__a22o_1    | 0.119 | 0.000 |   0.535 |   -0.232 | 
     | controller_inst/U85                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.044 | 0.134 |   0.669 |   -0.098 | 
     | controller_inst/U31                         |                 | sky130_fd_sc_hd__and2_0    | 0.044 | 0.000 |   0.669 |   -0.098 | 
     | controller_inst/U31                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.050 | 0.106 |   0.775 |    0.008 | 
     | controller_inst/op1_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.050 | 0.000 |   0.775 |    0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.119 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.119 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.017 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   -0.017 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.083 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.109 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.211 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.217 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.313 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.314 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.435 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.440 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.568 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.569 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.797 | 
     | controller_inst/op1_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.797 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin controller_inst/op2_addr_reg_9_/CLK 
Endpoint:   controller_inst/op2_addr_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.011
  Arrival Time                  0.773
  Slack Time                    0.784
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.671 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.671 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.569 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.569 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.469 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.443 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.341 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.335 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.239 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.238 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.117 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.112 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -0.984 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -0.983 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.768 | 
     | controller_inst/op2_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -0.767 | 
     | controller_inst/op2_addr_reg_9_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.082 | 0.365 |   0.382 |   -0.402 | 
     | controller_inst/add_x_2/U13                 |                 | sky130_fd_sc_hd__xor2_1    | 0.082 | 0.000 |   0.382 |   -0.402 | 
     | controller_inst/add_x_2/U13                 | B v -> X ^      | sky130_fd_sc_hd__xor2_1    | 0.099 | 0.136 |   0.519 |   -0.265 | 
     | controller_inst/U74                         |                 | sky130_fd_sc_hd__a22o_1    | 0.099 | 0.000 |   0.519 |   -0.265 | 
     | controller_inst/U74                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.043 | 0.128 |   0.647 |   -0.137 | 
     | controller_inst/U21                         |                 | sky130_fd_sc_hd__and2_0    | 0.043 | 0.000 |   0.647 |   -0.137 | 
     | controller_inst/U21                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.075 | 0.125 |   0.773 |   -0.012 | 
     | controller_inst/op2_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.075 | 0.000 |   0.773 |   -0.011 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.103 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.102 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   -0.000 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.000 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.100 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.125 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.228 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.234 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.330 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.331 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.452 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.456 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.585 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.586 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.801 | 
     | controller_inst/op2_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |    0.802 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin decrypt_inst/dot_product_reg_0_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.028
  Arrival Time                  0.758
  Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.673 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.673 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.571 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.571 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.471 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.445 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.343 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.337 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.241 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.240 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.144 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.143 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.013 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.011 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -0.898 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -0.898 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.790 | 
     | decrypt_inst/dot_product_reg_0_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.788 | 
     | decrypt_inst/dot_product_reg_0_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.119 | 0.369 |   0.367 |   -0.419 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U445 |              | sky130_fd_sc_hd__ha_2      | 0.119 | 0.000 |   0.367 |   -0.419 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U445 | A ^ -> SUM ^ | sky130_fd_sc_hd__ha_2      | 0.039 | 0.174 |   0.541 |   -0.245 | 
     | decrypt_inst/U29                     |              | sky130_fd_sc_hd__a22o_1    | 0.039 | 0.000 |   0.541 |   -0.245 | 
     | decrypt_inst/U29                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.043 | 0.111 |   0.652 |   -0.134 | 
     | decrypt_inst/U3                      |              | sky130_fd_sc_hd__and2_0    | 0.043 | 0.000 |   0.652 |   -0.134 | 
     | decrypt_inst/U3                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.051 | 0.106 |   0.758 |   -0.028 | 
     | decrypt_inst/dot_product_reg_0_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.051 | 0.000 |   0.758 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |   -0.101 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.100 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.002 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.002 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.102 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.127 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.230 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.236 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.332 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.333 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.429 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.430 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.560 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.562 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.674 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.675 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.783 | 
     | decrypt_inst/dot_product_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.785 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_4_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.745
  Slack Time                    0.813
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.700 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.700 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.598 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.598 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.499 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.473 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.371 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.364 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.268 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.267 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.147 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.142 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.013 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.012 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.785 | 
     | controller_inst/op1_addr_reg_4_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.784 | 
     | controller_inst/op1_addr_reg_4_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.158 | 0.422 |   0.452 |   -0.362 | 
     | sram_inst/FE_OFC13_FE_OFN494_FE_OFN468_FE_OFN400_F |                 | sky130_fd_sc_hd__buf_6            | 0.158 | 0.002 |   0.453 |   -0.360 | 
     | E_OFN361_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC13_FE_OFN494_FE_OFN468_FE_OFN400_F | A v -> X v      | sky130_fd_sc_hd__buf_6            | 0.032 | 0.175 |   0.628 |   -0.186 | 
     | E_OFN361_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC30_FE_OFN12_FE_OFN494_FE_OFN468_FE |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.001 |   0.628 |   -0.185 | 
     | _OFN400_FE_OFN361_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC30_FE_OFN12_FE_OFN494_FE_OFN468_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.028 | 0.117 |   0.745 |   -0.069 | 
     | _OFN400_FE_OFN361_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.043 | 0.000 |   0.745 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.073 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.073 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.029 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.030 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.129 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.155 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.257 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.264 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.359 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.360 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.457 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.457 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.587 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.589 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.702 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.703 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.800 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.801 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin encrypt_inst/psum_reg_3_/CLK 
Endpoint:   encrypt_inst/psum_reg_3_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_3_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.028
  Arrival Time                  0.821
  Slack Time                    0.849
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                     |              |                            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                     | clk ^        |                            | 0.096 |       |  -0.887 |   -1.736 | 
     | CTS_ccl_inv_00088                   |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.736 | 
     | CTS_ccl_inv_00088                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.634 | 
     | CTS_ccl_inv_00085                   |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.634 | 
     | CTS_ccl_inv_00085                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.535 | 
     | CTS_ccl_a_inv_00083                 |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.509 | 
     | CTS_ccl_a_inv_00083                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.406 | 
     | CTS_ccl_inv_00079                   |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.400 | 
     | CTS_ccl_inv_00079                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.304 | 
     | CTS_ccl_a_inv_00077                 |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.303 | 
     | CTS_ccl_a_inv_00077                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.207 | 
     | CTS_ccl_a_inv_00061                 |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.206 | 
     | CTS_ccl_a_inv_00061                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.076 | 
     | CTS_ccl_inv_00040                   |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.075 | 
     | CTS_ccl_inv_00040                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -0.962 | 
     | CTS_ccl_a_inv_00014                 |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -0.961 | 
     | CTS_ccl_a_inv_00014                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.853 | 
     | encrypt_inst/psum_reg_3_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.852 | 
     | encrypt_inst/psum_reg_3_            | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.135 | 0.361 |   0.358 |   -0.491 | 
     | encrypt_inst/U42                    |              | sky130_fd_sc_hd__clkinv_1  | 0.135 | 0.000 |   0.358 |   -0.491 | 
     | encrypt_inst/U42                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.049 | 0.078 |   0.437 |   -0.413 | 
     | encrypt_inst/U43                    |              | sky130_fd_sc_hd__nor2_1    | 0.049 | 0.000 |   0.437 |   -0.413 | 
     | encrypt_inst/U43                    | A v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.166 | 0.163 |   0.599 |   -0.250 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U8 |              | sky130_fd_sc_hd__fa_2      | 0.166 | 0.000 |   0.599 |   -0.250 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U8 | B ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.049 | 0.222 |   0.821 |   -0.028 | 
     | encrypt_inst/psum_reg_3_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.049 | 0.000 |   0.821 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   -0.037 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.037 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.065 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.066 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.165 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.191 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.293 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.300 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.395 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.396 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.493 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.493 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.623 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.625 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.738 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.739 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.846 | 
     | encrypt_inst/psum_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |    0.848 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin controller_inst/op2_addr_reg_8_/CLK 
Endpoint:   controller_inst/op2_addr_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.007
  Arrival Time                  0.845
  Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.739 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.738 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.637 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.637 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.537 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.511 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.409 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.403 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.307 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.306 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.185 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.180 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.052 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.051 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.836 | 
     | controller_inst/op2_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -0.835 | 
     | controller_inst/op2_addr_reg_8_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.155 | 0.407 |   0.424 |   -0.428 | 
     | controller_inst/add_x_2/U21                 |                 | sky130_fd_sc_hd__ha_2      | 0.155 | 0.000 |   0.424 |   -0.428 | 
     | controller_inst/add_x_2/U21                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.039 | 0.186 |   0.610 |   -0.242 | 
     | controller_inst/U73                         |                 | sky130_fd_sc_hd__a22o_1    | 0.039 | 0.000 |   0.610 |   -0.242 | 
     | controller_inst/U73                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.055 | 0.121 |   0.731 |   -0.121 | 
     | controller_inst/U20                         |                 | sky130_fd_sc_hd__and2_0    | 0.055 | 0.000 |   0.731 |   -0.121 | 
     | controller_inst/U20                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.055 | 0.114 |   0.845 |   -0.007 | 
     | controller_inst/op2_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.055 | 0.000 |   0.845 |   -0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.035 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.034 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.068 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.068 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.167 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.193 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.296 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.302 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.398 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.399 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.519 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.524 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.653 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.654 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.869 | 
     | controller_inst/op2_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |    0.870 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin controller_inst/op1_addr_reg_8_/CLK 
Endpoint:   controller_inst/op1_addr_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.859
  Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.739 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.739 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.637 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.637 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.538 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.512 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.409 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.403 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.307 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.306 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.186 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.181 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.052 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.051 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.824 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.823 | 
     | controller_inst/op1_addr_reg_8_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.137 | 0.400 |   0.429 |   -0.423 | 
     | controller_inst/add_x_1/U21                 |                 | sky130_fd_sc_hd__ha_2      | 0.137 | 0.000 |   0.429 |   -0.423 | 
     | controller_inst/add_x_1/U21                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.040 | 0.182 |   0.611 |   -0.241 | 
     | controller_inst/U84                         |                 | sky130_fd_sc_hd__a22o_1    | 0.040 | 0.000 |   0.611 |   -0.241 | 
     | controller_inst/U84                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.063 | 0.129 |   0.740 |   -0.113 | 
     | controller_inst/U30                         |                 | sky130_fd_sc_hd__and2_0    | 0.063 | 0.000 |   0.740 |   -0.113 | 
     | controller_inst/U30                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.058 | 0.119 |   0.859 |    0.006 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.058 | 0.000 |   0.859 |    0.006 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.034 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.034 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.068 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.068 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.168 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.194 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.296 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.302 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.398 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.399 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.520 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.525 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.653 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.654 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.882 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.882 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin controller_inst/op1_addr_reg_1_/CLK 
Endpoint:   controller_inst/op1_addr_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.861
  Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.746 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.746 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.644 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.644 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.545 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.519 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.416 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.410 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.314 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.313 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.193 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.188 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.059 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.058 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.831 | 
     | controller_inst/op1_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.830 | 
     | controller_inst/op1_addr_reg_1_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.163 | 0.411 |   0.440 |   -0.419 | 
     | controller_inst/add_x_1/U14                 |                 | sky130_fd_sc_hd__ha_2      | 0.163 | 0.000 |   0.440 |   -0.419 | 
     | controller_inst/add_x_1/U14                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.042 | 0.189 |   0.629 |   -0.230 | 
     | controller_inst/U77                         |                 | sky130_fd_sc_hd__a22o_1    | 0.042 | 0.000 |   0.629 |   -0.230 | 
     | controller_inst/U77                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.041 | 0.109 |   0.739 |   -0.121 | 
     | controller_inst/U23                         |                 | sky130_fd_sc_hd__and2_0    | 0.041 | 0.000 |   0.739 |   -0.121 | 
     | controller_inst/U23                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.080 | 0.123 |   0.861 |    0.002 | 
     | controller_inst/op1_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.080 | 0.000 |   0.861 |    0.002 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.027 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.027 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.075 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.076 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.175 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.201 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.303 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.310 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.405 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.407 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.527 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.532 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.660 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.661 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.889 | 
     | controller_inst/op1_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.889 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin encrypt_inst/psum_reg_7_/CLK 
Endpoint:   encrypt_inst/psum_reg_7_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_7_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.028
  Arrival Time                  0.833
  Slack Time                    0.861
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                     |              |                            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                     | clk ^        |                            | 0.096 |       |  -0.887 |   -1.748 | 
     | CTS_ccl_inv_00088                   |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.747 | 
     | CTS_ccl_inv_00088                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.646 | 
     | CTS_ccl_inv_00085                   |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.645 | 
     | CTS_ccl_inv_00085                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.546 | 
     | CTS_ccl_a_inv_00083                 |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.520 | 
     | CTS_ccl_a_inv_00083                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.418 | 
     | CTS_ccl_inv_00079                   |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.411 | 
     | CTS_ccl_inv_00079                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.316 | 
     | CTS_ccl_a_inv_00077                 |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.315 | 
     | CTS_ccl_a_inv_00077                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.218 | 
     | CTS_ccl_a_inv_00061                 |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.218 | 
     | CTS_ccl_a_inv_00061                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.088 | 
     | CTS_ccl_inv_00040                   |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.086 | 
     | CTS_ccl_inv_00040                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -0.973 | 
     | CTS_ccl_a_inv_00014                 |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -0.972 | 
     | CTS_ccl_a_inv_00014                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.865 | 
     | encrypt_inst/psum_reg_7_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.003 |   -0.864 | 
     | encrypt_inst/psum_reg_7_            | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.120 | 0.369 |   0.366 |   -0.494 | 
     | encrypt_inst/U62                    |              | sky130_fd_sc_hd__clkinv_1  | 0.120 | 0.000 |   0.367 |   -0.494 | 
     | encrypt_inst/U62                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1  | 0.051 | 0.081 |   0.448 |   -0.413 | 
     | encrypt_inst/U63                    |              | sky130_fd_sc_hd__nor2_1    | 0.051 | 0.000 |   0.448 |   -0.413 | 
     | encrypt_inst/U63                    | A v -> Y ^   | sky130_fd_sc_hd__nor2_1    | 0.169 | 0.165 |   0.613 |   -0.248 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U4 |              | sky130_fd_sc_hd__fa_2      | 0.169 | 0.000 |   0.613 |   -0.248 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U4 | B ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.047 | 0.220 |   0.833 |   -0.028 | 
     | encrypt_inst/psum_reg_7_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.047 | 0.000 |   0.833 |   -0.028 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   -0.026 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.025 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.077 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.077 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.176 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.202 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.305 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.311 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.407 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.408 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.504 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.505 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.635 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.636 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.749 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.750 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.858 | 
     | encrypt_inst/psum_reg_7_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.002 |    0.859 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/csb1 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_8_/Q                   (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.784
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.751 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.751 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.650 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.649 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.550 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.524 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.422 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.415 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.319 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.318 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.198 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.193 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.065 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.064 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.848 | 
     | controller_inst/op2_addr_reg_8_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.000 |   0.017 |   -0.848 | 
     | controller_inst/op2_addr_reg_8_                | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.155 | 0.407 |   0.424 |   -0.441 | 
     | sram_inst/U18                                  |                 | sky130_fd_sc_hd__nor2_2           | 0.155 | 0.000 |   0.424 |   -0.441 | 
     | sram_inst/U18                                  | A ^ -> Y v      | sky130_fd_sc_hd__nor2_2           | 0.152 | 0.174 |   0.598 |   -0.267 | 
     | sram_inst/U19                                  |                 | sky130_fd_sc_hd__nand2_8          | 0.153 | 0.006 |   0.604 |   -0.261 | 
     | sram_inst/U19                                  | B v -> Y ^      | sky130_fd_sc_hd__nand2_8          | 0.134 | 0.179 |   0.782 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.204 | 0.002 |   0.784 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.022 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.021 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.080 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.081 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.180 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.206 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.308 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.315 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.411 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.412 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.508 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.508 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.639 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.640 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.753 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.754 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.837 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_2_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.798
  Slack Time                    0.867
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.753 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.753 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.651 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.651 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.552 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.526 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.424 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.417 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.321 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.320 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.200 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.195 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.066 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.065 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.838 | 
     | controller_inst/op1_addr_reg_2_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.837 | 
     | controller_inst/op1_addr_reg_2_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.086 | 0.370 |   0.400 |   -0.467 | 
     | sram_inst/FE_OFC151_op1_addr_2                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.086 | 0.000 |   0.400 |   -0.467 | 
     | sram_inst/FE_OFC151_op1_addr_2                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.090 | 0.117 |   0.517 |   -0.350 | 
     | sram_inst/FE_OFC152_op1_addr_2                 |                 | sky130_fd_sc_hd__inv_2            | 0.090 | 0.000 |   0.517 |   -0.349 | 
     | sram_inst/FE_OFC152_op1_addr_2                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.037 | 0.055 |   0.572 |   -0.295 | 
     | sram_inst/FE_OFC359_op1_addr_2                 |                 | sky130_fd_sc_hd__buf_12           | 0.037 | 0.000 |   0.572 |   -0.295 | 
     | sram_inst/FE_OFC359_op1_addr_2                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.116 |   0.688 |   -0.178 | 
     | sram_inst/FE_PDC3_FE_OFN359_n                  |                 | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   0.689 |   -0.178 | 
     | sram_inst/FE_PDC3_FE_OFN359_n                  | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.110 |   0.798 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.798 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.020 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.019 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.082 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.083 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.182 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.208 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.310 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.317 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.412 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.414 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.510 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.510 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.640 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.642 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.755 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.756 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.853 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin controller_inst/op1_addr_reg_2_/CLK 
Endpoint:   controller_inst/op1_addr_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.875
  Slack Time                    0.871
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.757 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.757 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.655 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.655 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.556 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.530 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.428 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.421 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.325 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.324 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.204 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.199 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.070 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.069 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.842 | 
     | controller_inst/op1_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.841 | 
     | controller_inst/op1_addr_reg_2_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.178 | 0.421 |   0.450 |   -0.421 | 
     | controller_inst/add_x_1/U15                 |                 | sky130_fd_sc_hd__ha_2      | 0.178 | 0.000 |   0.450 |   -0.421 | 
     | controller_inst/add_x_1/U15                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.039 | 0.192 |   0.642 |   -0.228 | 
     | controller_inst/U78                         |                 | sky130_fd_sc_hd__a22o_1    | 0.039 | 0.000 |   0.642 |   -0.228 | 
     | controller_inst/U78                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.049 | 0.116 |   0.759 |   -0.112 | 
     | controller_inst/U24                         |                 | sky130_fd_sc_hd__and2_0    | 0.049 | 0.000 |   0.759 |   -0.112 | 
     | controller_inst/U24                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.067 | 0.117 |   0.875 |    0.005 | 
     | controller_inst/op1_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.067 | 0.000 |   0.875 |    0.005 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.016 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.015 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.086 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.087 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.186 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.212 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.314 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.321 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.417 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.418 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.538 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.543 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.671 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.672 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.900 | 
     | controller_inst/op1_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.901 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin controller_inst/op2_addr_reg_1_/CLK 
Endpoint:   controller_inst/op2_addr_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.007
  Arrival Time                  0.866
  Slack Time                    0.873
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.760 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.760 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.658 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.658 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.559 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.533 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.430 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.424 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.328 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.327 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.207 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.202 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.073 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.072 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.857 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -0.857 | 
     | controller_inst/op2_addr_reg_0_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.178 | 0.423 |   0.440 |   -0.433 | 
     | controller_inst/add_x_2/U14                 |                 | sky130_fd_sc_hd__ha_2      | 0.178 | 0.000 |   0.440 |   -0.433 | 
     | controller_inst/add_x_2/U14                 | B ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.053 | 0.189 |   0.629 |   -0.244 | 
     | controller_inst/U66                         |                 | sky130_fd_sc_hd__a22o_1    | 0.053 | 0.000 |   0.629 |   -0.244 | 
     | controller_inst/U66                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.056 | 0.126 |   0.755 |   -0.118 | 
     | controller_inst/U13                         |                 | sky130_fd_sc_hd__and2_0    | 0.056 | 0.000 |   0.755 |   -0.118 | 
     | controller_inst/U13                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.051 | 0.111 |   0.866 |   -0.007 | 
     | controller_inst/op2_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.051 | 0.000 |   0.866 |   -0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.013 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.013 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.089 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.089 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.189 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.215 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.317 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.323 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.419 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.420 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.541 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.546 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.674 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.675 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.890 | 
     | controller_inst/op2_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |    0.891 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin controller_inst/op2_addr_reg_7_/CLK 
Endpoint:   controller_inst/op2_addr_reg_7_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.865
  Slack Time                    0.875
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.762 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.761 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.660 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.660 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.560 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.534 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.432 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.426 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.330 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.329 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.208 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.203 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.075 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.074 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.859 | 
     | controller_inst/op2_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.017 |   -0.858 | 
     | controller_inst/op2_addr_reg_7_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.178 | 0.416 |   0.433 |   -0.442 | 
     | controller_inst/add_x_2/U20                 |                 | sky130_fd_sc_hd__ha_2      | 0.178 | 0.000 |   0.433 |   -0.442 | 
     | controller_inst/add_x_2/U20                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.039 | 0.193 |   0.626 |   -0.249 | 
     | controller_inst/U72                         |                 | sky130_fd_sc_hd__a22o_1    | 0.039 | 0.000 |   0.626 |   -0.249 | 
     | controller_inst/U72                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.048 | 0.115 |   0.741 |   -0.134 | 
     | controller_inst/U19                         |                 | sky130_fd_sc_hd__and2_0    | 0.048 | 0.000 |   0.741 |   -0.134 | 
     | controller_inst/U19                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.070 | 0.123 |   0.865 |   -0.010 | 
     | controller_inst/op2_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.070 | 0.000 |   0.865 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -0.012 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.011 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.091 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.091 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.190 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.216 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.319 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.325 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.421 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.422 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.542 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.547 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.676 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.677 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.892 | 
     | controller_inst/op2_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |    0.893 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin encrypt_inst/psum_reg_1_/CLK 
Endpoint:   encrypt_inst/psum_reg_1_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_1_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.029
  Arrival Time                  0.852
  Slack Time                    0.881
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                      |              |                             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                             | 0.096 |       |  -0.887 |   -1.768 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -1.767 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -1.666 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -1.665 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -1.566 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -1.540 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.438 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.431 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.336 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.335 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.096 |  -0.358 |   -1.238 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.001 |  -0.357 |   -1.238 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4   | 0.123 | 0.130 |  -0.227 |   -1.108 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8   | 0.123 | 0.002 |  -0.225 |   -1.106 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.113 |  -0.112 |   -0.993 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.001 |  -0.111 |   -0.992 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8   | 0.089 | 0.107 |  -0.004 |   -0.885 | 
     | encrypt_inst/psum_reg_1_             |              | sky130_fd_sc_hd__dfxtp_1    | 0.089 | 0.002 |  -0.002 |   -0.883 | 
     | encrypt_inst/psum_reg_1_             | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1    | 0.108 | 0.360 |   0.358 |   -0.523 | 
     | encrypt_inst/U32                     |              | sky130_fd_sc_hd__clkinvlp_2 | 0.108 | 0.000 |   0.358 |   -0.523 | 
     | encrypt_inst/U32                     | A ^ -> Y v   | sky130_fd_sc_hd__clkinvlp_2 | 0.054 | 0.101 |   0.459 |   -0.422 | 
     | encrypt_inst/U33                     |              | sky130_fd_sc_hd__nor2_1     | 0.054 | 0.000 |   0.459 |   -0.422 | 
     | encrypt_inst/U33                     | A v -> Y ^   | sky130_fd_sc_hd__nor2_1     | 0.170 | 0.167 |   0.626 |   -0.255 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U10 |              | sky130_fd_sc_hd__fa_2       | 0.170 | 0.000 |   0.626 |   -0.255 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U10 | B ^ -> SUM ^ | sky130_fd_sc_hd__fa_2       | 0.054 | 0.226 |   0.852 |   -0.029 | 
     | encrypt_inst/psum_reg_1_             |              | sky130_fd_sc_hd__dfxtp_1    | 0.054 | 0.000 |   0.852 |   -0.029 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   -0.006 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.005 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.097 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.097 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.196 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.222 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.325 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.331 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.427 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.428 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.524 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.525 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.655 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.656 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.769 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.770 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.878 | 
     | encrypt_inst/psum_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.880 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[6] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_6_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.815
  Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.770 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.770 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.668 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.668 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.569 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.543 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.441 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.434 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.338 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.337 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.217 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.212 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.083 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.082 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.855 | 
     | controller_inst/op1_addr_reg_6_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.854 | 
     | controller_inst/op1_addr_reg_6_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.085 | 0.374 |   0.403 |   -0.481 | 
     | sram_inst/FE_OFC144_op1_addr_6                     |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.085 | 0.000 |   0.403 |   -0.481 | 
     | sram_inst/FE_OFC144_op1_addr_6                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.059 | 0.097 |   0.500 |   -0.384 | 
     | sram_inst/FE_OFC145_op1_addr_6                     |                 | sky130_fd_sc_hd__inv_2            | 0.059 | 0.000 |   0.500 |   -0.384 | 
     | sram_inst/FE_OFC145_op1_addr_6                     | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.066 | 0.071 |   0.570 |   -0.313 | 
     | sram_inst/FE_OFC3_FE_OFN504_FE_OFN459_FE_OFN406_FE |                 | sky130_fd_sc_hd__buf_12           | 0.066 | 0.003 |   0.573 |   -0.311 | 
     | _OFN363_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC3_FE_OFN504_FE_OFN459_FE_OFN406_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.026 | 0.131 |   0.704 |   -0.180 | 
     | _OFN363_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC15_FE_OFN3_FE_OFN504_FE_OFN459_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   0.704 |   -0.180 | 
     | OFN406_FE_OFN363_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC15_FE_OFN3_FE_OFN504_FE_OFN459_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.026 | 0.111 |   0.815 |   -0.068 | 
     | OFN406_FE_OFN363_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.040 | 0.000 |   0.815 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.003 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.002 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.099 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.100 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.199 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.225 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.327 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.334 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.429 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.431 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.527 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.527 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.657 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.659 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.772 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.773 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.870 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.871 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin controller_inst/op_select_reg/CLK 
Endpoint:   controller_inst/op_select_reg/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.040
  Arrival Time                  0.844
  Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.771 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.770 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.669 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.669 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.569 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.543 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.441 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.435 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.339 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.338 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.217 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.212 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.084 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.083 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -0.883 | 
     | controller_inst/op_select_reg          |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -0.883 | 
     | controller_inst/op_select_reg          | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -0.400 | 
     | controller_inst/U89                    |                 | sky130_fd_sc_hd__nand2_1   | 0.365 | 0.000 |   0.484 |   -0.400 | 
     | controller_inst/U89                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.040 | 0.170 |   0.655 |   -0.229 | 
     | controller_inst/U90                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.040 | 0.000 |   0.655 |   -0.229 | 
     | controller_inst/U90                    | B1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.044 | 0.055 |   0.710 |   -0.174 | 
     | controller_inst/U10                    |                 | sky130_fd_sc_hd__and2_0    | 0.044 | 0.000 |   0.710 |   -0.174 | 
     | controller_inst/U10                    | A v -> X v      | sky130_fd_sc_hd__and2_0    | 0.045 | 0.134 |   0.844 |   -0.040 | 
     | controller_inst/op_select_reg          |                 | sky130_fd_sc_hd__dfxtp_1   | 0.045 | 0.000 |   0.844 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -0.003 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   -0.002 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.100 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.100 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.199 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.225 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.328 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.334 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.430 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.431 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.551 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.556 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.685 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |    0.685 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |    0.886 | 
     | controller_inst/op_select_reg          |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |    0.886 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin encrypt_inst/psum_reg_2_/CLK 
Endpoint:   encrypt_inst/psum_reg_2_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_2_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.028
  Arrival Time                  0.860
  Slack Time                    0.888
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |              |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | clk ^        |                             | 0.096 |       |  -0.887 |   -1.775 | 
     | CTS_ccl_inv_00088                   |              | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -1.775 | 
     | CTS_ccl_inv_00088                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -1.673 | 
     | CTS_ccl_inv_00085                   |              | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -1.673 | 
     | CTS_ccl_inv_00085                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -1.573 | 
     | CTS_ccl_a_inv_00083                 |              | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -1.548 | 
     | CTS_ccl_a_inv_00083                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.445 | 
     | CTS_ccl_inv_00079                   |              | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.439 | 
     | CTS_ccl_inv_00079                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.343 | 
     | CTS_ccl_a_inv_00077                 |              | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.342 | 
     | CTS_ccl_a_inv_00077                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.096 |  -0.358 |   -1.246 | 
     | CTS_ccl_a_inv_00061                 |              | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.001 |  -0.357 |   -1.245 | 
     | CTS_ccl_a_inv_00061                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4   | 0.123 | 0.130 |  -0.227 |   -1.115 | 
     | CTS_ccl_inv_00040                   |              | sky130_fd_sc_hd__clkinv_8   | 0.123 | 0.002 |  -0.225 |   -1.113 | 
     | CTS_ccl_inv_00040                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.113 |  -0.112 |   -1.001 | 
     | CTS_ccl_a_inv_00014                 |              | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.001 |  -0.111 |   -1.000 | 
     | CTS_ccl_a_inv_00014                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8   | 0.089 | 0.107 |  -0.004 |   -0.892 | 
     | encrypt_inst/psum_reg_2_            |              | sky130_fd_sc_hd__dfxtp_1    | 0.089 | 0.002 |  -0.002 |   -0.890 | 
     | encrypt_inst/psum_reg_2_            | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1    | 0.150 | 0.368 |   0.365 |   -0.523 | 
     | encrypt_inst/U37                    |              | sky130_fd_sc_hd__clkinvlp_2 | 0.150 | 0.000 |   0.365 |   -0.523 | 
     | encrypt_inst/U37                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinvlp_2 | 0.054 | 0.110 |   0.476 |   -0.412 | 
     | encrypt_inst/U38                    |              | sky130_fd_sc_hd__nor2_1     | 0.054 | 0.000 |   0.476 |   -0.412 | 
     | encrypt_inst/U38                    | A v -> Y ^   | sky130_fd_sc_hd__nor2_1     | 0.164 | 0.163 |   0.639 |   -0.249 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U9 |              | sky130_fd_sc_hd__fa_2       | 0.164 | 0.000 |   0.639 |   -0.249 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U9 | B ^ -> SUM ^ | sky130_fd_sc_hd__fa_2       | 0.049 | 0.221 |   0.860 |   -0.028 | 
     | encrypt_inst/psum_reg_2_            |              | sky130_fd_sc_hd__dfxtp_1    | 0.049 | 0.000 |   0.860 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |    0.002 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.002 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.104 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.104 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.204 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.230 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.332 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.338 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.434 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.435 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.531 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.532 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.662 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.664 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.777 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.777 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.885 | 
     | encrypt_inst/psum_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |    0.887 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin decrypt_inst/dot_product_reg_2_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.028
  Arrival Time                  0.860
  Slack Time                    0.888
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.775 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.775 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.673 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.673 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.574 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.548 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.445 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.439 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.343 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.342 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.246 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.245 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.115 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.113 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.001 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.000 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.892 | 
     | decrypt_inst/dot_product_reg_2_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.890 | 
     | decrypt_inst/dot_product_reg_2_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.161 | 0.404 |   0.402 |   -0.487 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U447 |              | sky130_fd_sc_hd__fa_2      | 0.161 | 0.000 |   0.402 |   -0.486 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U447 | A ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.054 | 0.226 |   0.628 |   -0.260 | 
     | decrypt_inst/U31                     |              | sky130_fd_sc_hd__a22o_1    | 0.054 | 0.000 |   0.628 |   -0.260 | 
     | decrypt_inst/U31                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.051 | 0.123 |   0.751 |   -0.137 | 
     | decrypt_inst/U5                      |              | sky130_fd_sc_hd__and2_0    | 0.051 | 0.000 |   0.751 |   -0.137 | 
     | decrypt_inst/U5                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.051 | 0.109 |   0.860 |   -0.028 | 
     | decrypt_inst/dot_product_reg_2_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.051 | 0.000 |   0.860 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |    0.002 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.002 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.104 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.104 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.204 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.230 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.332 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.338 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.434 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.435 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.531 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.532 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.662 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.664 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.777 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.777 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.885 | 
     | decrypt_inst/dot_product_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.887 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin decrypt_inst/dot_product_reg_3_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.031
  Arrival Time                  0.858
  Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.776 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.776 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.674 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.674 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.575 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.549 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.446 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.440 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.344 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.343 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.247 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.246 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.116 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.114 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.002 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.001 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.893 | 
     | decrypt_inst/dot_product_reg_3_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.891 | 
     | decrypt_inst/dot_product_reg_3_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.171 | 0.411 |   0.409 |   -0.480 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U448 |              | sky130_fd_sc_hd__fa_2      | 0.171 | 0.000 |   0.409 |   -0.480 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U448 | A ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.051 | 0.224 |   0.633 |   -0.256 | 
     | decrypt_inst/U32                     |              | sky130_fd_sc_hd__a22o_1    | 0.051 | 0.000 |   0.633 |   -0.256 | 
     | decrypt_inst/U32                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.041 | 0.113 |   0.746 |   -0.143 | 
     | decrypt_inst/U6                      |              | sky130_fd_sc_hd__and2_0    | 0.041 | 0.000 |   0.746 |   -0.143 | 
     | decrypt_inst/U6                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.065 | 0.113 |   0.858 |   -0.031 | 
     | decrypt_inst/dot_product_reg_3_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.065 | 0.000 |   0.858 |   -0.031 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |    0.003 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.003 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.105 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.105 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.205 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.231 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.333 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.339 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.435 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.436 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.532 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.533 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.663 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.665 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.778 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.779 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.886 | 
     | decrypt_inst/dot_product_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.888 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin controller_inst/op1_addr_reg_3_/CLK 
Endpoint:   controller_inst/op1_addr_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.900
  Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.783 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.783 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.681 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.681 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.582 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.556 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.453 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.447 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.351 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.350 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.230 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.225 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.096 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.095 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.868 | 
     | controller_inst/op1_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.867 | 
     | controller_inst/op1_addr_reg_3_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.204 | 0.429 |   0.459 |   -0.438 | 
     | controller_inst/add_x_1/U16                 |                 | sky130_fd_sc_hd__ha_2      | 0.204 | 0.000 |   0.459 |   -0.438 | 
     | controller_inst/add_x_1/U16                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.043 | 0.204 |   0.663 |   -0.233 | 
     | controller_inst/U79                         |                 | sky130_fd_sc_hd__a22o_1    | 0.043 | 0.000 |   0.663 |   -0.233 | 
     | controller_inst/U79                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.047 | 0.115 |   0.778 |   -0.118 | 
     | controller_inst/U25                         |                 | sky130_fd_sc_hd__and2_0    | 0.047 | 0.000 |   0.778 |   -0.118 | 
     | controller_inst/U25                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.069 | 0.122 |   0.900 |    0.004 | 
     | controller_inst/op1_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.069 | 0.000 |   0.900 |    0.004 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.010 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.010 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.112 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.112 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.212 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.238 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.340 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.346 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.442 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.443 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.564 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.569 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.697 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.698 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.926 | 
     | controller_inst/op1_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.926 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin controller_inst/op1_addr_reg_6_/CLK 
Endpoint:   controller_inst/op1_addr_reg_6_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.904
  Slack Time                    0.899
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.786 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.786 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.684 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.684 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.584 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.559 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.456 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.450 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.354 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.353 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.232 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.228 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.099 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.098 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.871 | 
     | controller_inst/op1_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.870 | 
     | controller_inst/op1_addr_reg_6_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.177 | 0.428 |   0.457 |   -0.442 | 
     | controller_inst/add_x_1/U19                 |                 | sky130_fd_sc_hd__ha_2      | 0.177 | 0.000 |   0.457 |   -0.442 | 
     | controller_inst/add_x_1/U19                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.046 | 0.200 |   0.657 |   -0.242 | 
     | controller_inst/U82                         |                 | sky130_fd_sc_hd__a22o_1    | 0.046 | 0.000 |   0.657 |   -0.242 | 
     | controller_inst/U82                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.057 | 0.125 |   0.783 |   -0.117 | 
     | controller_inst/U28                         |                 | sky130_fd_sc_hd__and2_0    | 0.057 | 0.000 |   0.783 |   -0.117 | 
     | controller_inst/U28                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.064 | 0.122 |   0.904 |    0.005 | 
     | controller_inst/op1_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.064 | 0.000 |   0.904 |    0.005 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.013 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.013 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.115 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.115 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.215 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.241 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.343 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.349 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.445 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.446 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.567 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.572 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.700 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.701 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.929 | 
     | controller_inst/op1_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.929 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin decrypt_inst/dot_product_reg_1_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_1_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.030
  Arrival Time                  0.885
  Slack Time                    0.914
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.801 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.801 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.699 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.699 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.600 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.574 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.472 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.465 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.369 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.368 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.272 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.271 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.141 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.140 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.027 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.026 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.919 | 
     | decrypt_inst/dot_product_reg_1_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.916 | 
     | decrypt_inst/dot_product_reg_1_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.163 | 0.400 |   0.398 |   -0.516 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U446 |              | sky130_fd_sc_hd__fa_2      | 0.163 | 0.000 |   0.399 |   -0.516 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U446 | A ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.063 | 0.232 |   0.630 |   -0.284 | 
     | decrypt_inst/U30                     |              | sky130_fd_sc_hd__a22o_1    | 0.063 | 0.000 |   0.631 |   -0.284 | 
     | decrypt_inst/U30                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.061 | 0.134 |   0.765 |   -0.150 | 
     | decrypt_inst/U4                      |              | sky130_fd_sc_hd__and2_0    | 0.061 | 0.000 |   0.765 |   -0.150 | 
     | decrypt_inst/U4                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.060 | 0.120 |   0.885 |   -0.030 | 
     | decrypt_inst/dot_product_reg_1_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.060 | 0.000 |   0.885 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |    0.028 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.028 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.130 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.131 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.230 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.256 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.358 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.365 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.460 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.461 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.558 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.558 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.688 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.690 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.803 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.804 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.911 | 
     | decrypt_inst/dot_product_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.913 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin decrypt_inst/dot_product_reg_4_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.030
  Arrival Time                  0.891
  Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.807 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.807 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.705 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.705 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.606 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.580 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.478 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.471 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.375 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.374 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.278 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.277 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.147 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.146 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.033 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.032 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.925 | 
     | decrypt_inst/dot_product_reg_4_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.922 | 
     | decrypt_inst/dot_product_reg_4_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.184 | 0.413 |   0.411 |   -0.510 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U449 |              | sky130_fd_sc_hd__fa_2      | 0.184 | 0.000 |   0.411 |   -0.510 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U449 | A ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.052 | 0.228 |   0.639 |   -0.282 | 
     | decrypt_inst/U33                     |              | sky130_fd_sc_hd__a22o_1    | 0.052 | 0.000 |   0.639 |   -0.282 | 
     | decrypt_inst/U33                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.062 | 0.132 |   0.771 |   -0.149 | 
     | decrypt_inst/U7                      |              | sky130_fd_sc_hd__and2_0    | 0.062 | 0.000 |   0.771 |   -0.149 | 
     | decrypt_inst/U7                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.059 | 0.120 |   0.891 |   -0.030 | 
     | decrypt_inst/dot_product_reg_4_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.059 | 0.000 |   0.891 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |    0.034 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.035 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.136 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.137 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.236 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.262 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.364 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.371 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.466 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.468 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.564 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.564 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.694 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.696 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.809 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.810 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.917 | 
     | decrypt_inst/dot_product_reg_4_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.919 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[7] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_7_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.861
  Slack Time                    0.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.816 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.815 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.714 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.714 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.614 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.588 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.486 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.480 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.384 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.383 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.262 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.257 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.129 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.128 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.900 | 
     | controller_inst/op1_addr_reg_7_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.900 | 
     | controller_inst/op1_addr_reg_7_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.175 | 0.428 |   0.457 |   -0.472 | 
     | sram_inst/FE_OFC528_FE_OFN458_FE_OFN404_FE_OFN364_ |                 | sky130_fd_sc_hd__buf_8            | 0.175 | 0.001 |   0.458 |   -0.471 | 
     | n                                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC528_FE_OFN458_FE_OFN404_FE_OFN364_ | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.027 | 0.177 |   0.635 |   -0.294 | 
     | n                                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC31_FE_OFN498_FE_OFN458_FE_OFN404_F |                 | sky130_fd_sc_hd__buf_12           | 0.027 | 0.000 |   0.636 |   -0.293 | 
     | E_OFN364_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC31_FE_OFN498_FE_OFN458_FE_OFN404_F | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.112 |   0.747 |   -0.182 | 
     | E_OFN364_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC6_FE_OFN30_FE_OFN498_FE_OFN458_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   0.747 |   -0.182 | 
     | OFN404_FE_OFN364_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC6_FE_OFN30_FE_OFN498_FE_OFN458_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.028 | 0.113 |   0.860 |   -0.069 | 
     | OFN404_FE_OFN364_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.042 | 0.000 |   0.861 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.042 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.043 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.145 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.145 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.244 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.270 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.373 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.379 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.475 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.476 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.572 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.573 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.703 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.704 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.817 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.818 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.916 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin controller_inst/row_reg_2_/CLK 
Endpoint:   controller_inst/row_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.039
  Arrival Time                  0.903
  Slack Time                    0.942
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.829 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.828 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.727 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.726 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.627 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.601 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.499 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.492 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.397 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.395 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.275 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.270 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.142 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.141 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -0.940 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -0.940 | 
     | controller_inst/row_reg_2_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -0.434 | 
     | controller_inst/U3                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.368 | 0.002 |   0.509 |   -0.433 | 
     | controller_inst/U3                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.120 | 0.168 |   0.677 |   -0.265 | 
     | controller_inst/U97                    |                 | sky130_fd_sc_hd__a211oi_1  | 0.120 | 0.000 |   0.677 |   -0.265 | 
     | controller_inst/U97                    | A2 ^ -> Y v     | sky130_fd_sc_hd__a211oi_1  | 0.057 | 0.088 |   0.765 |   -0.177 | 
     | controller_inst/U7                     |                 | sky130_fd_sc_hd__and2_0    | 0.057 | 0.000 |   0.765 |   -0.177 | 
     | controller_inst/U7                     | A v -> X v      | sky130_fd_sc_hd__and2_0    | 0.044 | 0.138 |   0.903 |   -0.039 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.044 | 0.000 |   0.903 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |    0.055 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.056 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.157 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.158 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.257 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.283 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.385 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.392 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.488 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.489 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.609 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.614 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.743 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |    0.743 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |    0.944 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |    0.944 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_4_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.870
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.837 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.837 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.735 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.735 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.636 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.610 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.507 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.501 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.405 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.404 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.284 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.279 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.150 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.149 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.934 | 
     | controller_inst/op2_addr_reg_4_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -0.933 | 
     | controller_inst/op2_addr_reg_4_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.374 | 0.465 |   0.482 |   -0.468 | 
     | sram_inst/FE_OFC514_FE_OFN482_FE_OFN445_n          |                 | sky130_fd_sc_hd__buf_8            | 0.374 | 0.020 |   0.502 |   -0.448 | 
     | sram_inst/FE_OFC514_FE_OFN482_FE_OFN445_n          | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.032 | 0.255 |   0.757 |   -0.193 | 
     | sram_inst/FE_OFC21_FE_OFN484_FE_OFN482_FE_OFN445_n |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   0.757 |   -0.193 | 
     | sram_inst/FE_OFC21_FE_OFN484_FE_OFN482_FE_OFN445_n | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.113 |   0.870 |   -0.080 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.870 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.064 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.064 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.166 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.166 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.266 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.292 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.394 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.400 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.496 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.497 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.593 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.594 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.724 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.726 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.839 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.840 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.923 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.926 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin controller_inst/op2_addr_reg_2_/CLK 
Endpoint:   controller_inst/op2_addr_reg_2_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.011
  Arrival Time                  0.940
  Slack Time                    0.951
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.838 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.838 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.736 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.736 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.636 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.611 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.508 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.502 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.406 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.405 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.284 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.280 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.151 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.150 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.935 | 
     | controller_inst/op2_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |   -0.934 | 
     | controller_inst/op2_addr_reg_2_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_4   | 0.212 | 0.472 |   0.489 |   -0.462 | 
     | controller_inst/add_x_2/U15                 |                 | sky130_fd_sc_hd__ha_2      | 0.212 | 0.002 |   0.491 |   -0.461 | 
     | controller_inst/add_x_2/U15                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.043 | 0.207 |   0.698 |   -0.253 | 
     | controller_inst/U67                         |                 | sky130_fd_sc_hd__a22o_1    | 0.043 | 0.000 |   0.698 |   -0.253 | 
     | controller_inst/U67                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.048 | 0.117 |   0.815 |   -0.136 | 
     | controller_inst/U14                         |                 | sky130_fd_sc_hd__and2_0    | 0.048 | 0.000 |   0.815 |   -0.136 | 
     | controller_inst/U14                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.073 | 0.125 |   0.940 |   -0.011 | 
     | controller_inst/op2_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.073 | 0.000 |   0.940 |   -0.011 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.065 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.065 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.167 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.167 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.267 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.293 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.395 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.401 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.497 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.498 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.619 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.624 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.752 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.753 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.968 | 
     | controller_inst/op2_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |    0.969 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin controller_inst/op2_addr_reg_3_/CLK 
Endpoint:   controller_inst/op2_addr_reg_3_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.008
  Arrival Time                  0.944
  Slack Time                    0.953
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.839 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.839 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.737 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.737 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.638 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.612 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.510 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.503 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.407 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.406 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.286 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.281 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.152 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.152 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.936 | 
     | controller_inst/op2_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.001 |   0.017 |   -0.936 | 
     | controller_inst/op2_addr_reg_3_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_4   | 0.218 | 0.477 |   0.493 |   -0.459 | 
     | controller_inst/add_x_2/U16                 |                 | sky130_fd_sc_hd__ha_2      | 0.218 | 0.001 |   0.494 |   -0.458 | 
     | controller_inst/add_x_2/U16                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.047 | 0.213 |   0.707 |   -0.245 | 
     | controller_inst/U68                         |                 | sky130_fd_sc_hd__a22o_1    | 0.047 | 0.000 |   0.707 |   -0.245 | 
     | controller_inst/U68                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.052 | 0.121 |   0.828 |   -0.125 | 
     | controller_inst/U15                         |                 | sky130_fd_sc_hd__and2_0    | 0.052 | 0.000 |   0.828 |   -0.125 | 
     | controller_inst/U15                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.059 | 0.116 |   0.944 |   -0.008 | 
     | controller_inst/op2_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.059 | 0.000 |   0.944 |   -0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.066 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.067 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.168 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.169 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.268 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.294 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.396 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.403 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.498 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.500 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.620 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.625 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.753 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.754 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |    0.970 | 
     | controller_inst/op2_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.001 |   0.018 |    0.970 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin controller_inst/op1_addr_reg_0_/CLK 
Endpoint:   controller_inst/op1_addr_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.970
  Slack Time                    0.963
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.850 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.850 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.748 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.748 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.649 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.623 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.520 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.514 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.418 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.417 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.297 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.292 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.163 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.162 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.935 | 
     | controller_inst/op1_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.934 | 
     | controller_inst/op1_addr_reg_0_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.392 | 0.580 |   0.609 |   -0.354 | 
     | controller_inst/U76                         |                 | sky130_fd_sc_hd__o21ai_1   | 0.392 | 0.001 |   0.610 |   -0.353 | 
     | controller_inst/U76                         | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.087 | 0.232 |   0.842 |   -0.121 | 
     | controller_inst/U22                         |                 | sky130_fd_sc_hd__and2_0    | 0.087 | 0.000 |   0.842 |   -0.121 | 
     | controller_inst/U22                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.059 | 0.127 |   0.970 |    0.006 | 
     | controller_inst/op1_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.059 | 0.000 |   0.970 |    0.006 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.077 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.077 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.179 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.180 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.279 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.305 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.407 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.414 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.509 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.511 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.631 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.636 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.764 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.765 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    0.993 | 
     | controller_inst/op1_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    0.993 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[5] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_5_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.888
  Slack Time                    0.968
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.855 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.855 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.753 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.753 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.654 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.628 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.526 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.519 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.423 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.422 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.302 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.297 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.168 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.167 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.952 | 
     | controller_inst/op2_addr_reg_5_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -0.952 | 
     | controller_inst/op2_addr_reg_5_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.373 | 0.497 |   0.514 |   -0.454 | 
     | sram_inst/FE_OFC4_FE_OFN487_FE_OFN411_FE_OFN354_n  |                 | sky130_fd_sc_hd__buf_8            | 0.373 | 0.004 |   0.519 |   -0.450 | 
     | sram_inst/FE_OFC4_FE_OFN487_FE_OFN411_FE_OFN354_n  | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.032 | 0.256 |   0.774 |   -0.194 | 
     | sram_inst/FE_OFC20_FE_OFN4_FE_OFN487_FE_OFN411_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   0.774 |   -0.194 | 
     | OFN354_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC20_FE_OFN4_FE_OFN487_FE_OFN411_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.114 |   0.888 |   -0.080 | 
     | OFN354_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.038 | 0.000 |   0.888 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.082 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.082 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.184 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.185 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.284 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.310 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.412 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.419 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.514 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.515 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.612 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.612 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.742 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.744 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.857 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.858 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.941 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.944 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin controller_inst/en_reg/CLK 
Endpoint:   controller_inst/en_reg/D          (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.039
+ Hold                         -0.048
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.009
  Arrival Time                  0.962
  Slack Time                    0.971
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.858 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.858 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.756 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.756 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.656 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.630 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.528 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.522 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.426 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.425 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.304 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.299 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.171 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.170 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -0.955 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -0.954 | 
     | controller_inst/op2_addr_reg_0_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.178 | 0.423 |   0.440 |   -0.531 | 
     | controller_inst/U45                         |                 | sky130_fd_sc_hd__a31oi_1   | 0.178 | 0.000 |   0.440 |   -0.531 | 
     | controller_inst/U45                         | A3 ^ -> Y v     | sky130_fd_sc_hd__a31oi_1   | 0.063 | 0.171 |   0.611 |   -0.360 | 
     | controller_inst/U61                         |                 | sky130_fd_sc_hd__nand4_1   | 0.063 | 0.000 |   0.611 |   -0.360 | 
     | controller_inst/U61                         | A v -> Y ^      | sky130_fd_sc_hd__nand4_1   | 0.100 | 0.107 |   0.718 |   -0.253 | 
     | controller_inst/U86                         |                 | sky130_fd_sc_hd__o211ai_1  | 0.100 | 0.000 |   0.718 |   -0.253 | 
     | controller_inst/U86                         | B1 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1  | 0.066 | 0.097 |   0.815 |   -0.156 | 
     | controller_inst/U32                         |                 | sky130_fd_sc_hd__and2_0    | 0.066 | 0.000 |   0.815 |   -0.156 | 
     | controller_inst/U32                         | A v -> X v      | sky130_fd_sc_hd__and2_0    | 0.050 | 0.147 |   0.962 |   -0.009 | 
     | controller_inst/en_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.050 | 0.000 |   0.962 |   -0.009 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                        |            |                            |       |       |  Time   |   Time   | 
     |------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                        | clk ^      |                            | 0.096 |       |  -0.887 |    0.084 | 
     | CTS_ccl_inv_00088      |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.085 | 
     | CTS_ccl_inv_00088      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.187 | 
     | CTS_ccl_inv_00085      |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.187 | 
     | CTS_ccl_inv_00085      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.286 | 
     | CTS_ccl_a_inv_00083    |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.312 | 
     | CTS_ccl_a_inv_00083    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.415 | 
     | CTS_ccl_inv_00079      |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.421 | 
     | CTS_ccl_inv_00079      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.517 | 
     | CTS_ccl_a_inv_00077    |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.518 | 
     | CTS_ccl_a_inv_00077    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.614 | 
     | CTS_ccl_a_inv_00061    |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.615 | 
     | CTS_ccl_a_inv_00061    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.745 | 
     | CTS_ccl_inv_00039      |            | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.001 |  -0.226 |    0.746 | 
     | CTS_ccl_inv_00039      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.124 | 0.144 |  -0.081 |    0.890 | 
     | CTS_ccl_a_inv_00020    |            | sky130_fd_sc_hd__clkinv_4  | 0.125 | 0.005 |  -0.076 |    0.895 | 
     | CTS_ccl_a_inv_00020    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.078 | 0.115 |   0.039 |    1.010 | 
     | controller_inst/en_reg |            | sky130_fd_sc_hd__dfxtp_1   | 0.078 | 0.001 |   0.039 |    1.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin decrypt_inst/dot_product_reg_5_/CLK 
Endpoint:   decrypt_inst/dot_product_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.001
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.031
  Arrival Time                  0.946
  Slack Time                    0.977
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |              |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk ^        |                            | 0.096 |       |  -0.887 |   -1.864 | 
     | CTS_ccl_inv_00088                    |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.863 | 
     | CTS_ccl_inv_00088                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.762 | 
     | CTS_ccl_inv_00085                    |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.761 | 
     | CTS_ccl_inv_00085                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.662 | 
     | CTS_ccl_a_inv_00083                  |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.636 | 
     | CTS_ccl_a_inv_00083                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.534 | 
     | CTS_ccl_inv_00079                    |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.527 | 
     | CTS_ccl_inv_00079                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.432 | 
     | CTS_ccl_a_inv_00077                  |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.430 | 
     | CTS_ccl_a_inv_00077                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.334 | 
     | CTS_ccl_a_inv_00061                  |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.334 | 
     | CTS_ccl_a_inv_00061                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.204 | 
     | CTS_ccl_inv_00040                    |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.202 | 
     | CTS_ccl_inv_00040                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.089 | 
     | CTS_ccl_a_inv_00014                  |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.088 | 
     | CTS_ccl_a_inv_00014                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -0.981 | 
     | decrypt_inst/dot_product_reg_5_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -0.979 | 
     | decrypt_inst/dot_product_reg_5_      | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1   | 0.241 | 0.460 |   0.458 |   -0.519 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U450 |              | sky130_fd_sc_hd__fa_2      | 0.241 | 0.001 |   0.459 |   -0.518 | 
     | decrypt_inst/DP_OP_8J2_125_8991/U450 | A ^ -> SUM ^ | sky130_fd_sc_hd__fa_2      | 0.051 | 0.239 |   0.698 |   -0.279 | 
     | decrypt_inst/U34                     |              | sky130_fd_sc_hd__a22o_1    | 0.051 | 0.000 |   0.698 |   -0.279 | 
     | decrypt_inst/U34                     | B2 ^ -> X ^  | sky130_fd_sc_hd__a22o_1    | 0.057 | 0.127 |   0.825 |   -0.152 | 
     | decrypt_inst/U8                      |              | sky130_fd_sc_hd__and2_0    | 0.057 | 0.000 |   0.825 |   -0.152 | 
     | decrypt_inst/U8                      | A ^ -> X ^   | sky130_fd_sc_hd__and2_0    | 0.064 | 0.122 |   0.946 |   -0.031 | 
     | decrypt_inst/dot_product_reg_5_      |              | sky130_fd_sc_hd__dfxtp_1   | 0.064 | 0.000 |   0.946 |   -0.031 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                 |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                 | clk ^      |                            | 0.096 |       |  -0.887 |    0.090 | 
     | CTS_ccl_inv_00088               |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.091 | 
     | CTS_ccl_inv_00088               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.192 | 
     | CTS_ccl_inv_00085               |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.193 | 
     | CTS_ccl_inv_00085               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.292 | 
     | CTS_ccl_a_inv_00083             |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.318 | 
     | CTS_ccl_a_inv_00083             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.420 | 
     | CTS_ccl_inv_00079               |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.427 | 
     | CTS_ccl_inv_00079               | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.523 | 
     | CTS_ccl_a_inv_00077             |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.524 | 
     | CTS_ccl_a_inv_00077             | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.620 | 
     | CTS_ccl_a_inv_00061             |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.621 | 
     | CTS_ccl_a_inv_00061             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.751 | 
     | CTS_ccl_inv_00040               |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.752 | 
     | CTS_ccl_inv_00040               | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.865 | 
     | CTS_ccl_a_inv_00014             |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.866 | 
     | CTS_ccl_a_inv_00014             | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.973 | 
     | decrypt_inst/dot_product_reg_5_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.001 |    0.976 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin encrypt_inst/psum_reg_8_/CLK 
Endpoint:   encrypt_inst/psum_reg_8_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_8_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.030
  Arrival Time                  0.951
  Slack Time                    0.980
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                     |              |                             |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------------------------+-------+-------+---------+----------| 
     |                                     | clk ^        |                             | 0.096 |       |  -0.887 |   -1.867 | 
     | CTS_ccl_inv_00088                   |              | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -1.867 | 
     | CTS_ccl_inv_00088                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -1.765 | 
     | CTS_ccl_inv_00085                   |              | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -1.765 | 
     | CTS_ccl_inv_00085                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -1.666 | 
     | CTS_ccl_a_inv_00083                 |              | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -1.640 | 
     | CTS_ccl_a_inv_00083                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.537 | 
     | CTS_ccl_inv_00079                   |              | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.531 | 
     | CTS_ccl_inv_00079                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.435 | 
     | CTS_ccl_a_inv_00077                 |              | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.434 | 
     | CTS_ccl_a_inv_00077                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.096 |  -0.358 |   -1.338 | 
     | CTS_ccl_a_inv_00061                 |              | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.001 |  -0.357 |   -1.337 | 
     | CTS_ccl_a_inv_00061                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4   | 0.123 | 0.130 |  -0.227 |   -1.207 | 
     | CTS_ccl_inv_00040                   |              | sky130_fd_sc_hd__clkinv_8   | 0.123 | 0.002 |  -0.225 |   -1.206 | 
     | CTS_ccl_inv_00040                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.113 |  -0.112 |   -1.093 | 
     | CTS_ccl_a_inv_00014                 |              | sky130_fd_sc_hd__clkinv_8   | 0.085 | 0.001 |  -0.111 |   -1.092 | 
     | CTS_ccl_a_inv_00014                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8   | 0.089 | 0.107 |  -0.004 |   -0.984 | 
     | encrypt_inst/psum_reg_8_            |              | sky130_fd_sc_hd__dfxtp_1    | 0.089 | 0.001 |  -0.003 |   -0.983 | 
     | encrypt_inst/psum_reg_8_            | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1    | 0.138 | 0.387 |   0.384 |   -0.596 | 
     | encrypt_inst/U67                    |              | sky130_fd_sc_hd__clkinvlp_2 | 0.138 | 0.000 |   0.384 |   -0.596 | 
     | encrypt_inst/U67                    | A ^ -> Y v   | sky130_fd_sc_hd__clkinvlp_2 | 0.069 | 0.124 |   0.508 |   -0.472 | 
     | encrypt_inst/U68                    |              | sky130_fd_sc_hd__nor2_1     | 0.069 | 0.000 |   0.508 |   -0.472 | 
     | encrypt_inst/U68                    | A v -> Y ^   | sky130_fd_sc_hd__nor2_1     | 0.220 | 0.197 |   0.705 |   -0.275 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U3 |              | sky130_fd_sc_hd__fa_2       | 0.220 | 0.000 |   0.706 |   -0.275 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U3 | B ^ -> SUM ^ | sky130_fd_sc_hd__fa_2       | 0.056 | 0.245 |   0.950 |   -0.030 | 
     | encrypt_inst/psum_reg_8_            |              | sky130_fd_sc_hd__dfxtp_1    | 0.056 | 0.000 |   0.951 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |    0.094 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.094 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.196 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.196 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.296 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.322 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.424 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.430 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.526 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.527 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.623 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.624 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.754 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.756 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.869 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.870 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    0.977 | 
     | encrypt_inst/psum_reg_8_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.001 |  -0.002 |    0.978 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin controller_inst/op1_addr_reg_7_/CLK 
Endpoint:   controller_inst/op1_addr_reg_7_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  1.009
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.888 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.888 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.787 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.786 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.687 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.661 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.559 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.552 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.456 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.455 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.335 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.330 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.202 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.201 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -0.973 | 
     | controller_inst/op1_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -0.972 | 
     | controller_inst/op1_addr_reg_7_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.522 |   0.551 |   -0.451 | 
     | controller_inst/add_x_1/U20                 |                 | sky130_fd_sc_hd__ha_2      | 0.368 | 0.001 |   0.552 |   -0.450 | 
     | controller_inst/add_x_1/U20                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.038 | 0.239 |   0.791 |   -0.211 | 
     | controller_inst/U83                         |                 | sky130_fd_sc_hd__a22o_1    | 0.038 | 0.000 |   0.791 |   -0.211 | 
     | controller_inst/U83                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.041 | 0.108 |   0.899 |   -0.102 | 
     | controller_inst/U29                         |                 | sky130_fd_sc_hd__and2_0    | 0.041 | 0.000 |   0.899 |   -0.102 | 
     | controller_inst/U29                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.056 | 0.110 |   1.009 |    0.007 | 
     | controller_inst/op1_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.056 | 0.000 |   1.009 |    0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.115 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.116 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.217 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.218 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.317 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.343 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.445 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.452 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.548 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.549 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.669 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.674 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.803 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.804 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    1.031 | 
     | controller_inst/op1_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    1.032 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin encrypt_inst/psum_reg_4_/CLK 
Endpoint:   encrypt_inst/psum_reg_4_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: encrypt_inst/psum_reg_4_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.002
+ Hold                         -0.057
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.058
  Arrival Time                  0.963
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                     |              |                            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                     | clk ^        |                            | 0.096 |       |  -0.887 |   -1.908 | 
     | CTS_ccl_inv_00088                   |              | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.908 | 
     | CTS_ccl_inv_00088                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.806 | 
     | CTS_ccl_inv_00085                   |              | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.806 | 
     | CTS_ccl_inv_00085                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.707 | 
     | CTS_ccl_a_inv_00083                 |              | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.681 | 
     | CTS_ccl_a_inv_00083                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.579 | 
     | CTS_ccl_inv_00079                   |              | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.572 | 
     | CTS_ccl_inv_00079                   | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.476 | 
     | CTS_ccl_a_inv_00077                 |              | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.475 | 
     | CTS_ccl_a_inv_00077                 | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.358 |   -1.379 | 
     | CTS_ccl_a_inv_00061                 |              | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.357 |   -1.378 | 
     | CTS_ccl_a_inv_00061                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.227 |   -1.248 | 
     | CTS_ccl_inv_00040                   |              | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |   -1.247 | 
     | CTS_ccl_inv_00040                   | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |   -1.134 | 
     | CTS_ccl_a_inv_00014                 |              | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |   -1.133 | 
     | CTS_ccl_a_inv_00014                 | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.004 |   -1.026 | 
     | encrypt_inst/psum_reg_4_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |   -1.024 | 
     | encrypt_inst/psum_reg_4_            | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1   | 0.072 | 0.350 |   0.348 |   -0.674 | 
     | encrypt_inst/U47                    |              | sky130_fd_sc_hd__clkinv_1  | 0.072 | 0.000 |   0.348 |   -0.674 | 
     | encrypt_inst/U47                    | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1  | 0.037 | 0.060 |   0.407 |   -0.614 | 
     | encrypt_inst/U48                    |              | sky130_fd_sc_hd__nor2_1    | 0.037 | 0.000 |   0.407 |   -0.614 | 
     | encrypt_inst/U48                    | A ^ -> Y v   | sky130_fd_sc_hd__nor2_1    | 0.080 | 0.074 |   0.482 |   -0.540 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U7 |              | sky130_fd_sc_hd__fa_2      | 0.080 | 0.000 |   0.482 |   -0.540 | 
     | encrypt_inst/DP_OP_13J2_122_8992/U7 | B v -> SUM v | sky130_fd_sc_hd__fa_2      | 0.076 | 0.481 |   0.963 |   -0.059 | 
     | encrypt_inst/psum_reg_4_            |              | sky130_fd_sc_hd__dfxtp_1   | 0.076 | 0.001 |   0.963 |   -0.058 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |    0.135 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.136 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.237 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.238 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.337 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.363 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.465 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.472 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.568 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.569 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    0.665 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    0.665 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    0.796 | 
     | CTS_ccl_inv_00040        |            | sky130_fd_sc_hd__clkinv_8  | 0.123 | 0.002 |  -0.225 |    0.797 | 
     | CTS_ccl_inv_00040        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.113 |  -0.112 |    0.910 | 
     | CTS_ccl_a_inv_00014      |            | sky130_fd_sc_hd__clkinv_8  | 0.085 | 0.001 |  -0.111 |    0.911 | 
     | CTS_ccl_a_inv_00014      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.089 | 0.107 |  -0.003 |    1.018 | 
     | encrypt_inst/psum_reg_4_ |            | sky130_fd_sc_hd__dfxtp_1   | 0.089 | 0.002 |  -0.002 |    1.020 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin controller_inst/op1_addr_reg_4_/CLK 
Endpoint:   controller_inst/op1_addr_reg_4_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  1.044
  Slack Time                    1.038
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.925 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.925 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.823 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.823 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.724 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.698 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.595 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.589 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.493 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.492 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.372 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.367 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.238 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.237 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -1.010 | 
     | controller_inst/op1_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -1.009 | 
     | controller_inst/op1_addr_reg_4_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.330 | 0.517 |   0.546 |   -0.492 | 
     | controller_inst/add_x_1/U17                 |                 | sky130_fd_sc_hd__ha_2      | 0.330 | 0.001 |   0.547 |   -0.492 | 
     | controller_inst/add_x_1/U17                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.046 | 0.240 |   0.786 |   -0.252 | 
     | controller_inst/U80                         |                 | sky130_fd_sc_hd__a22o_1    | 0.046 | 0.000 |   0.787 |   -0.252 | 
     | controller_inst/U80                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.069 | 0.136 |   0.922 |   -0.116 | 
     | controller_inst/U26                         |                 | sky130_fd_sc_hd__and2_0    | 0.069 | 0.000 |   0.922 |   -0.116 | 
     | controller_inst/U26                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.060 | 0.122 |   1.044 |    0.006 | 
     | controller_inst/op1_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.060 | 0.000 |   1.044 |    0.006 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.152 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.152 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.254 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.254 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.354 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.380 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.482 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.488 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.584 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.585 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.706 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.711 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.839 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.840 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    1.068 | 
     | controller_inst/op1_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    1.068 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin controller_inst/op1_addr_reg_5_/CLK 
Endpoint:   controller_inst/op1_addr_reg_5_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  1.053
  Slack Time                    1.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -1.932 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.932 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.830 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.830 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.731 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.705 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.602 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.596 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.500 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.499 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.379 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.374 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.245 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.244 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   -1.017 | 
     | controller_inst/op1_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.029 |   -1.016 | 
     | controller_inst/op1_addr_reg_5_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.381 | 0.517 |   0.547 |   -0.499 | 
     | controller_inst/add_x_1/U18                 |                 | sky130_fd_sc_hd__ha_2      | 0.381 | 0.000 |   0.547 |   -0.498 | 
     | controller_inst/add_x_1/U18                 | A ^ -> SUM ^    | sky130_fd_sc_hd__ha_2      | 0.052 | 0.258 |   0.805 |   -0.240 | 
     | controller_inst/U81                         |                 | sky130_fd_sc_hd__a22o_1    | 0.052 | 0.000 |   0.805 |   -0.240 | 
     | controller_inst/U81                         | B2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1    | 0.065 | 0.134 |   0.939 |   -0.107 | 
     | controller_inst/U27                         |                 | sky130_fd_sc_hd__and2_0    | 0.065 | 0.000 |   0.939 |   -0.106 | 
     | controller_inst/U27                         | A ^ -> X ^      | sky130_fd_sc_hd__and2_0    | 0.051 | 0.114 |   1.053 |    0.008 | 
     | controller_inst/op1_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.051 | 0.000 |   1.053 |    0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    0.159 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.159 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.261 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.261 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.361 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.387 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.489 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.495 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.591 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.592 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.713 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.718 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.846 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.847 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |    1.075 | 
     | controller_inst/op1_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |    1.075 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin controller_inst/row_reg_1_/CLK 
Endpoint:   controller_inst/row_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: controller_inst/row_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.041
  Arrival Time                  1.006
  Slack Time                    1.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   -1.934 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -1.933 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.832 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.832 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.732 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.706 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.604 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.598 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.502 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.501 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.380 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.375 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.247 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.246 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.046 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.046 | 
     | controller_inst/row_reg_1_             | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.420 | 0.541 |   0.542 |   -0.505 | 
     | controller_inst/U98                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.420 | 0.003 |   0.546 |   -0.501 | 
     | controller_inst/U98                    | A2 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.110 | 0.277 |   0.823 |   -0.224 | 
     | controller_inst/U99                    |                 | sky130_fd_sc_hd__nor2_1    | 0.110 | 0.000 |   0.823 |   -0.224 | 
     | controller_inst/U99                    | B ^ -> Y v      | sky130_fd_sc_hd__nor2_1    | 0.034 | 0.050 |   0.873 |   -0.174 | 
     | controller_inst/U6                     |                 | sky130_fd_sc_hd__and2_0    | 0.034 | 0.000 |   0.873 |   -0.174 | 
     | controller_inst/U6                     | A v -> X v      | sky130_fd_sc_hd__and2_0    | 0.048 | 0.133 |   1.006 |   -0.041 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.048 | 0.000 |   1.006 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |    0.160 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.161 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.263 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.263 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.362 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.388 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.491 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.497 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.593 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.594 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.714 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.719 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.848 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |    0.848 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |    1.049 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |    1.049 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

