// Seed: 371061562
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  always @(negedge 1) id_1 = id_3;
  wire id_5;
  wire id_6;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input supply0 id_10,
    output tri id_11,
    output tri id_12,
    output wand id_13
    , id_17,
    input wand id_14,
    input supply1 id_15
);
  assign id_9 = 1;
  module_0(
      id_17, id_17
  );
endmodule
