   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_LPC177x_8x.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.data
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 000E2707 		.word	120000000
  25              		.global	PeripheralClock
  26              		.align	2
  29              	PeripheralClock:
  30 0004 00879303 		.word	60000000
  31              		.global	EMCClock
  32              		.align	2
  35              	EMCClock:
  36 0008 00879303 		.word	60000000
  37              		.global	USBClock
  38              		.align	2
  41              	USBClock:
  42 000c 006CDC02 		.word	48000000
  43              		.text
  44              		.align	2
  45              		.global	SystemCoreClockUpdate
  46              		.thumb
  47              		.thumb_func
  49              	SystemCoreClockUpdate:
  50              	.LFB55:
  51              		.file 1 "../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c"
   1:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /**********************************************************************
   2:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * $Id$		system_LPC177x_8x.c			2011-06-02
   3:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *//**
   4:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * @file		system_LPC177x_8x.c
   5:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * @brief	CMSIS Cortex-M3 Device Peripheral Access Layer Source File
   6:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *          	for the NXP LPC177x_8x Device Series
   7:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *
   8:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *			ARM Limited (ARM) is supplying this software for use with 
   9:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *			Cortex-M processor based microcontrollers.  This file can be 
  10:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *			freely distributed within development tools that are supporting 
  11:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *			such ARM based processors.
  12:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *
  13:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * @version	1.0
  14:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * @date		02. June. 2011
  15:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * @author	NXP MCU SW Application Team
  16:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * 
  17:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * Copyright(C) 2011, NXP Semiconductor
  18:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * All rights reserved.
  19:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** *
  20:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** ***********************************************************************
  21:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * Software that is described herein is for illustrative purposes only
  22:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * which provides customers with programming information regarding the
  23:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * products. This software is supplied "AS IS" without any warranties.
  24:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * NXP Semiconductors assumes no responsibility or liability for the
  25:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * use of the software, conveys no license or title under any patent,
  26:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * copyright, or mask work right to the product. NXP Semiconductors
  27:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * reserves the right to make changes in the software without
  28:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * notification. NXP Semiconductors also make no representation or
  29:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * warranty that such application will be suitable for the specified
  30:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * use without further testing or modification.
  31:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * Permission to use, copy, modify, and distribute this software and its
  32:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * documentation is hereby granted, under NXP Semiconductors'
  33:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * relevant copyright in the software, without fee, provided that it
  34:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * is used in conjunction with NXP Semiconductors microcontrollers.  This
  35:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * copyright, permission, and disclaimer notice must appear in all copies of
  36:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** * this code.
  37:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** **********************************************************************/
  38:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
  39:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #include <stdint.h>
  40:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #include "LPC177x_8x.h"
  41:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #include "system_LPC177x_8x.h"
  42:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
  43:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /** @addtogroup LPC177x_8x_System
  44:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * @{
  45:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
  46:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  
  47:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __CLK_DIV(x,y) (((y) == 0) ? 0: (x)/(y))
  48:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
  49:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*
  50:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  51:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** */
  52:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*--------------------- Clock Configuration ----------------------------------
  53:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  54:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //	<e>	Clock Configuration
  55:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	System Controls and Status Register (SCS - address 0x400F C1A0)
  56:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.0>	EMC Shift Control Bit
  57:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		Controls how addresses are output on the EMC address pins for static memories
  58:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	Static CS addresses match bus width; AD[1] = 0 for 32 bit, AD[0] = 0 for 16+32 bit (Bit
  59:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	Static CS addresses start at LSB 0 regardless of memory width (Bit 0 is 1)
  60:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  61:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.1>	EMC Reset Disable Bit
  62:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		If 0 (zero), all registers and functions of the EMC are initialized upon any reset cond
  63:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		If 1, EMC is still retained its state through a warm reset
  64:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	Both EMC resets are asserted when any type of chip reset event occurs (Bit 1 is 0)
  65:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	Portions of EMC will only be reset by POR or BOR event (Bit 1 is 1)
  66:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  67:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.2>	EMC Burst Control
  68:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		Set to 1 to prevent multiple sequential accesses to memory via EMC static memory chip s
  69:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	Burst enabled (Bit 2 is 0)
  70:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	Bust disbled (Bit 2 is 1)
  71:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  72:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.3>	MCIPWR Active Level
  73:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		Selects the active level for the SD card interface signal SD_PWR
  74:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	SD_PWR is active low (inverted output of the SD Card interface block) (Bit 3 is 0)
  75:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	SD_PWR is active high (follows the output of the SD Card interface block) (Bit 3 is 1)
  76:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  77:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.4>	Main Oscillator Range Select
  78:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	In Range 1 MHz to 20 MHz (Bit 4 is 0)
  79:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	In Range 15 MHz to 25 MHz (Bit 4 is 1)
  80:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  81:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.5>	Main Oscillator enable
  82:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<i>		0 (zero) means disabled, 1 means enable
  83:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  84:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o1.6>	Main Oscillator status (Read-Only)
  85:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
  86:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  87:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	Clock Source Select Register (CLKSRCSEL - address 0x400F C10C)
  88:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o2.0>	CLKSRC: Select the clock source for sysclk to PLL0 clock
  89:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	Internal RC oscillator (Bit 0 is 0)
  90:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	Main oscillator (Bit 0 is 1)
  91:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
  92:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  93:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<e3>PLL0 Configuration (Main PLL PLL0CFG - address 0x400F C084)
  94:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			F_in  is in the range of 1 MHz to 25 MHz
  95:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			F_cco = (F_in * M * 2 * P) is in range of 156 MHz to 320 MHz
  96:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			PLL out clock = (F_cco / (2 * P)) is in rane of 9.75 MHz to 160 MHz
  97:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
  98:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o4.0..4>   MSEL: PLL Multiplier Value
  99:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>				M Value
 100:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1-32><#-1>
 101:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 102:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o4.5..6>	PSEL: PLL Divider Value
 103:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>				P Value
 104:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=> 			1
 105:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1=>			2
 106:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<2=>			4
 107:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<3=>			8
 108:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</e>
 109:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 110:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<e5>PLL1 Configuration (Alt PLL PLL1CFG - address 0x400F C0A4)
 111:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			F_in  is in the range of 1 MHz to 25 MHz
 112:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			F_cco = (F_in * M * 2 * P) is in range of 156 MHz to 320 MHz
 113:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<i>			PLL out clock = (F_cco / (2 * P)) is in rane of 9.75 MHz to 160 MHz
 114:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 115:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o6.0..4>   MSEL: PLL Multiplier Value
 116:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>				M Value
 117:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1-32><#-1>
 118:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 119:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o6.5..6>	PSEL: PLL Divider Value
 120:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>		P Value
 121:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=>	1
 122:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1=>	2
 123:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<2=>	4
 124:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<3=>	8
 125:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</e>
 126:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 127:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	CPU Clock Selection Register (CCLKSEL - address 0x400F C104)
 128:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o7.0..4>	CCLKDIV: Select the value for divider of CPU clock (CCLK)
 129:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>		0: The divider is turned off. No clock will be provided to the CPU
 130:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>		n: The input clock is divided by n to produce the CPU clock
 131:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0-31>
 132:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 133:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o7.8>		CCLKSEL: Select the input to the divider of CPU clock
 134:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=>	sysclk clock is used
 135:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1=>	Main PLL0 clock is used
 136:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 137:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 138:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	USB Clock Selection Register (USBCLKSEL - 0x400F C108)
 139:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o8.0..4>	USBDIV: USB clock (source PLL0) divider selection
 140:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=>	Divider is off and no clock provides to USB subsystem
 141:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<4=>	Divider value is 4 (The source clock is divided by 4)
 142:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<6=>	Divider value is 6 (The source clock is divided by 6)
 143:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 144:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o8.8..9>	USBSEL: Select the source for USB clock divider
 145:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>		When CPU clock is selected, the USB can be accessed
 146:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>		by software but cannot perform USB functions
 147:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=>	sysclk clock (the clock input to PLL0)
 148:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1=>	The clock output from PLL0
 149:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<2=>	The clock output from PLL1
 150:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 151:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 152:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	EMC Clock Selection Register (EMCCLKSEL - address 0x400F C100)
 153:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o9.0>	EMCDIV: Set the divider for EMC clock
 154:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=> Divider value is 1
 155:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=> Divider value is 2 (EMC clock is equal a half of input clock)
 156:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 157:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 158:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	Peripheral Clock Selection Register (PCLKSEL - address 0x400F C1A8)
 159:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o10.0..4>	PCLKDIV: APB Peripheral clock divider
 160:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>	0: The divider is turned off. No clock will be provided to APB peripherals
 161:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<i>	n: The input clock is divided by n to produce the APB peripheral clock
 162:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0-31>
 163:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 164:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 165:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	Power Control for Peripherals Register (PCONP - address 0x400F C1C8)
 166:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.0>		PCLCD: LCD controller power/clock enable (bit 0)
 167:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.1>		PCTIM0: Timer/Counter 0 power/clock enable (bit 1)
 168:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.2>		PCTIM1: Timer/Counter 1 power/clock enable (bit 2)
 169:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.3>		PCUART0: UART 0 power/clock enable (bit 3)
 170:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.4>		PCUART1: UART 1 power/clock enable (bit 4)
 171:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.5>		PCPWM0: PWM0 power/clock enable (bit 5)
 172:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.6>		PCPWM1: PWM1 power/clock enable (bit 6)
 173:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.7>		PCI2C0: I2C 0 interface power/clock enable (bit 7)
 174:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.8>		PCUART4: UART 4 power/clock enable (bit 8)
 175:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.9>		PCRTC: RTC and Event Recorder power/clock enable (bit 9)
 176:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.10>	PCSSP1: SSP 1 interface power/clock enable (bit 10)
 177:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.11>	PCEMC: External Memory Controller power/clock enable (bit 11)
 178:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.12>	PCADC: A/D converter power/clock enable (bit 12)
 179:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.13>	PCCAN1: CAN controller 1 power/clock enable (bit 13)
 180:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.14>	PCCAN2: CAN controller 2 power/clock enable (bit 14)
 181:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.15>	PCGPIO: IOCON, GPIO, and GPIO interrupts power/clock enable (bit 15)
 182:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.17>	PCMCPWM: Motor Control PWM power/clock enable (bit 17)
 183:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.18>	PCQEI: Quadrature encoder interface power/clock enable (bit 18)
 184:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.19>	PCI2C1: I2C 1 interface power/clock enable (bit 19)
 185:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.20>	PCSSP2: SSP 2 interface power/clock enable (bit 20)
 186:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.21>	PCSSP0: SSP 0 interface power/clock enable (bit 21)
 187:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.22>	PCTIM2: Timer 2 power/clock enable (bit 22)
 188:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.23>	PCTIM3: Timer 3 power/clock enable (bit 23)
 189:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.24>	PCUART2: UART 2 power/clock enable (bit 24)
 190:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.25>	PCUART3: UART 3 power/clock enable (bit 25)
 191:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.26>	PCI2C2: I2C 2 interface power/clock enable (bit 26)
 192:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.27>	PCI2S: I2S interface power/clock enable (bit 27)
 193:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.28>	PCSDC: SD Card interface power/clock enable (bit 28)
 194:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.29>	PCGPDMA: GPDMA function power/clock enable (bit 29)
 195:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.30>	PCENET: Ethernet block power/clock enable (bit 30)
 196:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o11.31>	PCUSB: USB interface power/clock enable (bit 31)
 197:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 198:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 199:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<h>	Clock Output Configuration Register (CLKOUTCFG)
 200:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o12.0..3>	CLKOUTSEL: Clock Source for CLKOUT Selection
 201:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<0=>	CPU clock
 202:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1=>	Main Oscillator
 203:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<2=>	Internal RC Oscillator
 204:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<3=>	USB clock
 205:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<4=>	RTC Oscillator
 206:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<5=>	unused
 207:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<6=>	Watchdog Oscillator
 208:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 209:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o12.4..7>	CLKOUTDIV: Output Clock Divider
 210:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //						<1-16><#-1>
 211:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 212:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //			<o12.8>		CLKOUT_EN: CLKOUT enable
 213:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		</h>
 214:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 215:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //	</e>
 216:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** */
 217:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 218:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /** @addtogroup LPC177x_8x_System_Defines  LPC177x_8x System Defines
 219:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   @{
 220:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
 221:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CLOCK_SETUP           1
 222:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define SCS_Val               0x00000021
 223:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CLKSRCSEL_Val         0x00000001
 224:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PLL0_SETUP            1
 225:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PLL0CFG_Val           0x00000009
 226:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PLL1_SETUP            1
 227:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PLL1CFG_Val           0x00000023
 228:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CCLKSEL_Val           0x00000101
 229:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define USBCLKSEL_Val         0x00000201
 230:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define EMCCLKSEL_Val         0x00000001
 231:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PCLKSEL_Val           0x00000002
 232:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define PCONP_Val             0x042887DE
 233:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CLKOUTCFG_Val         0x00000100
 234:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 235:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 236:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*--------------------- Flash Accelerator Configuration ----------------------
 237:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //
 238:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //	<e>	Flash Accelerator Configuration register (FLASHCFG - address 0x400F C000)
 239:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //		<o1.12..15>	FLASHTIM: Flash Access Time
 240:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<0=>	1 CPU clock (for CPU clock up to 20 MHz)
 241:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<1=>	2 CPU clocks (for CPU clock up to 40 MHz)
 242:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<2=>	3 CPU clocks (for CPU clock up to 60 MHz)
 243:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<3=>	4 CPU clocks (for CPU clock up to 80 MHz)
 244:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<4=>	5 CPU clocks (for CPU clock up to 100 MHz)
 245:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //					<5=>	6 CPU clocks (for any CPU clock)
 246:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //	</e>
 247:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** */
 248:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 249:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define FLASH_SETUP           1
 250:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define FLASHCFG_Val          0x00005000
 251:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 252:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*
 253:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** //-------- <<< end of configuration section >>> ------------------------------
 254:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** */
 255:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 256:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*----------------------------------------------------------------------------
 257:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   Check the register settings
 258:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *----------------------------------------------------------------------------*/
 259:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CHECK_RANGE(val, min, max)                ((val < min) || (val > max))
 260:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define CHECK_RSVD(val, mask)                     (val & mask)
 261:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 262:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /* Clock Configuration -------------------------------------------------------*/
 263:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((SCS_Val),       ~0x0000003F))
 264:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "SCS: Invalid values of reserved bits!"
 265:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 266:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 267:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RANGE((CLKSRCSEL_Val), 0, 1))
 268:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "CLKSRCSEL: Value out of range!"
 269:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 270:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 271:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((PLL0CFG_Val),   ~0x0000007F))
 272:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "PLL0CFG: Invalid values of reserved bits!"
 273:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 274:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 275:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((PLL1CFG_Val),   ~0x0000007F))
 276:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "PLL1CFG: Invalid values of reserved bits!"
 277:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 278:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 279:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((CCLKSEL_Val),   ~0x0000011F))
 280:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "CCLKSEL: Invalid values of reserved bits!"
 281:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 282:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 283:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((USBCLKSEL_Val), ~0x0000031F))
 284:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "USBCLKSEL: Invalid values of reserved bits!"
 285:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 286:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 287:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((EMCCLKSEL_Val), ~0x00000001))
 288:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "EMCCLKSEL: Invalid values of reserved bits!"
 289:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 290:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 291:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((PCLKSEL_Val), ~0x0000001F))
 292:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "PCLKSEL: Invalid values of reserved bits!"
 293:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 294:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 295:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((PCONP_Val), ~0xFFFEFFFF))
 296:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "PCONP: Invalid values of reserved bits!"
 297:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 298:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 299:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))
 300:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "CLKOUTCFG: Invalid values of reserved bits!"
 301:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 302:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 303:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /* Flash Accelerator Configuration -------------------------------------------*/
 304:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F000))
 305:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "FLASHCFG: Invalid values of reserved bits!"
 306:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 307:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 308:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 309:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*----------------------------------------------------------------------------
 310:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   DEFINES
 311:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *----------------------------------------------------------------------------*/
 312:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /* pll_out_clk = F_cco / (2 × P)
 313:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    F_cco = pll_in_clk × M × 2 × P */
 314:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __M                   ((PLL0CFG_Val & 0x1F) + 1)
 315:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __PLL0_CLK(__F_IN)    (__F_IN * __M)
 316:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __CCLK_DIV            (CCLKSEL_Val & 0x1F)
 317:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __PCLK_DIV			  (PCLKSEL_Val & 0x1F)
 318:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #define __ECLK_DIV			  ((EMCCLKSEL_Val & 0x01) + 1)
 319:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 320:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /* Determine core clock frequency according to settings */
 321:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CLOCK_SETUP)                       /* Clock Setup                        */
 322:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 323:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #if ((CLKSRCSEL_Val & 0x01) == 1) && ((SCS_Val & 0x20)== 0)
 324:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "Main Oscillator is selected as clock source but is not enabled!"
 325:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #endif
 326:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 327:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #if ((CCLKSEL_Val & 0x100) == 0x100) && (PLL0_SETUP == 0)
 328:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****    #error "Main PLL is selected as clock source but is not enabled!"
 329:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #endif
 330:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 331:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #if ((CCLKSEL_Val & 0x100) == 0)      /* cclk = sysclk */
 332:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #if ((CLKSRCSEL_Val & 0x01) == 0)   /* sysclk = irc_clk */
 333:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __CORE_CLK (IRC_OSC / __CCLK_DIV)
 334:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		#define __PER_CLK  (IRC_OSC/  __PCLK_DIV)
 335:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __EMC_CLK  (__CORE_CLK/  __ECLK_DIV)
 336:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #else                               /* sysclk = osc_clk */
 337:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __CORE_CLK (OSC_CLK / __CCLK_DIV)
 338:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __PER_CLK  (OSC_CLK/  __PCLK_DIV)
 339:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __EMC_CLK  (__CORE_CLK/  __ECLK_DIV)
 340:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #endif
 341:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #else                                 /* cclk = pll_clk */
 342:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #if ((CLKSRCSEL_Val & 0x01) == 0)   /* sysclk = irc_clk */
 343:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __CORE_CLK (__PLL0_CLK(IRC_OSC) / __CCLK_DIV)
 344:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __PER_CLK  (__PLL0_CLK(IRC_OSC) / __PCLK_DIV)
 345:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __EMC_CLK  (__CORE_CLK / __ECLK_DIV)
 346:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #else                               /* sysclk = osc_clk */
 347:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __CORE_CLK (__PLL0_CLK(OSC_CLK) / __CCLK_DIV)
 348:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __PER_CLK  (__PLL0_CLK(OSC_CLK) / __PCLK_DIV)
 349:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		#define __EMC_CLK  (__CORE_CLK / __ECLK_DIV)
 350:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     #endif
 351:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   #endif
 352:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 353:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  /**
 354:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   * @}
 355:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   */
 356:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #else
 357:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __CORE_CLK (IRC_OSC)
 358:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __PER_CLK  (IRC_OSC)
 359:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         #define __EMC_CLK  (__CORE_CLK)
 360:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 361:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /** @addtogroup LPC177x_8x_System_Public_Variables  LPC177x_8x System Public Variables
 362:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   @{
 363:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
 364:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*----------------------------------------------------------------------------
 365:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   Clock Variable definitions
 366:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *----------------------------------------------------------------------------*/
 367:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** uint32_t SystemCoreClock = __CORE_CLK;/*!< System Clock Frequency (Core Clock)*/
 368:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** uint32_t PeripheralClock = __PER_CLK; /*!< Peripheral Clock Frequency (Pclk)  */
 369:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** uint32_t EMCClock		 = __EMC_CLK; /*!< EMC Clock Frequency 				  */
 370:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** uint32_t USBClock 		 = (48000000UL);		  /*!< USB Clock Frequency - this value will
 371:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 									be updated after call SystemCoreClockUpdate, should be 48MHz*/
 372:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /**
 373:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * @}
 374:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
 375:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 376:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /** @addtogroup LPC177x_8x_System_Public_Functions  LPC177x_8x System Public Functions
 377:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   @{
 378:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
 379:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /*----------------------------------------------------------------------------
 380:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   Clock functions
 381:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *----------------------------------------------------------------------------*/
 382:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** void SystemCoreClockUpdate (void)            /* Get Core Clock Frequency      */
 383:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** {
  52              		.loc 1 383 0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 16
  55              		@ frame_needed = 1, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57 0000 80B4     		push	{r7}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 4
  60              		.cfi_offset 7, -4
  61 0002 85B0     		sub	sp, sp, #20
  62              	.LCFI1:
  63              		.cfi_def_cfa_offset 24
  64 0004 00AF     		add	r7, sp, #0
  65              	.LCFI2:
  66              		.cfi_def_cfa_register 7
 384:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   /* Determine clock frequency according to clock register values             */
 385:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   if ((LPC_SC->CCLKSEL &0x100) == 0) {            /* cclk = sysclk    */
  67              		.loc 1 385 0
  68 0006 A14B     		ldr	r3, .L36
  69 0008 D3F80431 		ldr	r3, [r3, #260]
  70 000c 03F48073 		and	r3, r3, #256
  71 0010 002B     		cmp	r3, #0
  72 0012 40F08780 		bne	.L2
 386:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     if ((LPC_SC->CLKSRCSEL & 0x01) == 0) {    /* sysclk = irc_clk */
  73              		.loc 1 386 0
  74 0016 9D4B     		ldr	r3, .L36
  75 0018 D3F80C31 		ldr	r3, [r3, #268]
  76 001c 03F00103 		and	r3, r3, #1
  77 0020 002B     		cmp	r3, #0
  78 0022 35D1     		bne	.L3
 387:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  SystemCoreClock = __CLK_DIV(IRC_OSC , (LPC_SC->CCLKSEL & 0x1F));
  79              		.loc 1 387 0
  80 0024 994B     		ldr	r3, .L36
  81 0026 D3F80431 		ldr	r3, [r3, #260]
  82 002a 03F01F03 		and	r3, r3, #31
  83 002e 002B     		cmp	r3, #0
  84 0030 08D0     		beq	.L4
  85              		.loc 1 387 0 is_stmt 0 discriminator 1
  86 0032 964B     		ldr	r3, .L36
  87 0034 D3F80431 		ldr	r3, [r3, #260]
  88 0038 03F01F03 		and	r3, r3, #31
  89 003c 944A     		ldr	r2, .L36+4
  90 003e B2FBF3F3 		udiv	r3, r2, r3
  91 0042 01E0     		b	.L5
  92              	.L4:
  93              		.loc 1 387 0 discriminator 2
  94 0044 4FF00003 		mov	r3, #0
  95              	.L5:
  96              		.loc 1 387 0 discriminator 3
  97 0048 924A     		ldr	r2, .L36+8
  98 004a 1360     		str	r3, [r2, #0]
 388:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = __CLK_DIV(IRC_OSC , (LPC_SC->PCLKSEL & 0x1F));
  99              		.loc 1 388 0 is_stmt 1 discriminator 3
 100 004c 8F4B     		ldr	r3, .L36
 101 004e D3F8A831 		ldr	r3, [r3, #424]
 102 0052 03F01F03 		and	r3, r3, #31
 103 0056 002B     		cmp	r3, #0
 104 0058 08D0     		beq	.L6
 105              		.loc 1 388 0 is_stmt 0 discriminator 1
 106 005a 8C4B     		ldr	r3, .L36
 107 005c D3F8A831 		ldr	r3, [r3, #424]
 108 0060 03F01F03 		and	r3, r3, #31
 109 0064 8A4A     		ldr	r2, .L36+4
 110 0066 B2FBF3F3 		udiv	r3, r2, r3
 111 006a 01E0     		b	.L7
 112              	.L6:
 113              		.loc 1 388 0 discriminator 2
 114 006c 4FF00003 		mov	r3, #0
 115              	.L7:
 116              		.loc 1 388 0 discriminator 3
 117 0070 894A     		ldr	r2, .L36+12
 118 0072 1360     		str	r3, [r2, #0]
 389:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock        = (SystemCoreClock / ((LPC_SC->EMCCLKSEL & 0x01)+1));
 119              		.loc 1 389 0 is_stmt 1 discriminator 3
 120 0074 874B     		ldr	r3, .L36+8
 121 0076 1A68     		ldr	r2, [r3, #0]
 122 0078 844B     		ldr	r3, .L36
 123 007a D3F80031 		ldr	r3, [r3, #256]
 124 007e 03F00103 		and	r3, r3, #1
 125 0082 03F10103 		add	r3, r3, #1
 126 0086 B2FBF3F2 		udiv	r2, r2, r3
 127 008a 844B     		ldr	r3, .L36+16
 128 008c 1A60     		str	r2, [r3, #0]
 129 008e 12E1     		b	.L8
 130              	.L3:
 390:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     }
 391:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     else {                                        /* sysclk = osc_clk */
 392:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       if ((LPC_SC->SCS & 0x40) == 0) {
 131              		.loc 1 392 0
 132 0090 7E4B     		ldr	r3, .L36
 133 0092 D3F8A031 		ldr	r3, [r3, #416]
 134 0096 03F04003 		and	r3, r3, #64
 135 009a 002B     		cmp	r3, #0
 136 009c 0CD1     		bne	.L9
 393:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = 0;                      /* this should never happen! */
 137              		.loc 1 393 0
 138 009e 7D4B     		ldr	r3, .L36+8
 139 00a0 4FF00002 		mov	r2, #0
 140 00a4 1A60     		str	r2, [r3, #0]
 394:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = 0;
 141              		.loc 1 394 0
 142 00a6 7C4B     		ldr	r3, .L36+12
 143 00a8 4FF00002 		mov	r2, #0
 144 00ac 1A60     		str	r2, [r3, #0]
 395:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock        = 0;
 145              		.loc 1 395 0
 146 00ae 7B4B     		ldr	r3, .L36+16
 147 00b0 4FF00002 		mov	r2, #0
 148 00b4 1A60     		str	r2, [r3, #0]
 149 00b6 FEE0     		b	.L8
 150              	.L9:
 396:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       }
 397:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       else {
 398:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = __CLK_DIV(OSC_CLK , (LPC_SC->CCLKSEL & 0x1F));
 151              		.loc 1 398 0
 152 00b8 744B     		ldr	r3, .L36
 153 00ba D3F80431 		ldr	r3, [r3, #260]
 154 00be 03F01F03 		and	r3, r3, #31
 155 00c2 002B     		cmp	r3, #0
 156 00c4 08D0     		beq	.L10
 157              		.loc 1 398 0 is_stmt 0 discriminator 1
 158 00c6 714B     		ldr	r3, .L36
 159 00c8 D3F80431 		ldr	r3, [r3, #260]
 160 00cc 03F01F03 		and	r3, r3, #31
 161 00d0 6F4A     		ldr	r2, .L36+4
 162 00d2 B2FBF3F3 		udiv	r3, r2, r3
 163 00d6 01E0     		b	.L11
 164              	.L10:
 165              		.loc 1 398 0 discriminator 2
 166 00d8 4FF00003 		mov	r3, #0
 167              	.L11:
 168              		.loc 1 398 0 discriminator 3
 169 00dc 6D4A     		ldr	r2, .L36+8
 170 00de 1360     		str	r3, [r2, #0]
 399:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = __CLK_DIV(OSC_CLK , (LPC_SC->PCLKSEL & 0x1F));	  	
 171              		.loc 1 399 0 is_stmt 1 discriminator 3
 172 00e0 6A4B     		ldr	r3, .L36
 173 00e2 D3F8A831 		ldr	r3, [r3, #424]
 174 00e6 03F01F03 		and	r3, r3, #31
 175 00ea 002B     		cmp	r3, #0
 176 00ec 08D0     		beq	.L12
 177              		.loc 1 399 0 is_stmt 0 discriminator 1
 178 00ee 674B     		ldr	r3, .L36
 179 00f0 D3F8A831 		ldr	r3, [r3, #424]
 180 00f4 03F01F03 		and	r3, r3, #31
 181 00f8 654A     		ldr	r2, .L36+4
 182 00fa B2FBF3F3 		udiv	r3, r2, r3
 183 00fe 01E0     		b	.L13
 184              	.L12:
 185              		.loc 1 399 0 discriminator 2
 186 0100 4FF00003 		mov	r3, #0
 187              	.L13:
 188              		.loc 1 399 0 discriminator 3
 189 0104 644A     		ldr	r2, .L36+12
 190 0106 1360     		str	r3, [r2, #0]
 400:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock        = (SystemCoreClock / ((LPC_SC->EMCCLKSEL & 0x01)+1));
 191              		.loc 1 400 0 is_stmt 1 discriminator 3
 192 0108 624B     		ldr	r3, .L36+8
 193 010a 1A68     		ldr	r2, [r3, #0]
 194 010c 5F4B     		ldr	r3, .L36
 195 010e D3F80031 		ldr	r3, [r3, #256]
 196 0112 03F00103 		and	r3, r3, #1
 197 0116 03F10103 		add	r3, r3, #1
 198 011a B2FBF3F2 		udiv	r2, r2, r3
 199 011e 5F4B     		ldr	r3, .L36+16
 200 0120 1A60     		str	r2, [r3, #0]
 201 0122 C8E0     		b	.L8
 202              	.L2:
 401:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       }
 402:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     }
 403:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   }
 404:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   else {                                          /* cclk = pll_clk */
 405:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     if ((LPC_SC->PLL0STAT & 0x100) == 0) {        /* PLL0 not enabled */
 203              		.loc 1 405 0
 204 0124 594B     		ldr	r3, .L36
 205 0126 D3F88830 		ldr	r3, [r3, #136]
 206 012a 03F48073 		and	r3, r3, #256
 207 012e 002B     		cmp	r3, #0
 208 0130 0CD1     		bne	.L14
 406:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = 0;                      /* this should never happen! */
 209              		.loc 1 406 0
 210 0132 584B     		ldr	r3, .L36+8
 211 0134 4FF00002 		mov	r2, #0
 212 0138 1A60     		str	r2, [r3, #0]
 407:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = 0;
 213              		.loc 1 407 0
 214 013a 574B     		ldr	r3, .L36+12
 215 013c 4FF00002 		mov	r2, #0
 216 0140 1A60     		str	r2, [r3, #0]
 408:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock 		  = 0;
 217              		.loc 1 408 0
 218 0142 564B     		ldr	r3, .L36+16
 219 0144 4FF00002 		mov	r2, #0
 220 0148 1A60     		str	r2, [r3, #0]
 221 014a B4E0     		b	.L8
 222              	.L14:
 409:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     }
 410:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     else {
 411:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       if ((LPC_SC->CLKSRCSEL & 0x01) == 0) {    /* sysclk = irc_clk */
 223              		.loc 1 411 0
 224 014c 4F4B     		ldr	r3, .L36
 225 014e D3F80C31 		ldr	r3, [r3, #268]
 226 0152 03F00103 		and	r3, r3, #1
 227 0156 002B     		cmp	r3, #0
 228 0158 47D1     		bne	.L15
 229              	.LBB2:
 412:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t mul = ((LPC_SC->PLL0STAT & 0x1F) + 1);
 230              		.loc 1 412 0
 231 015a 4C4B     		ldr	r3, .L36
 232 015c D3F88830 		ldr	r3, [r3, #136]
 233 0160 DBB2     		uxtb	r3, r3
 234 0162 03F01F03 		and	r3, r3, #31
 235 0166 DBB2     		uxtb	r3, r3
 236 0168 03F10103 		add	r3, r3, #1
 237 016c FB73     		strb	r3, [r7, #15]
 413:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t cpu_div = (LPC_SC->CCLKSEL & 0x1F);
 238              		.loc 1 413 0
 239 016e 474B     		ldr	r3, .L36
 240 0170 D3F80431 		ldr	r3, [r3, #260]
 241 0174 DBB2     		uxtb	r3, r3
 242 0176 03F01F03 		and	r3, r3, #31
 243 017a BB73     		strb	r3, [r7, #14]
 414:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t per_div = (LPC_SC->PCLKSEL & 0x1F);
 244              		.loc 1 414 0
 245 017c 434B     		ldr	r3, .L36
 246 017e D3F8A831 		ldr	r3, [r3, #424]
 247 0182 DBB2     		uxtb	r3, r3
 248 0184 03F01F03 		and	r3, r3, #31
 249 0188 7B73     		strb	r3, [r7, #13]
 415:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t emc_div = (LPC_SC->EMCCLKSEL & 0x01)+1;
 250              		.loc 1 415 0
 251 018a 404B     		ldr	r3, .L36
 252 018c D3F80031 		ldr	r3, [r3, #256]
 253 0190 DBB2     		uxtb	r3, r3
 254 0192 03F00103 		and	r3, r3, #1
 255 0196 DBB2     		uxtb	r3, r3
 256 0198 03F10103 		add	r3, r3, #1
 257 019c 3B73     		strb	r3, [r7, #12]
 416:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = __CLK_DIV(IRC_OSC * mul , cpu_div);
 258              		.loc 1 416 0
 259 019e BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 260 01a0 002B     		cmp	r3, #0
 261 01a2 07D0     		beq	.L16
 262              		.loc 1 416 0 is_stmt 0 discriminator 1
 263 01a4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 264 01a6 3A4A     		ldr	r2, .L36+4
 265 01a8 02FB03F2 		mul	r2, r2, r3
 266 01ac BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 267 01ae B2FBF3F3 		udiv	r3, r2, r3
 268 01b2 01E0     		b	.L17
 269              	.L16:
 270              		.loc 1 416 0 discriminator 2
 271 01b4 4FF00003 		mov	r3, #0
 272              	.L17:
 273              		.loc 1 416 0 discriminator 3
 274 01b8 364A     		ldr	r2, .L36+8
 275 01ba 1360     		str	r3, [r2, #0]
 417:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = __CLK_DIV(IRC_OSC * mul , per_div);
 276              		.loc 1 417 0 is_stmt 1 discriminator 3
 277 01bc 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 278 01be 002B     		cmp	r3, #0
 279 01c0 07D0     		beq	.L18
 280              		.loc 1 417 0 is_stmt 0 discriminator 1
 281 01c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 282 01c4 324A     		ldr	r2, .L36+4
 283 01c6 02FB03F2 		mul	r2, r2, r3
 284 01ca 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 285 01cc B2FBF3F3 		udiv	r3, r2, r3
 286 01d0 01E0     		b	.L19
 287              	.L18:
 288              		.loc 1 417 0 discriminator 2
 289 01d2 4FF00003 		mov	r3, #0
 290              	.L19:
 291              		.loc 1 417 0 discriminator 3
 292 01d6 304A     		ldr	r2, .L36+12
 293 01d8 1360     		str	r3, [r2, #0]
 418:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock        = SystemCoreClock / emc_div;
 294              		.loc 1 418 0 is_stmt 1 discriminator 3
 295 01da 2E4B     		ldr	r3, .L36+8
 296 01dc 1A68     		ldr	r2, [r3, #0]
 297 01de 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 298 01e0 B2FBF3F2 		udiv	r2, r2, r3
 299 01e4 2D4B     		ldr	r3, .L36+16
 300 01e6 1A60     		str	r2, [r3, #0]
 301 01e8 65E0     		b	.L8
 302              	.L15:
 303              	.LBE2:
 419:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       }
 420:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       else {                                        /* sysclk = osc_clk */
 421:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         if ((LPC_SC->SCS & 0x40) == 0) {
 304              		.loc 1 421 0
 305 01ea 284B     		ldr	r3, .L36
 306 01ec D3F8A031 		ldr	r3, [r3, #416]
 307 01f0 03F04003 		and	r3, r3, #64
 308 01f4 002B     		cmp	r3, #0
 309 01f6 0CD1     		bne	.L20
 422:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = 0;                      /* this should never happen! */
 310              		.loc 1 422 0
 311 01f8 264B     		ldr	r3, .L36+8
 312 01fa 4FF00002 		mov	r2, #0
 313 01fe 1A60     		str	r2, [r3, #0]
 423:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = 0;
 314              		.loc 1 423 0
 315 0200 254B     		ldr	r3, .L36+12
 316 0202 4FF00002 		mov	r2, #0
 317 0206 1A60     		str	r2, [r3, #0]
 424:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock 		  = 0;
 318              		.loc 1 424 0
 319 0208 244B     		ldr	r3, .L36+16
 320 020a 4FF00002 		mov	r2, #0
 321 020e 1A60     		str	r2, [r3, #0]
 322 0210 51E0     		b	.L8
 323              	.L20:
 324              	.LBB3:
 425:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         }
 426:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         else {
 427:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t mul = ((LPC_SC->PLL0STAT & 0x1F) + 1);
 325              		.loc 1 427 0
 326 0212 1E4B     		ldr	r3, .L36
 327 0214 D3F88830 		ldr	r3, [r3, #136]
 328 0218 DBB2     		uxtb	r3, r3
 329 021a 03F01F03 		and	r3, r3, #31
 330 021e DBB2     		uxtb	r3, r3
 331 0220 03F10103 		add	r3, r3, #1
 332 0224 FB72     		strb	r3, [r7, #11]
 428:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t cpu_div = (LPC_SC->CCLKSEL & 0x1F);
 333              		.loc 1 428 0
 334 0226 194B     		ldr	r3, .L36
 335 0228 D3F80431 		ldr	r3, [r3, #260]
 336 022c DBB2     		uxtb	r3, r3
 337 022e 03F01F03 		and	r3, r3, #31
 338 0232 BB72     		strb	r3, [r7, #10]
 429:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           uint8_t per_div = (LPC_SC->PCLKSEL & 0x1F);
 339              		.loc 1 429 0
 340 0234 154B     		ldr	r3, .L36
 341 0236 D3F8A831 		ldr	r3, [r3, #424]
 342 023a DBB2     		uxtb	r3, r3
 343 023c 03F01F03 		and	r3, r3, #31
 344 0240 7B72     		strb	r3, [r7, #9]
 430:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  uint8_t emc_div = (LPC_SC->EMCCLKSEL & 0x01)+1;
 345              		.loc 1 430 0
 346 0242 124B     		ldr	r3, .L36
 347 0244 D3F80031 		ldr	r3, [r3, #256]
 348 0248 DBB2     		uxtb	r3, r3
 349 024a 03F00103 		and	r3, r3, #1
 350 024e DBB2     		uxtb	r3, r3
 351 0250 03F10103 		add	r3, r3, #1
 352 0254 3B72     		strb	r3, [r7, #8]
 431:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           SystemCoreClock = __CLK_DIV(OSC_CLK * mul , cpu_div);
 353              		.loc 1 431 0
 354 0256 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 355 0258 002B     		cmp	r3, #0
 356 025a 07D0     		beq	.L21
 357              		.loc 1 431 0 is_stmt 0 discriminator 1
 358 025c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 359 025e 0C4A     		ldr	r2, .L36+4
 360 0260 02FB03F2 		mul	r2, r2, r3
 361 0264 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 362 0266 B2FBF3F3 		udiv	r3, r2, r3
 363 026a 01E0     		b	.L22
 364              	.L21:
 365              		.loc 1 431 0 discriminator 2
 366 026c 4FF00003 		mov	r3, #0
 367              	.L22:
 368              		.loc 1 431 0 discriminator 3
 369 0270 084A     		ldr	r2, .L36+8
 370 0272 1360     		str	r3, [r2, #0]
 432:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           PeripheralClock = __CLK_DIV(OSC_CLK * mul , per_div);
 371              		.loc 1 432 0 is_stmt 1 discriminator 3
 372 0274 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 373 0276 002B     		cmp	r3, #0
 374 0278 12D0     		beq	.L23
 375              		.loc 1 432 0 is_stmt 0 discriminator 1
 376 027a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 377 027c 044A     		ldr	r2, .L36+4
 378 027e 02FB03F2 		mul	r2, r2, r3
 379 0282 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 380 0284 B2FBF3F3 		udiv	r3, r2, r3
 381 0288 0CE0     		b	.L24
 382              	.L37:
 383 028a 00BF     		.align	2
 384              	.L36:
 385 028c 00C00F40 		.word	1074774016
 386 0290 001BB700 		.word	12000000
 387 0294 00000000 		.word	SystemCoreClock
 388 0298 00000000 		.word	PeripheralClock
 389 029c 00000000 		.word	EMCClock
 390              	.L23:
 391              		.loc 1 432 0 discriminator 2
 392 02a0 4FF00003 		mov	r3, #0
 393              	.L24:
 394              		.loc 1 432 0 discriminator 3
 395 02a4 414A     		ldr	r2, .L38
 396 02a6 1360     		str	r3, [r2, #0]
 433:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****           EMCClock        = SystemCoreClock / emc_div;
 397              		.loc 1 433 0 is_stmt 1 discriminator 3
 398 02a8 414B     		ldr	r3, .L38+4
 399 02aa 1A68     		ldr	r2, [r3, #0]
 400 02ac 3B7A     		ldrb	r3, [r7, #8]	@ zero_extendqisi2
 401 02ae B2FBF3F2 		udiv	r2, r2, r3
 402 02b2 404B     		ldr	r3, .L38+8
 403 02b4 1A60     		str	r2, [r3, #0]
 404              	.L8:
 405              	.LBE3:
 434:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****         }
 435:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****       }
 436:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     }
 437:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   }
 438:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   /* ---update USBClock------------------*/
 439:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   if(LPC_SC->USBCLKSEL & (0x01<<8))//Use PLL0 as the input to the USB clock divider
 406              		.loc 1 439 0
 407 02b6 404B     		ldr	r3, .L38+12
 408 02b8 D3F80831 		ldr	r3, [r3, #264]
 409 02bc 03F48073 		and	r3, r3, #256
 410 02c0 002B     		cmp	r3, #0
 411 02c2 41D0     		beq	.L25
 440:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   {
 441:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  switch (LPC_SC->USBCLKSEL & 0x1F)
 412              		.loc 1 441 0
 413 02c4 3C4B     		ldr	r3, .L38+12
 414 02c6 D3F80831 		ldr	r3, [r3, #264]
 415 02ca 03F01F03 		and	r3, r3, #31
 416 02ce 042B     		cmp	r3, #4
 417 02d0 08D0     		beq	.L28
 418 02d2 062B     		cmp	r3, #6
 419 02d4 06D0     		beq	.L28
 420 02d6 002B     		cmp	r3, #0
 421 02d8 31D1     		bne	.L35
 422              	.L27:
 442:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  {
 443:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  case 0:
 444:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  USBClock = 0; //no clock will be provided to the USB subsystem
 423              		.loc 1 444 0
 424 02da 384B     		ldr	r3, .L38+16
 425 02dc 4FF00002 		mov	r2, #0
 426 02e0 1A60     		str	r2, [r3, #0]
 445:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  break;
 427              		.loc 1 445 0
 428 02e2 5DE0     		b	.L1
 429              	.L28:
 430              	.LBB4:
 446:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  case 4:
 447:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  case 6:
 448:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****             {
 449:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****                  uint8_t mul = ((LPC_SC->PLL0STAT & 0x1F) + 1);
 431              		.loc 1 449 0
 432 02e4 344B     		ldr	r3, .L38+12
 433 02e6 D3F88830 		ldr	r3, [r3, #136]
 434 02ea DBB2     		uxtb	r3, r3
 435 02ec 03F01F03 		and	r3, r3, #31
 436 02f0 DBB2     		uxtb	r3, r3
 437 02f2 03F10103 		add	r3, r3, #1
 438 02f6 FB71     		strb	r3, [r7, #7]
 450:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****                  uint8_t usb_div = (LPC_SC->USBCLKSEL & 0x1F);
 439              		.loc 1 450 0
 440 02f8 2F4B     		ldr	r3, .L38+12
 441 02fa D3F80831 		ldr	r3, [r3, #264]
 442 02fe DBB2     		uxtb	r3, r3
 443 0300 03F01F03 		and	r3, r3, #31
 444 0304 BB71     		strb	r3, [r7, #6]
 451:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  if(LPC_SC->CLKSRCSEL & 0x01)	//pll_clk_in = main_osc
 445              		.loc 1 451 0
 446 0306 2C4B     		ldr	r3, .L38+12
 447 0308 D3F80C31 		ldr	r3, [r3, #268]
 448 030c 03F00103 		and	r3, r3, #1
 449 0310 002B     		cmp	r3, #0
 450 0312 09D0     		beq	.L30
 452:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 			  USBClock = OSC_CLK * mul / usb_div;
 451              		.loc 1 452 0
 452 0314 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 453 0316 2A4A     		ldr	r2, .L38+20
 454 0318 02FB03F2 		mul	r2, r2, r3
 455 031c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 456 031e B2FBF3F2 		udiv	r2, r2, r3
 457 0322 264B     		ldr	r3, .L38+16
 458 0324 1A60     		str	r2, [r3, #0]
 459              	.LBE4:
 453:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  else //pll_clk_in = irc_clk
 454:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 			  USBClock = IRC_OSC * mul / usb_div;
 455:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****             }
 456:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****             break;
 460              		.loc 1 456 0
 461 0326 3BE0     		b	.L1
 462              	.L30:
 463              	.LBB5:
 454:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 			  USBClock = IRC_OSC * mul / usb_div;
 464              		.loc 1 454 0
 465 0328 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 466 032a 254A     		ldr	r2, .L38+20
 467 032c 02FB03F2 		mul	r2, r2, r3
 468 0330 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 469 0332 B2FBF3F2 		udiv	r2, r2, r3
 470 0336 214B     		ldr	r3, .L38+16
 471 0338 1A60     		str	r2, [r3, #0]
 472              	.LBE5:
 473              		.loc 1 456 0
 474 033a 00BF     		nop
 475 033c 30E0     		b	.L1
 476              	.L35:
 457:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  default:
 458:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 		  USBClock = 0;  /* this should never happen! */
 477              		.loc 1 458 0
 478 033e 1F4B     		ldr	r3, .L38+16
 479 0340 4FF00002 		mov	r2, #0
 480 0344 1A60     		str	r2, [r3, #0]
 481 0346 2BE0     		b	.L1
 482              	.L25:
 459:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  }
 460:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   }
 461:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   else if(LPC_SC->USBCLKSEL & (0x02<<8))//usb_input_clk = alt_pll (pll1)
 483              		.loc 1 461 0
 484 0348 1B4B     		ldr	r3, .L38+12
 485 034a D3F80831 		ldr	r3, [r3, #264]
 486 034e 03F40073 		and	r3, r3, #512
 487 0352 002B     		cmp	r3, #0
 488 0354 20D0     		beq	.L33
 462:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   {
 463:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  if(LPC_SC->CLKSRCSEL & 0x01)	//pll1_clk_in = main_osc
 489              		.loc 1 463 0
 490 0356 184B     		ldr	r3, .L38+12
 491 0358 D3F80C31 		ldr	r3, [r3, #268]
 492 035c 03F00103 		and	r3, r3, #1
 493 0360 002B     		cmp	r3, #0
 494 0362 0CD0     		beq	.L34
 464:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  		USBClock = (OSC_CLK * ((LPC_SC->PLL1STAT & 0x1F) + 1));
 495              		.loc 1 464 0
 496 0364 144B     		ldr	r3, .L38+12
 497 0366 D3F8A830 		ldr	r3, [r3, #168]
 498 036a 03F01F03 		and	r3, r3, #31
 499 036e 03F10103 		add	r3, r3, #1
 500 0372 134A     		ldr	r2, .L38+20
 501 0374 02FB03F2 		mul	r2, r2, r3
 502 0378 104B     		ldr	r3, .L38+16
 503 037a 1A60     		str	r2, [r3, #0]
 504 037c 10E0     		b	.L1
 505              	.L34:
 465:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  else //pll1_clk_in = irc_clk
 466:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  		USBClock = (IRC_OSC * ((LPC_SC->PLL0STAT & 0x1F) + 1));
 506              		.loc 1 466 0
 507 037e 0E4B     		ldr	r3, .L38+12
 508 0380 D3F88830 		ldr	r3, [r3, #136]
 509 0384 03F01F03 		and	r3, r3, #31
 510 0388 03F10103 		add	r3, r3, #1
 511 038c 0C4A     		ldr	r2, .L38+20
 512 038e 02FB03F2 		mul	r2, r2, r3
 513 0392 0A4B     		ldr	r3, .L38+16
 514 0394 1A60     		str	r2, [r3, #0]
 515 0396 03E0     		b	.L1
 516              	.L33:
 467:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   }
 468:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   else
 469:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 	  USBClock = 0; /* this should never happen! */
 517              		.loc 1 469 0
 518 0398 084B     		ldr	r3, .L38+16
 519 039a 4FF00002 		mov	r2, #0
 520 039e 1A60     		str	r2, [r3, #0]
 521              	.L1:
 470:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** }
 522              		.loc 1 470 0
 523 03a0 07F11407 		add	r7, r7, #20
 524 03a4 BD46     		mov	sp, r7
 525 03a6 80BC     		pop	{r7}
 526 03a8 7047     		bx	lr
 527              	.L39:
 528 03aa 00BF     		.align	2
 529              	.L38:
 530 03ac 00000000 		.word	PeripheralClock
 531 03b0 00000000 		.word	SystemCoreClock
 532 03b4 00000000 		.word	EMCClock
 533 03b8 00C00F40 		.word	1074774016
 534 03bc 00000000 		.word	USBClock
 535 03c0 001BB700 		.word	12000000
 536              		.cfi_endproc
 537              	.LFE55:
 539              		.align	2
 540              		.global	SystemInit
 541              		.thumb
 542              		.thumb_func
 544              	SystemInit:
 545              	.LFB56:
 471:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 472:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   /* Determine clock frequency according to clock register values             */
 473:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 474:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** /**
 475:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * Initialize the system
 476:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *
 477:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * @param  none
 478:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * @return none
 479:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *
 480:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  * @brief  Setup the microcontroller system.
 481:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  *         Initialize the System.
 482:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****  */
 483:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** void SystemInit (void)
 484:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** {
 546              		.loc 1 484 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 1, uses_anonymous_args = 0
 550 03c4 80B5     		push	{r7, lr}
 551              	.LCFI3:
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 7, -8
 554              		.cfi_offset 14, -4
 555 03c6 00AF     		add	r7, sp, #0
 556              	.LCFI4:
 557              		.cfi_def_cfa_register 7
 485:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (CLOCK_SETUP)                       /* Clock Setup                        */
 486:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->SCS       = SCS_Val;
 558              		.loc 1 486 0
 559 03c8 3C4B     		ldr	r3, .L44
 560 03ca 4FF02102 		mov	r2, #33
 561 03ce C3F8A021 		str	r2, [r3, #416]
 487:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   if (SCS_Val & (1 << 5)) {             /* If Main Oscillator is enabled      */
 488:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****     while ((LPC_SC->SCS & (1<<6)) == 0);/* Wait for Oscillator to be ready    */
 562              		.loc 1 488 0
 563 03d2 00BF     		nop
 564              	.L41:
 565              		.loc 1 488 0 is_stmt 0 discriminator 1
 566 03d4 394B     		ldr	r3, .L44
 567 03d6 D3F8A031 		ldr	r3, [r3, #416]
 568 03da 03F04003 		and	r3, r3, #64
 569 03de 002B     		cmp	r3, #0
 570 03e0 F8D0     		beq	.L41
 489:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   }
 490:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 491:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->CLKSRCSEL = CLKSRCSEL_Val;    /* Select Clock Source for sysclk/PLL0*/
 571              		.loc 1 491 0 is_stmt 1
 572 03e2 364B     		ldr	r3, .L44
 573 03e4 4FF00102 		mov	r2, #1
 574 03e8 C3F80C21 		str	r2, [r3, #268]
 492:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 493:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (PLL0_SETUP)
 494:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL0CFG   = PLL0CFG_Val;
 575              		.loc 1 494 0
 576 03ec 334B     		ldr	r3, .L44
 577 03ee 4FF00902 		mov	r2, #9
 578 03f2 C3F88420 		str	r2, [r3, #132]
 495:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL0CON   = 0x01;             /* PLL0 Enable                        */
 579              		.loc 1 495 0
 580 03f6 314B     		ldr	r3, .L44
 581 03f8 4FF00102 		mov	r2, #1
 582 03fc C3F88020 		str	r2, [r3, #128]
 496:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL0FEED  = 0xAA;
 583              		.loc 1 496 0
 584 0400 2E4B     		ldr	r3, .L44
 585 0402 4FF0AA02 		mov	r2, #170
 586 0406 C3F88C20 		str	r2, [r3, #140]
 497:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL0FEED  = 0x55;
 587              		.loc 1 497 0
 588 040a 2C4B     		ldr	r3, .L44
 589 040c 4FF05502 		mov	r2, #85
 590 0410 C3F88C20 		str	r2, [r3, #140]
 498:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   while (!(LPC_SC->PLL0STAT & (1<<10)));/* Wait for PLOCK0                    */
 591              		.loc 1 498 0
 592 0414 00BF     		nop
 593              	.L42:
 594              		.loc 1 498 0 is_stmt 0 discriminator 1
 595 0416 294B     		ldr	r3, .L44
 596 0418 D3F88830 		ldr	r3, [r3, #136]
 597 041c 03F48063 		and	r3, r3, #1024
 598 0420 002B     		cmp	r3, #0
 599 0422 F8D0     		beq	.L42
 499:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 500:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 501:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (PLL1_SETUP)
 502:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL1CFG   = PLL1CFG_Val;
 600              		.loc 1 502 0 is_stmt 1
 601 0424 254B     		ldr	r3, .L44
 602 0426 4FF02302 		mov	r2, #35
 603 042a C3F8A420 		str	r2, [r3, #164]
 503:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL1CON   = 0x01;             /* PLL1 Enable                        */
 604              		.loc 1 503 0
 605 042e 234B     		ldr	r3, .L44
 606 0430 4FF00102 		mov	r2, #1
 607 0434 C3F8A020 		str	r2, [r3, #160]
 504:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL1FEED  = 0xAA;
 608              		.loc 1 504 0
 609 0438 204B     		ldr	r3, .L44
 610 043a 4FF0AA02 		mov	r2, #170
 611 043e C3F8AC20 		str	r2, [r3, #172]
 505:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PLL1FEED  = 0x55;
 612              		.loc 1 505 0
 613 0442 1E4B     		ldr	r3, .L44
 614 0444 4FF05502 		mov	r2, #85
 615 0448 C3F8AC20 		str	r2, [r3, #172]
 506:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   while (!(LPC_SC->PLL1STAT & (1<<10)));/* Wait for PLOCK1                    */
 616              		.loc 1 506 0
 617 044c 00BF     		nop
 618              	.L43:
 619              		.loc 1 506 0 is_stmt 0 discriminator 1
 620 044e 1B4B     		ldr	r3, .L44
 621 0450 D3F8A830 		ldr	r3, [r3, #168]
 622 0454 03F48063 		and	r3, r3, #1024
 623 0458 002B     		cmp	r3, #0
 624 045a F8D0     		beq	.L43
 507:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 508:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 509:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->CCLKSEL   = CCLKSEL_Val;      /* Setup Clock Divider                */
 625              		.loc 1 509 0 is_stmt 1
 626 045c 174B     		ldr	r3, .L44
 627 045e 40F20112 		movw	r2, #257
 628 0462 C3F80421 		str	r2, [r3, #260]
 510:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->USBCLKSEL = USBCLKSEL_Val;    /* Setup USB Clock Divider            */
 629              		.loc 1 510 0
 630 0466 154B     		ldr	r3, .L44
 631 0468 40F20122 		movw	r2, #513
 632 046c C3F80821 		str	r2, [r3, #264]
 511:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->EMCCLKSEL = EMCCLKSEL_Val;    /* EMC Clock Selection                */
 633              		.loc 1 511 0
 634 0470 124B     		ldr	r3, .L44
 635 0472 4FF00102 		mov	r2, #1
 636 0476 C3F80021 		str	r2, [r3, #256]
 512:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PCLKSEL   = PCLKSEL_Val;      /* Peripheral Clock Selection         */
 637              		.loc 1 512 0
 638 047a 104B     		ldr	r3, .L44
 639 047c 4FF00202 		mov	r2, #2
 640 0480 C3F8A821 		str	r2, [r3, #424]
 513:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PCONP     = PCONP_Val;        /* Power Control for Peripherals      */
 641              		.loc 1 513 0
 642 0484 0D4B     		ldr	r3, .L44
 643 0486 0E4A     		ldr	r2, .L44+4
 644 0488 C3F8C420 		str	r2, [r3, #196]
 514:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->CLKOUTCFG = CLKOUTCFG_Val;    /* Clock Output Configuration         */
 645              		.loc 1 514 0
 646 048c 0B4B     		ldr	r3, .L44
 647 048e 4FF48072 		mov	r2, #256
 648 0492 C3F8C821 		str	r2, [r3, #456]
 515:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 516:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 517:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->PBOOST 	|= 0x03;			/* Power Boost control				*/
 649              		.loc 1 517 0
 650 0496 094B     		ldr	r3, .L44
 651 0498 084A     		ldr	r2, .L44
 652 049a D2F8B021 		ldr	r2, [r2, #432]
 653 049e 42F00302 		orr	r2, r2, #3
 654 04a2 C3F8B021 		str	r2, [r3, #432]
 518:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** 
 519:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #if (FLASH_SETUP == 1)                  /* Flash Accelerator Setup            */
 520:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   LPC_SC->FLASHCFG  = FLASHCFG_Val|0x03A;
 655              		.loc 1 520 0
 656 04a6 054B     		ldr	r3, .L44
 657 04a8 45F23A02 		movw	r2, #20538
 658 04ac 1A60     		str	r2, [r3, #0]
 521:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 522:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #ifdef  __RAM_MODE__
 523:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   SCB->VTOR  = 0x10000000 & 0x3FFFFF80;
 524:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #else
 525:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   SCB->VTOR  = 0x00000000 & 0x3FFFFF80;
 659              		.loc 1 525 0
 660 04ae 054B     		ldr	r3, .L44+8
 661 04b0 4FF00002 		mov	r2, #0
 662 04b4 9A60     		str	r2, [r3, #8]
 526:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** #endif
 527:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c ****   SystemCoreClockUpdate(); 
 663              		.loc 1 527 0
 664 04b6 FFF7FEFF 		bl	SystemCoreClockUpdate
 528:../src/lib/lpc177x_8x/Core/Device/NXP/LPC177x_8x/Source/Templates/system_LPC177x_8x.c **** }
 665              		.loc 1 528 0
 666 04ba 80BD     		pop	{r7, pc}
 667              	.L45:
 668              		.align	2
 669              	.L44:
 670 04bc 00C00F40 		.word	1074774016
 671 04c0 DE872804 		.word	69765086
 672 04c4 00ED00E0 		.word	-536810240
 673              		.cfi_endproc
 674              	.LFE56:
 676              	.Letext0:
 677              		.file 2 "g:\\program files\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/gcc/ar
 678              		.file 3 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Core\\CMSIS\\Include/core_cm3.h"
 679              		.file 4 "D:\\workspace_gnu\\RTT_Demo0\\src\\lib\\lpc177x_8x\\Core\\Device\\NXP\\LPC177x_8x\\Includ
DEFINED SYMBOLS
                            *ABS*:00000000 system_LPC177x_8x.c
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:23     .data:00000000 SystemCoreClock
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:20     .data:00000000 $d
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:29     .data:00000004 PeripheralClock
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:35     .data:00000008 EMCClock
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:41     .data:0000000c USBClock
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:44     .text:00000000 $t
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:49     .text:00000000 SystemCoreClockUpdate
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:385    .text:0000028c $d
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:392    .text:000002a0 $t
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:530    .text:000003ac $d
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:539    .text:000003c4 $t
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:544    .text:000003c4 SystemInit
C:\Users\YANGZH~1\AppData\Local\Temp\cc3RLdYT.s:670    .text:000004bc $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.9fa2be94b3b27131c651c32db681ca6e
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.LPC177x_8x.h.34.ced9b468ef83bb68f280515946661353
                           .group:00000000 wm4.core_cm3.h.32.790cc16ac64d67f02f3790c90a28e38c
                           .group:00000000 wm4.core_cmInstr.h.25.dd98b40e8e0d1d9ee958eb9cce5e7898
                           .group:00000000 wm4.core_cm3.h.132.82da42f2eaa4f3e645984b3550bd4c22
                           .group:00000000 wm4.LPC177x_8x.h.1353.9b0a09b2831088a36b3e4060dcdc4532
                           .group:00000000 wm4.system_LPC177x_8x.h.34.e57b19a2859ef593a5974e6904d3f0ac

NO UNDEFINED SYMBOLS
