Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 09:50:48 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_con_teclado2_timing_summary_routed.rpt -pb top_maquina_estado_calcu_con_teclado2_timing_summary_routed.pb -rpx top_maquina_estado_calcu_con_teclado2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu_con_teclado2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     88.640        0.000                      0                 1244        0.167        0.000                      0                 1244        2.633        0.000                       0                   690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
generate_clock_10Mhz/inst/CLK_100MHZ  {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK                      {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK                       {0.000 25.000}       50.000          20.000          
sys_clk_pin                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
generate_clock_10Mhz/inst/CLK_100MHZ                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK                           88.640        0.000                      0                 1244        0.167        0.000                      0                 1244       49.500        0.000                       0                   686  
  clkfbout_WCLK                                                                                                                                                                         2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  generate_clock_10Mhz/inst/CLK_100MHZ
  To Clock:  generate_clock_10Mhz/inst/CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         generate_clock_10Mhz/inst/CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_clock_10Mhz/inst/CLK_100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       88.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.640ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 1.636ns (14.865%)  route 9.370ns (85.135%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.308     7.292    module_memoria_calcu/D[8]
    SLICE_X31Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X31Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[14][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X31Y156        FDRE (Setup_fdre_C_D)       -0.081    95.931    module_memoria_calcu/memoria_reg[14][14]
  -------------------------------------------------------------------
                         required time                         95.931    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                 88.640    

Slack (MET) :             88.656ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[10][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 1.636ns (14.858%)  route 9.375ns (85.142%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 96.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.313     7.296    module_memoria_calcu/D[8]
    SLICE_X28Y155        FDRE                                         r  module_memoria_calcu/memoria_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.680    96.730    module_memoria_calcu/CLK_10MHZ
    SLICE_X28Y155        FDRE                                         r  module_memoria_calcu/memoria_reg[10][14]/C
                         clock pessimism             -0.491    96.240    
                         clock uncertainty           -0.226    96.013    
    SLICE_X28Y155        FDRE (Setup_fdre_C_D)       -0.061    95.952    module_memoria_calcu/memoria_reg[10][14]
  -------------------------------------------------------------------
                         required time                         95.952    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 88.656    

Slack (MET) :             88.791ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.880ns  (logic 1.990ns (18.290%)  route 8.890ns (81.710%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.268ns = ( 96.732 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT4 (Prop_lut4_I1_O)        0.355     3.887 r  module_memoria_calcu/memoria[31][2]_i_9/O
                         net (fo=1, routed)           0.325     4.212    module_memoria_calcu/memoria[31][2]_i_9_n_0
    SLICE_X14Y153        LUT6 (Prop_lut6_I3_O)        0.326     4.538 r  module_memoria_calcu/memoria[31][2]_i_3/O
                         net (fo=1, routed)           0.564     5.102    module_memoria_calcu/memoria[31][2]_i_3_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I2_O)        0.124     5.226 r  module_memoria_calcu/memoria[31][2]_i_1/O
                         net (fo=31, routed)          1.940     7.166    module_memoria_calcu/data_in_i[2]
    SLICE_X20Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.682    96.732    module_memoria_calcu/CLK_10MHZ
    SLICE_X20Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[20][2]/C
                         clock pessimism             -0.491    96.242    
                         clock uncertainty           -0.226    96.015    
    SLICE_X20Y156        FDRE (Setup_fdre_C_D)       -0.058    95.957    module_memoria_calcu/memoria_reg[20][2]
  -------------------------------------------------------------------
                         required time                         95.957    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 88.791    

Slack (MET) :             88.797ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[31][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 1.990ns (18.339%)  route 8.861ns (81.661%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 96.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT4 (Prop_lut4_I1_O)        0.355     3.887 r  module_memoria_calcu/memoria[31][2]_i_9/O
                         net (fo=1, routed)           0.325     4.212    module_memoria_calcu/memoria[31][2]_i_9_n_0
    SLICE_X14Y153        LUT6 (Prop_lut6_I3_O)        0.326     4.538 r  module_memoria_calcu/memoria[31][2]_i_3/O
                         net (fo=1, routed)           0.564     5.102    module_memoria_calcu/memoria[31][2]_i_3_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I2_O)        0.124     5.226 r  module_memoria_calcu/memoria[31][2]_i_1/O
                         net (fo=31, routed)          1.910     7.137    module_memoria_calcu/data_in_i[2]
    SLICE_X19Y157        FDRE                                         r  module_memoria_calcu/memoria_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.681    96.731    module_memoria_calcu/CLK_10MHZ
    SLICE_X19Y157        FDRE                                         r  module_memoria_calcu/memoria_reg[31][2]/C
                         clock pessimism             -0.491    96.241    
                         clock uncertainty           -0.226    96.014    
    SLICE_X19Y157        FDRE (Setup_fdre_C_D)       -0.081    95.933    module_memoria_calcu/memoria_reg[31][2]
  -------------------------------------------------------------------
                         required time                         95.933    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 88.797    

Slack (MET) :             88.922ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.738ns  (logic 1.636ns (15.235%)  route 9.102ns (84.765%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.040     7.024    module_memoria_calcu/D[8]
    SLICE_X32Y155        FDRE                                         r  module_memoria_calcu/memoria_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X32Y155        FDRE                                         r  module_memoria_calcu/memoria_reg[15][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X32Y155        FDRE (Setup_fdre_C_D)       -0.067    95.945    module_memoria_calcu/memoria_reg[15][14]
  -------------------------------------------------------------------
                         required time                         95.945    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                 88.922    

Slack (MET) :             88.943ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[8][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 1.636ns (15.266%)  route 9.081ns (84.734%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          2.019     7.002    module_memoria_calcu/D[8]
    SLICE_X32Y154        FDRE                                         r  module_memoria_calcu/memoria_reg[8][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X32Y154        FDRE                                         r  module_memoria_calcu/memoria_reg[8][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X32Y154        FDRE (Setup_fdre_C_D)       -0.067    95.945    module_memoria_calcu/memoria_reg[8][14]
  -------------------------------------------------------------------
                         required time                         95.945    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 88.943    

Slack (MET) :             89.064ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[11][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 1.636ns (15.479%)  route 8.933ns (84.521%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 96.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.882     3.424    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X16Y154        LUT6 (Prop_lut6_I3_O)        0.327     3.751 r  module_memoria_calcu/memoria[31][10]_i_2/O
                         net (fo=1, routed)           0.667     4.418    mode_calculadora/module_control/memoria_reg[31][10]
    SLICE_X16Y154        LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  mode_calculadora/module_control/memoria[31][10]_i_1/O
                         net (fo=31, routed)          2.312     6.854    module_memoria_calcu/D[4]
    SLICE_X28Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.680    96.730    module_memoria_calcu/CLK_10MHZ
    SLICE_X28Y156        FDRE                                         r  module_memoria_calcu/memoria_reg[11][10]/C
                         clock pessimism             -0.491    96.240    
                         clock uncertainty           -0.226    96.013    
    SLICE_X28Y156        FDRE (Setup_fdre_C_D)       -0.095    95.918    module_memoria_calcu/memoria_reg[11][10]
  -------------------------------------------------------------------
                         required time                         95.918    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                 89.064    

Slack (MET) :             89.073ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 1.636ns (15.453%)  route 8.951ns (84.547%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          1.889     6.873    module_memoria_calcu/D[8]
    SLICE_X32Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X32Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[12][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X32Y153        FDRE (Setup_fdre_C_D)       -0.067    95.945    module_memoria_calcu/memoria_reg[12][14]
  -------------------------------------------------------------------
                         required time                         95.945    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 89.073    

Slack (MET) :             89.092ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[24][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 1.990ns (18.792%)  route 8.600ns (81.208%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 96.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT4 (Prop_lut4_I1_O)        0.355     3.887 r  module_memoria_calcu/memoria[31][2]_i_9/O
                         net (fo=1, routed)           0.325     4.212    module_memoria_calcu/memoria[31][2]_i_9_n_0
    SLICE_X14Y153        LUT6 (Prop_lut6_I3_O)        0.326     4.538 r  module_memoria_calcu/memoria[31][2]_i_3/O
                         net (fo=1, routed)           0.564     5.102    module_memoria_calcu/memoria[31][2]_i_3_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I2_O)        0.124     5.226 r  module_memoria_calcu/memoria[31][2]_i_1/O
                         net (fo=31, routed)          1.649     6.875    module_memoria_calcu/data_in_i[2]
    SLICE_X22Y157        FDRE                                         r  module_memoria_calcu/memoria_reg[24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.681    96.731    module_memoria_calcu/CLK_10MHZ
    SLICE_X22Y157        FDRE                                         r  module_memoria_calcu/memoria_reg[24][2]/C
                         clock pessimism             -0.491    96.241    
                         clock uncertainty           -0.226    96.014    
    SLICE_X22Y157        FDRE (Setup_fdre_C_D)       -0.047    95.967    module_memoria_calcu/memoria_reg[24][2]
  -------------------------------------------------------------------
                         required time                         95.967    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 89.092    

Slack (MET) :             89.093ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[11][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 1.636ns (15.482%)  route 8.931ns (84.518%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 96.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.714ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.814    -3.714    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y154        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.456    -3.258 r  module_memoria_calcu/addr_rs2_i_reg[2]/Q
                         net (fo=64, routed)          2.649    -0.609    module_memoria_calcu/addr_rs2_i[2]
    SLICE_X17Y157        MUXF7 (Prop_muxf7_S_O)       0.276    -0.333 f  module_memoria_calcu/state_reg[0]_i_4/O
                         net (fo=1, routed)           0.824     0.491    module_memoria_calcu/state_reg[0]_i_4_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.299     0.790 f  module_memoria_calcu/state[0]_i_1/O
                         net (fo=13, routed)          1.598     2.388    module_memoria_calcu/out_reg2[0]
    SLICE_X15Y153        LUT2 (Prop_lut2_I1_O)        0.154     2.542 r  module_memoria_calcu/memoria[31][14]_i_5/O
                         net (fo=6, routed)           0.990     3.532    module_memoria_calcu/memoria[31][14]_i_5_n_0
    SLICE_X17Y153        LUT5 (Prop_lut5_I3_O)        0.327     3.859 r  module_memoria_calcu/memoria[31][14]_i_2/O
                         net (fo=2, routed)           1.000     4.859    mode_calculadora/module_control/memoria_reg[31][14]_2
    SLICE_X18Y153        LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  mode_calculadora/module_control/memoria[31][14]_i_1/O
                         net (fo=31, routed)          1.869     6.852    module_memoria_calcu/D[8]
    SLICE_X31Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         1.679    96.729    module_memoria_calcu/CLK_10MHZ
    SLICE_X31Y153        FDRE                                         r  module_memoria_calcu/memoria_reg[11][14]/C
                         clock pessimism             -0.491    96.239    
                         clock uncertainty           -0.226    96.012    
    SLICE_X31Y153        FDRE (Setup_fdre_C_D)       -0.067    95.945    module_memoria_calcu/memoria_reg[11][14]
  -------------------------------------------------------------------
                         required time                         95.945    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 89.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs2_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    barrido/barrido/CLK_10MHZ
    SLICE_X10Y153        FDRE                                         r  barrido/barrido/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  barrido/barrido/contador_reg[3]/Q
                         net (fo=3, routed)           0.062    -0.484    barrido/barrido/addr_rs2_swep[3]
    SLICE_X11Y153        LUT4 (Prop_lut4_I0_O)        0.045    -0.439 r  barrido/barrido/addr_rs2_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    module_memoria_calcu/addr_rs2_i_reg[4]_10[3]
    SLICE_X11Y153        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    module_memoria_calcu/CLK_10MHZ
    SLICE_X11Y153        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/C
                         clock pessimism             -0.034    -0.697    
    SLICE_X11Y153        FDRE (Hold_fdre_C_D)         0.091    -0.606    module_memoria_calcu/addr_rs2_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 debounce/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.752%)  route 0.439ns (70.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.595    -0.767    debounce/CLK_10MHZ
    SLICE_X4Y139         FDRE                                         r  debounce/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  debounce/q1_reg/Q
                         net (fo=10, routed)          0.439    -0.187    debounce/module_clock_divider/q2_reg
    SLICE_X7Y151         LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  debounce/module_clock_divider/q2_i_1/O
                         net (fo=1, routed)           0.000    -0.142    debounce/module_clock_divider_n_1
    SLICE_X7Y151         FDRE                                         r  debounce/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.957    -0.632    debounce/CLK_10MHZ
    SLICE_X7Y151         FDRE                                         r  debounce/q2_reg/C
                         clock pessimism              0.223    -0.409    
    SLICE_X7Y151         FDRE (Hold_fdre_C_D)         0.091    -0.318    debounce/q2_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  mode_calculadora/module_control/addr_rs1_o_reg[2]/Q
                         net (fo=1, routed)           0.132    -0.414    module_memoria_calcu/addr_rs1_i_reg[4]_2[2]
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    module_memoria_calcu/CLK_10MHZ
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/C
                         clock pessimism             -0.010    -0.673    
    SLICE_X12Y154        FDRE (Hold_fdre_C_D)         0.063    -0.610    module_memoria_calcu/addr_rs1_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  mode_calculadora/module_control/addr_rs1_o_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.414    module_memoria_calcu/addr_rs1_i_reg[4]_2[3]
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    module_memoria_calcu/CLK_10MHZ
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[3]/C
                         clock pessimism             -0.010    -0.673    
    SLICE_X12Y154        FDRE (Hold_fdre_C_D)         0.063    -0.610    module_memoria_calcu/addr_rs1_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  mode_calculadora/module_control/addr_rs1_o_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.414    module_memoria_calcu/addr_rs1_i_reg[4]_2[0]
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    module_memoria_calcu/CLK_10MHZ
    SLICE_X12Y154        FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[0]/C
                         clock pessimism             -0.010    -0.673    
    SLICE_X12Y154        FDRE (Hold_fdre_C_D)         0.059    -0.614    module_memoria_calcu/addr_rs1_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.348%)  route 0.131ns (50.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y154         FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.128    -0.582 r  mode_calculadora/module_control/addr_rs2_o_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.451    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[3]
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                         clock pessimism             -0.010    -0.673    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.009    -0.664    mode_calculadora/module_control/addr_rs1_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.651    -0.710    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y154         FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  mode_calculadora/module_control/addr_rs2_o_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.398    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[0]
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.926    -0.663    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y154        FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/C
                         clock pessimism             -0.010    -0.673    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.059    -0.614    mode_calculadora/module_control/addr_rs1_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 barrido/barrido/flag_conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/flag_conta_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.680    -0.681    barrido/barrido/CLK_10MHZ
    SLICE_X1Y153         FDRE                                         r  barrido/barrido/flag_conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDRE (Prop_fdre_C_Q)         0.128    -0.553 f  barrido/barrido/flag_conta_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.471    barrido/barrido/flag_conta_reg_n_0_[3]
    SLICE_X1Y153         LUT4 (Prop_lut4_I1_O)        0.099    -0.372 r  barrido/barrido/flag_conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    barrido/barrido/flag_conta[0]_i_1_n_0
    SLICE_X1Y153         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.957    -0.632    barrido/barrido/CLK_10MHZ
    SLICE_X1Y153         FDSE                                         r  barrido/barrido/flag_conta_reg[0]/C
                         clock pessimism             -0.049    -0.681    
    SLICE_X1Y153         FDSE (Hold_fdse_C_D)         0.092    -0.589    barrido/barrido/flag_conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.556%)  route 0.189ns (50.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.652    -0.709    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y152         FDSE                                         r  mode_calculadora/module_control/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDSE (Prop_fdse_C_Q)         0.141    -0.568 r  mode_calculadora/module_control/contador_reg[0]/Q
                         net (fo=34, routed)          0.189    -0.379    mode_calculadora/module_control/Q[0]
    SLICE_X10Y152        LUT6 (Prop_lut6_I3_O)        0.045    -0.334 r  mode_calculadora/module_control/contador[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    mode_calculadora/module_control/contador[3]_i_1_n_0
    SLICE_X10Y152        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.927    -0.662    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X10Y152        FDRE                                         r  mode_calculadora/module_control/contador_reg[3]/C
                         clock pessimism             -0.010    -0.672    
    SLICE_X10Y152        FDRE (Hold_fdre_C_D)         0.121    -0.551    mode_calculadora/module_control/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            barrido/barrido/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.680    -0.681    barrido/barrido/CLK_10MHZ
    SLICE_X2Y153         FDRE                                         r  barrido/barrido/contador_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.164    -0.517 r  barrido/barrido/contador_full_reg[1]/Q
                         net (fo=4, routed)           0.137    -0.380    barrido/barrido/contador_full_reg_n_0_[1]
    SLICE_X2Y153         LUT3 (Prop_lut3_I2_O)        0.045    -0.335 r  barrido/barrido/contador_full[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.335    barrido/barrido/contador_full[2]_i_1__0_n_0
    SLICE_X2Y153         FDRE                                         r  barrido/barrido/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=684, routed)         0.957    -0.632    barrido/barrido/CLK_10MHZ
    SLICE_X2Y153         FDRE                                         r  barrido/barrido/contador_full_reg[2]/C
                         clock pessimism             -0.049    -0.681    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.121    -0.560    barrido/barrido/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X5Y154    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y152    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y154    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y154    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y154    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y152    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y154    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X10Y152   mode_calculadora/module_control/contador_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y152    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y152    FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[28][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[28][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[28][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[28][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X20Y157   module_memoria_calcu/memoria_reg[28][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y145    teclado/en10kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X2Y153    barrido/barrido/contador_full_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y150    debounce/module_clock_divider/counter_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y154    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X6Y154    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X5Y154    FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X10Y152   mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y152    mode_calculadora/module_control/led_error_o_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y153    mode_calculadora/module_control/led_operacion_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y153    mode_calculadora/module_control/led_operacion_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y153    mode_calculadora/module_control/led_operacion_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



