// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module load_data55 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        x_local_0_V_address0,
        x_local_0_V_ce0,
        x_local_0_V_we0,
        x_local_0_V_d0,
        x_local_1_V_address0,
        x_local_1_V_ce0,
        x_local_1_V_we0,
        x_local_1_V_d0,
        x_local_2_V_address0,
        x_local_2_V_ce0,
        x_local_2_V_we0,
        x_local_2_V_d0,
        x_local_3_V_address0,
        x_local_3_V_ce0,
        x_local_3_V_we0,
        x_local_3_V_d0,
        x_local_4_V_address0,
        x_local_4_V_ce0,
        x_local_4_V_we0,
        x_local_4_V_d0,
        x_local_5_V_address0,
        x_local_5_V_ce0,
        x_local_5_V_we0,
        x_local_5_V_d0,
        x_local_6_V_address0,
        x_local_6_V_ce0,
        x_local_6_V_we0,
        x_local_6_V_d0,
        x_local_7_V_address0,
        x_local_7_V_ce0,
        x_local_7_V_we0,
        x_local_7_V_d0,
        x_local_8_V_address0,
        x_local_8_V_ce0,
        x_local_8_V_we0,
        x_local_8_V_d0,
        x_local_9_V_address0,
        x_local_9_V_ce0,
        x_local_9_V_we0,
        x_local_9_V_d0,
        x_local_10_V_address0,
        x_local_10_V_ce0,
        x_local_10_V_we0,
        x_local_10_V_d0,
        x_local_11_V_address0,
        x_local_11_V_ce0,
        x_local_11_V_we0,
        x_local_11_V_d0,
        x_local_12_V_address0,
        x_local_12_V_ce0,
        x_local_12_V_we0,
        x_local_12_V_d0,
        x_local_13_V_address0,
        x_local_13_V_ce0,
        x_local_13_V_we0,
        x_local_13_V_d0,
        x_local_14_V_address0,
        x_local_14_V_ce0,
        x_local_14_V_we0,
        x_local_14_V_d0,
        x_local_15_V_address0,
        x_local_15_V_ce0,
        x_local_15_V_we0,
        x_local_15_V_d0,
        x_norm_in_V,
        x_norm_in_V_out_din,
        x_norm_in_V_out_full_n,
        x_norm_in_V_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [7:0] in_stream_TKEEP;
input  [7:0] in_stream_TSTRB;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [0:0] in_stream_TID;
input  [0:0] in_stream_TDEST;
output  [5:0] x_local_0_V_address0;
output   x_local_0_V_ce0;
output   x_local_0_V_we0;
output  [7:0] x_local_0_V_d0;
output  [5:0] x_local_1_V_address0;
output   x_local_1_V_ce0;
output   x_local_1_V_we0;
output  [7:0] x_local_1_V_d0;
output  [5:0] x_local_2_V_address0;
output   x_local_2_V_ce0;
output   x_local_2_V_we0;
output  [7:0] x_local_2_V_d0;
output  [5:0] x_local_3_V_address0;
output   x_local_3_V_ce0;
output   x_local_3_V_we0;
output  [7:0] x_local_3_V_d0;
output  [5:0] x_local_4_V_address0;
output   x_local_4_V_ce0;
output   x_local_4_V_we0;
output  [7:0] x_local_4_V_d0;
output  [5:0] x_local_5_V_address0;
output   x_local_5_V_ce0;
output   x_local_5_V_we0;
output  [7:0] x_local_5_V_d0;
output  [5:0] x_local_6_V_address0;
output   x_local_6_V_ce0;
output   x_local_6_V_we0;
output  [7:0] x_local_6_V_d0;
output  [5:0] x_local_7_V_address0;
output   x_local_7_V_ce0;
output   x_local_7_V_we0;
output  [7:0] x_local_7_V_d0;
output  [5:0] x_local_8_V_address0;
output   x_local_8_V_ce0;
output   x_local_8_V_we0;
output  [7:0] x_local_8_V_d0;
output  [5:0] x_local_9_V_address0;
output   x_local_9_V_ce0;
output   x_local_9_V_we0;
output  [7:0] x_local_9_V_d0;
output  [5:0] x_local_10_V_address0;
output   x_local_10_V_ce0;
output   x_local_10_V_we0;
output  [7:0] x_local_10_V_d0;
output  [5:0] x_local_11_V_address0;
output   x_local_11_V_ce0;
output   x_local_11_V_we0;
output  [7:0] x_local_11_V_d0;
output  [5:0] x_local_12_V_address0;
output   x_local_12_V_ce0;
output   x_local_12_V_we0;
output  [7:0] x_local_12_V_d0;
output  [5:0] x_local_13_V_address0;
output   x_local_13_V_ce0;
output   x_local_13_V_we0;
output  [7:0] x_local_13_V_d0;
output  [5:0] x_local_14_V_address0;
output   x_local_14_V_ce0;
output   x_local_14_V_we0;
output  [7:0] x_local_14_V_d0;
output  [5:0] x_local_15_V_address0;
output   x_local_15_V_ce0;
output   x_local_15_V_we0;
output  [7:0] x_local_15_V_d0;
input  [23:0] x_norm_in_V;
output  [23:0] x_norm_in_V_out_din;
input   x_norm_in_V_out_full_n;
output   x_norm_in_V_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_local_0_V_ce0;
reg x_local_0_V_we0;
reg x_local_1_V_ce0;
reg x_local_1_V_we0;
reg x_local_2_V_ce0;
reg x_local_2_V_we0;
reg x_local_3_V_ce0;
reg x_local_3_V_we0;
reg x_local_4_V_ce0;
reg x_local_4_V_we0;
reg x_local_5_V_ce0;
reg x_local_5_V_we0;
reg x_local_6_V_ce0;
reg x_local_6_V_we0;
reg x_local_7_V_ce0;
reg x_local_7_V_we0;
reg x_local_8_V_ce0;
reg x_local_8_V_we0;
reg x_local_9_V_ce0;
reg x_local_9_V_we0;
reg x_local_10_V_ce0;
reg x_local_10_V_we0;
reg x_local_11_V_ce0;
reg x_local_11_V_we0;
reg x_local_12_V_ce0;
reg x_local_12_V_we0;
reg x_local_13_V_ce0;
reg x_local_13_V_we0;
reg x_local_14_V_ce0;
reg x_local_14_V_we0;
reg x_local_15_V_ce0;
reg x_local_15_V_we0;
reg x_norm_in_V_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] in_stream_V_data_V_0_data_out;
wire    in_stream_V_data_V_0_vld_in;
wire    in_stream_V_data_V_0_vld_out;
wire    in_stream_V_data_V_0_ack_in;
reg    in_stream_V_data_V_0_ack_out;
reg   [63:0] in_stream_V_data_V_0_payload_A;
reg   [63:0] in_stream_V_data_V_0_payload_B;
reg    in_stream_V_data_V_0_sel_rd;
reg    in_stream_V_data_V_0_sel_wr;
wire    in_stream_V_data_V_0_sel;
wire    in_stream_V_data_V_0_load_A;
wire    in_stream_V_data_V_0_load_B;
reg   [1:0] in_stream_V_data_V_0_state;
wire    in_stream_V_data_V_0_state_cmp_full;
wire    in_stream_V_dest_V_0_vld_in;
reg    in_stream_V_dest_V_0_ack_out;
reg   [1:0] in_stream_V_dest_V_0_state;
reg    in_stream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    x_norm_in_V_out_blk_n;
reg   [6:0] i_i_i_reg_368;
wire   [0:0] exitcond1_i_i_fu_379_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_385_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_fu_391_p1;
reg   [0:0] tmp_reg_527;
reg   [5:0] tmp_2_cast_i_i_reg_531;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] newIndex1_i_i_fu_415_p1;
wire   [7:0] tmp_1_fu_409_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 in_stream_V_data_V_0_sel_rd = 1'b0;
#0 in_stream_V_data_V_0_sel_wr = 1'b0;
#0 in_stream_V_data_V_0_state = 2'd0;
#0 in_stream_V_dest_V_0_state = 2'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_stream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((in_stream_V_data_V_0_ack_out == 1'b1) & (in_stream_V_data_V_0_vld_out == 1'b1))) begin
            in_stream_V_data_V_0_sel_rd <= ~in_stream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_stream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((in_stream_V_data_V_0_ack_in == 1'b1) & (in_stream_V_data_V_0_vld_in == 1'b1))) begin
            in_stream_V_data_V_0_sel_wr <= ~in_stream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_stream_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((in_stream_V_data_V_0_state == 2'd2) & (in_stream_V_data_V_0_vld_in == 1'b0)) | ((in_stream_V_data_V_0_state == 2'd3) & (in_stream_V_data_V_0_vld_in == 1'b0) & (in_stream_V_data_V_0_ack_out == 1'b1)))) begin
            in_stream_V_data_V_0_state <= 2'd2;
        end else if ((((in_stream_V_data_V_0_state == 2'd1) & (in_stream_V_data_V_0_ack_out == 1'b0)) | ((in_stream_V_data_V_0_state == 2'd3) & (in_stream_V_data_V_0_ack_out == 1'b0) & (in_stream_V_data_V_0_vld_in == 1'b1)))) begin
            in_stream_V_data_V_0_state <= 2'd1;
        end else if (((~((in_stream_V_data_V_0_vld_in == 1'b0) & (in_stream_V_data_V_0_ack_out == 1'b1)) & ~((in_stream_V_data_V_0_ack_out == 1'b0) & (in_stream_V_data_V_0_vld_in == 1'b1)) & (in_stream_V_data_V_0_state == 2'd3)) | ((in_stream_V_data_V_0_state == 2'd1) & (in_stream_V_data_V_0_ack_out == 1'b1)) | ((in_stream_V_data_V_0_state == 2'd2) & (in_stream_V_data_V_0_vld_in == 1'b1)))) begin
            in_stream_V_data_V_0_state <= 2'd3;
        end else begin
            in_stream_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_stream_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((in_stream_V_dest_V_0_state == 2'd2) & (in_stream_V_dest_V_0_vld_in == 1'b0)) | ((in_stream_V_dest_V_0_state == 2'd3) & (in_stream_V_dest_V_0_vld_in == 1'b0) & (in_stream_V_dest_V_0_ack_out == 1'b1)))) begin
            in_stream_V_dest_V_0_state <= 2'd2;
        end else if ((((in_stream_V_dest_V_0_state == 2'd1) & (in_stream_V_dest_V_0_ack_out == 1'b0)) | ((in_stream_V_dest_V_0_state == 2'd3) & (in_stream_V_dest_V_0_ack_out == 1'b0) & (in_stream_V_dest_V_0_vld_in == 1'b1)))) begin
            in_stream_V_dest_V_0_state <= 2'd1;
        end else if (((~((in_stream_V_dest_V_0_vld_in == 1'b0) & (in_stream_V_dest_V_0_ack_out == 1'b1)) & ~((in_stream_V_dest_V_0_ack_out == 1'b0) & (in_stream_V_dest_V_0_vld_in == 1'b1)) & (in_stream_V_dest_V_0_state == 2'd3)) | ((in_stream_V_dest_V_0_state == 2'd1) & (in_stream_V_dest_V_0_ack_out == 1'b1)) | ((in_stream_V_dest_V_0_state == 2'd2) & (in_stream_V_dest_V_0_vld_in == 1'b1)))) begin
            in_stream_V_dest_V_0_state <= 2'd3;
        end else begin
            in_stream_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_i_i_fu_379_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_i_i_reg_368 <= i_fu_385_p2;
    end else if ((~((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_i_reg_368 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((in_stream_V_data_V_0_load_A == 1'b1)) begin
        in_stream_V_data_V_0_payload_A <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((in_stream_V_data_V_0_load_B == 1'b1)) begin
        in_stream_V_data_V_0_payload_B <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond1_i_i_fu_379_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_cast_i_i_reg_531 <= {{i_i_i_reg_368[6:1]}};
        tmp_reg_527 <= tmp_fu_391_p1;
    end
end

always @ (*) begin
    if ((exitcond1_i_i_fu_379_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_TDATA_blk_n = in_stream_V_data_V_0_state[1'd0];
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_V_data_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((in_stream_V_data_V_0_sel == 1'b1)) begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_B;
    end else begin
        in_stream_V_data_V_0_data_out = in_stream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        in_stream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_0_V_ce0 = 1'b1;
    end else begin
        x_local_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_0_V_we0 = 1'b1;
    end else begin
        x_local_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_10_V_ce0 = 1'b1;
    end else begin
        x_local_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_10_V_we0 = 1'b1;
    end else begin
        x_local_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_11_V_ce0 = 1'b1;
    end else begin
        x_local_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_11_V_we0 = 1'b1;
    end else begin
        x_local_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_12_V_ce0 = 1'b1;
    end else begin
        x_local_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_12_V_we0 = 1'b1;
    end else begin
        x_local_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_13_V_ce0 = 1'b1;
    end else begin
        x_local_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_13_V_we0 = 1'b1;
    end else begin
        x_local_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_14_V_ce0 = 1'b1;
    end else begin
        x_local_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_14_V_we0 = 1'b1;
    end else begin
        x_local_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_15_V_ce0 = 1'b1;
    end else begin
        x_local_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_15_V_we0 = 1'b1;
    end else begin
        x_local_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_1_V_ce0 = 1'b1;
    end else begin
        x_local_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_1_V_we0 = 1'b1;
    end else begin
        x_local_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_2_V_ce0 = 1'b1;
    end else begin
        x_local_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_2_V_we0 = 1'b1;
    end else begin
        x_local_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_3_V_ce0 = 1'b1;
    end else begin
        x_local_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_3_V_we0 = 1'b1;
    end else begin
        x_local_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_4_V_ce0 = 1'b1;
    end else begin
        x_local_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_4_V_we0 = 1'b1;
    end else begin
        x_local_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_5_V_ce0 = 1'b1;
    end else begin
        x_local_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_5_V_we0 = 1'b1;
    end else begin
        x_local_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_6_V_ce0 = 1'b1;
    end else begin
        x_local_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_6_V_we0 = 1'b1;
    end else begin
        x_local_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_7_V_ce0 = 1'b1;
    end else begin
        x_local_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_7_V_we0 = 1'b1;
    end else begin
        x_local_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_8_V_ce0 = 1'b1;
    end else begin
        x_local_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_8_V_we0 = 1'b1;
    end else begin
        x_local_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_9_V_ce0 = 1'b1;
    end else begin
        x_local_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_527 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_local_9_V_we0 = 1'b1;
    end else begin
        x_local_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_norm_in_V_out_blk_n = x_norm_in_V_out_full_n;
    end else begin
        x_norm_in_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_norm_in_V_out_write = 1'b1;
    end else begin
        x_norm_in_V_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond1_i_i_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond1_i_i_fu_379_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((in_stream_V_data_V_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((in_stream_V_data_V_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (x_norm_in_V_out_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (in_stream_V_data_V_0_vld_out == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond1_i_i_fu_379_p2 = ((i_i_i_reg_368 == 7'd98) ? 1'b1 : 1'b0);

assign i_fu_385_p2 = (i_i_i_reg_368 + 7'd1);

assign in_stream_TREADY = in_stream_V_dest_V_0_state[1'd1];

assign in_stream_V_data_V_0_ack_in = in_stream_V_data_V_0_state[1'd1];

assign in_stream_V_data_V_0_load_A = (in_stream_V_data_V_0_state_cmp_full & ~in_stream_V_data_V_0_sel_wr);

assign in_stream_V_data_V_0_load_B = (in_stream_V_data_V_0_state_cmp_full & in_stream_V_data_V_0_sel_wr);

assign in_stream_V_data_V_0_sel = in_stream_V_data_V_0_sel_rd;

assign in_stream_V_data_V_0_state_cmp_full = ((in_stream_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign in_stream_V_data_V_0_vld_in = in_stream_TVALID;

assign in_stream_V_data_V_0_vld_out = in_stream_V_data_V_0_state[1'd0];

assign in_stream_V_dest_V_0_vld_in = in_stream_TVALID;

assign newIndex1_i_i_fu_415_p1 = tmp_2_cast_i_i_reg_531;

assign tmp_1_fu_409_p1 = in_stream_V_data_V_0_data_out[7:0];

assign tmp_fu_391_p1 = i_i_i_reg_368[0:0];

assign x_local_0_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_0_V_d0 = tmp_1_fu_409_p1;

assign x_local_10_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_10_V_d0 = {{in_stream_V_data_V_0_data_out[23:16]}};

assign x_local_11_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_11_V_d0 = {{in_stream_V_data_V_0_data_out[31:24]}};

assign x_local_12_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_12_V_d0 = {{in_stream_V_data_V_0_data_out[39:32]}};

assign x_local_13_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_13_V_d0 = {{in_stream_V_data_V_0_data_out[47:40]}};

assign x_local_14_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_14_V_d0 = {{in_stream_V_data_V_0_data_out[55:48]}};

assign x_local_15_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_15_V_d0 = {{in_stream_V_data_V_0_data_out[63:56]}};

assign x_local_1_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_1_V_d0 = {{in_stream_V_data_V_0_data_out[15:8]}};

assign x_local_2_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_2_V_d0 = {{in_stream_V_data_V_0_data_out[23:16]}};

assign x_local_3_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_3_V_d0 = {{in_stream_V_data_V_0_data_out[31:24]}};

assign x_local_4_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_4_V_d0 = {{in_stream_V_data_V_0_data_out[39:32]}};

assign x_local_5_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_5_V_d0 = {{in_stream_V_data_V_0_data_out[47:40]}};

assign x_local_6_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_6_V_d0 = {{in_stream_V_data_V_0_data_out[55:48]}};

assign x_local_7_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_7_V_d0 = {{in_stream_V_data_V_0_data_out[63:56]}};

assign x_local_8_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_8_V_d0 = tmp_1_fu_409_p1;

assign x_local_9_V_address0 = newIndex1_i_i_fu_415_p1;

assign x_local_9_V_d0 = {{in_stream_V_data_V_0_data_out[15:8]}};

assign x_norm_in_V_out_din = x_norm_in_V;

endmodule //load_data55
