Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/ProgramFile/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot iotestbench_behav xil_defaultlib.iotestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'writeAddress' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'a' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/top_module.sv" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv" Line 1. Module mux4(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv" Line 1. Module mux4(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory_decoder.sv" Line 1. Module memory_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv" Line 1. Module memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv" Line 1. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv" Line 1. Module mux7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/top_module.sv" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv" Line 1. Module mux4(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" Line 1. Module flopenr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv" Line 1. Module mux4(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory_decoder.sv" Line 1. Module memory_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv" Line 1. Module memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv" Line 1. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv" Line 1. Module mux7seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.shift_left2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.memory_decoder
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.iotestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot iotestbench_behav
