tarted
grid
device HSSTHP
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN_0 = "TRUE",
        config string CP_CFG_RSTN_1 = "TRUE",
        config string CP_CFG_RSTN_2 = "TRUE",
        config string CP_CFG_RSTN_3 = "TRUE",
        config string CP_CFG_RSTN_HPLL = "TRUE",
        config string CP_COMMON_PMA_REG_REFCLK0_FAB = "REFCLK0",
        config string CP_COMMON_PMA_REG_REFCLK1_FAB = "REFCLK1",
        config int CP_COMMON_PMA_REG_HSST_LAST_REFCLK0_SEL = 0,
        config int CP_COMMON_PMA_REG_HSST_NEXT_REFCLK0_SEL = 0,
        config int CP_COMMON_PMA_REG_HSST_LAST_REFCLK1_SEL = 0,
        config int CP_COMMON_PMA_REG_HSST_NEXT_REFCLK1_SEL = 0,
        config string CP_COMMON_PMA_REG_LANE0_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_COMMON_PMA_REG_LANE1_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_COMMON_PMA_REG_LANE2_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_COMMON_PMA_REG_LANE3_PLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_COMMON_PMA_REG_HPLL_REFCLK_SEL = "REFERENCE_CLOCK_0",
        config string CP_COMMON_PMA_REG_REFCLK0_IMPEDANCE_SEL = "100_OHM",
        config string CP_COMMON_PMA_REG_REFCLK1_IMPEDANCE_SEL = "100_OHM",
        config string CP_COMMON_PMA_REG_PLL_JTAG0_VTH_SEL = "60MV",
        config string CP_COMMON_PMA_REG_PLL_JTAG0_LPF_RSEL = "20K",
        config string CP_COMMON_PMA_REG_PLL_JTAG1_VTH_SEL = "60MV",
        config string CP_COMMON_PMA_REG_PLL_JTAG1_LPF_RSEL = "20K",
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_7_0 = 255,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_15_8 = 255,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_18_16 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_21_19 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_29_22 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_37_30 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_DYNAMIC_PD_7_0 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_DYNAMIC_PD_15_8 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_DYNAMIC_PD_18_16 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_4_0 = 31,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_8_5 = 15,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_12_9 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_STATIC_SEL_17_13 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_DYNAMIC_PD_2_0 = 0,
        config int CP_COMMON_PMA_REG_IBIAS_DYNAMIC_PD_8_3 = 0,
        config string CP_COMMON_PMA_REG_BANDGAP_SEL = "12.53UA",
        config string CP_COMMON_PMA_REG_BACKUP_SEL = "12.96UA",
        config string CP_COMMON_PMA_REG_BANDGAP_VOL_SEL = "BANDGAP",
        config int CP_COMMON_PMA_REG_BANDGAP_TEST = 0,
        config string CP_COMMON_PMA_REG_CALIB_CLKDIV_RATION = "DIV1",
        config string CP_COMMON_PMA_REG_HPLL_REFCLK0_PD = "ON",
        config string CP_COMMON_PMA_REG_HPLL_REFCLK1_PD = "ON",
        config string CP_COMMON_PMA_REG_TX_SYNC_CLK_SEL = "CLK_FROM_HPLL",
        config string CP_COMMON_PMA_REG_TX_RATE_CHANGE_SEL0 = "CLK_FROM_HPLL",
        config string CP_COMMON_PMA_REG_TX_RATE_CHANGE_SEL1 = "SEL_SYNC_RATE_CHANGE",
        config string CP_COMMON_PMA_REG_TLING_IMPEDANCE_CTRL = "125OHM",
        config string CP_COMMON_PMA_REG_HPLL_VCOLDO_EN = "TRUE",
        config string CP_COMMON_PMA_REG_HPLL_LDO_EN = "FALSE",
        config string CP_COMMON_PMA_REG_HPLL_LDO_VOL_RANGE_O = "1000MV",
        config string CP_COMMON_PMA_REG_HPLL_LDO_VOL_RANGE_I = "640MV",
        config int CP_COMMON_PMA_REG_HPLL_REFCLK_DIV = 1,
        config string CP_COMMON_PMA_REG_HPLL_CHARGE_PUMP_PD = "WORK",
        config int CP_COMMON_PMA_REG_HPLL_CHARGE_PUMP_CTRL = 7,
        config string CP_COMMON_PMA_REG_HPLL_VCTRL_SEL_L = "0.3V",
        config string CP_COMMON_PMA_REG_HPLL_VCTRL_SEL_H = "0.7V",
        config int CP_COMMON_PMA_REG_HPLL_LPF_RES = 1,
        config int CP_COMMON_PMA_REG_HPLL_LPF_VCTRL_EN = 0,
        config string CP_COMMON_PMA_REG_HPLL_LPF_MUL_C1 = "1.2*C1",
        config int CP_COMMON_PMA_REG_HPLL_LPF_C2_EN = 1,
        config string CP_COMMON_PMA_REG_HPLL_LPF_RES_SEL = "5K",
        config string CP_COMMON_PMA_REG_HPLL_PCURRENT_SEL = "16*I0",
        config int CP_COMMON_PMA_REG_HPLL_VCO_EN = 1,
        config string CP_COMMON_PMA_REG_HPLL_PCURRENT_SEL0 = "8*I0",
        config int CP_COMMON_PMA_REG_HPLL_VCO_TRIM_SEL = 1,
        config int CP_COMMON_PMA_REG_HPLL_PCURRENT_SEL1 = 0,
        config int CP_COMMON_PMA_REG_HPLL_VCO_CURRENT_SEL = 0,
        config int CP_COMMON_PMA_REG_HPLL_VCO_BACKUP = 0,
        config int CP_COMMON_PMA_REG_HPLL_FBDIV0 = 10,
        config int CP_COMMON_PMA_REG_HPLL_FBDIV1 = 10,
        config int CP_COMMON_PMA_REG_HPLL_HSPD_SEL = 0,
        config string CP_COMMON_PMA_REG_HPLL_PHASE_SEL = "DIV2",
        config int CP_COMMON_PMA_REG_HPLL_CURRENT_SEL = 0,
        config int CP_COMMON_PMA_REG_HPLL_QPLL_CFG_7_0 = 7,
        config int CP_COMMON_PMA_REG_HPLL_QPLL_CFG_15_8 = 0,
        config int CP_COMMON_PMA_REG_HPLL_SEL_BK_BAND_SEL = 0,
        config string CP_COMMON_PMA_REG_HPLL_VCOBK_BAND_CFG = "MIDDILE",
        config int CP_COMMON_PMA_REG_HPLL_TEST_SIG_SEL = 0,
        config int CP_COMMON_PMA_REG_HPLL_TEST_SIG_VHALF_EN = 0,
        config int CP_COMMON_PMA_REG_HPLL_TEST_SIG_VOL_EN = 0,
        config int CP_COMMON_PMA_CFG_HSST_RSTN = 0,
        config int CP_COMMON_PMA_CFG_COMMPOWERUP = 0,
        config int CP_COMMON_PMA_CFG_PLLPOWERUP = 0,
        config int CP_COMMON_PMA_PLL_RSTN = 0,
        config string CP_LANE0_PCS_DYN_DLY_SEL_RX = "FALSE",
        config string CP_LANE0_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_LANE0_PCS_PCS_RCLK_SEL = "RCLK",
        config string CP_LANE0_PCS_GEAR_RCLK_SEL = "RCLK",
        config string CP_LANE0_PCS_RCLK2FABRIC_SEL = "HARD_1",
        config string CP_LANE0_PCS_SCAN_INTERVAL_RX = "4_CLOCKS",
        config string CP_LANE0_PCS_BRIDGE_RCLK_SEL = "RCLK",
        config string CP_LANE0_PCS_RCLK_POLINV = "RCLK",
        config string CP_LANE0_PCS_TO_FABRIC_CLK_SEL = "PMA_RCLK",
        config string CP_LANE0_PCS_CLK2ALIGNER_SEL = "TO_FABRIC_CLK",
        config string CP_LANE0_PCS_TO_FABRIC_CLK_DIV_EN = "FALSE",
        config string CP_LANE0_PCS_AUTO_NEAR_LOOP_EN = "FALSE",
        config string CP_LANE0_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_LANE0_PCS_BRIDGE_PCS_RCLK_EN_SEL = "HARD_1",
        config string CP_LANE0_PCS_BRIDGE_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE0_PCS_GEAR_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE0_PCS_NEGEDGE_EN_RX = "FALSE",
        config string CP_LANE0_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_LANE0_PCS_BRIDGE_PCS_RSTN = "FALSE",
        config string CP_LANE0_PCS_TO_FABRIC_RST_EN = "FALSE",
        config string CP_LANE0_PCS_BYPASS_GEAR_RRSTN = "FALSE",
        config string CP_LANE0_PCS_BYPASS_BRIDGE_RRSTN = "FALSE",
        config string CP_LANE0_PCS_ALIGNER_EN_RX = "FALSE",
        config string CP_LANE0_PCS_RX_SLAVE = "MASTER",
        config int CP_LANE0_PCS_RX_CA = 0,
        config int CP_LANE0_PCS_SUM_THRESHOLD_RX = 0,
        config int CP_LANE0_PCS_AVG_CYCLES_RX = 0,
        config string CP_LANE0_PCS_REG_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_REG_PMA_RX2TX_PLOOP_FIFOEN = "FALSE",
        config int CP_LANE0_PCS_STEP_SIZE_RX = 0,
        config int CP_LANE0_PCS_REV_CNT_LIMIT_RX = 0,
        config int CP_LANE0_PCS_FILTER_CNT_SIZE_RX = 0,
        config int CP_LANE0_PCS_DLY_ADJUST_SIZE_RX_3_0 = 0,
        config int CP_LANE0_PCS_DLY_REC_SIZE_RX = 0,
        config int CP_LANE0_PCS_ALIGN_THRD_RX = 0,
        config int CP_LANE0_PCS_DLY_ADJUST_SIZE_RX_4 = 0,
        config string CP_LANE0_PCS_CFG_DEC_TYPE_EN = "FALSE",
        config string CP_LANE0_PCS_RXBRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE0_PCS_GE_AUTO_EN = "FALSE",
        config string CP_LANE0_PCS_RXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_RXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_IFG_EN = "FALSE",
        config string CP_LANE0_PCS_FLP_FULL_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_FLP_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_LANE0_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config string CP_LANE0_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config int CP_LANE0_PCS_WA_SOS_DET_TOL = 0,
        config int CP_LANE0_PCS_WA_SE_DET_TOL = 0,
        config string CP_LANE0_PCS_RX_SAMPLE_UNION = "FALSE",
        config string CP_LANE0_PCS_NEAR_LOOP = "FALSE",
        config string CP_LANE0_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_LANE0_PCS_BYPASS_DENC = "FALSE",
        config string CP_LANE0_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_LANE0_PCS_RX_CODE_MODE = "DUAL_8B10B",
        config string CP_LANE0_PCS_RX_BYPASS_GEAR = "FALSE",
        config string CP_LANE0_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_LANE0_PCS_RX_DATA_MODE = "8BIT",
        config string CP_LANE0_PCS_CA_DYN_CLY_EN_RX = "FALSE",
        config string CP_LANE0_PCS_CFG_APATTERN_STATUS_DELAY = "DELAY_ONE_CYCLE",
        config string CP_LANE0_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_LANE0_PCS_RX_POLARITY = "1GB",
        config string CP_LANE0_PCS_COMMA_DET_MODE = "PATTERN_DETECT",
        config int CP_LANE0_PCS_RAPID_VMIN_1 = 0,
        config int CP_LANE0_PCS_RAPID_VMIN_2 = 0,
        config string CP_LANE0_PCS_RXBU_WIDER_EN = "40/20BIT",
        config int CP_LANE0_PCS_RAPID_IMAX = 0,
        config string CP_LANE0_PCS_RX_SPLIT = "SPLIT_22BIT_1BIT",
        config int CP_LANE0_PCS_RXBRG_END_PACKET_9_8 = 0,
        config int CP_LANE0_PCS_RXBRG_END_PACKET_7_0 = 0,
        config int CP_LANE0_PCS_CTC_MAX_DEL = 0,
        config int CP_LANE0_PCS_COMMA_REG0_9_8 = 0,
        config int CP_LANE0_PCS_COMMA_REG1_9_8 = 0,
        config int CP_LANE0_PCS_COMMA_MASK_9_8 = 0,
        config int CP_LANE0_PCS_COMMA_REG0_7_0 = 0,
        config int CP_LANE0_PCS_COMMA_REG1_7_0 = 0,
        config int CP_LANE0_PCS_COMMA_MASK_7_0 = 0,
        config int CP_LANE0_PCS_FLP_WRADDR_START = 5,
        config int CP_LANE0_PCS_FLP_RDADDR_START = 1,
        config string CP_LANE0_PCS_CFG_RX_BRIDGE_CLK_POLINV = "FALSE",
        config string CP_LANE0_PCS_CTC_MODE_RD_SEL = "NOMINAL_EMPTY",
        config int CP_LANE0_PCS_CTC_AFULL = 0,
        config string CP_LANE0_PCS_FAST_LOCK_GEAR_EN = "FALSE",
        config string CP_LANE0_PCS_CTC_MODE_WR_SEL = "NOMINAL_EMPTY",
        config int CP_LANE0_PCS_CTC_AEMPTY = 0,
        config string CP_LANE0_PCS_CTC_MODE = "ONG_BYTE",
        config string CP_LANE0_PCS_RXBRIDGE_MODE = "BYPASS",
        config int CP_LANE0_PCS_CTC_ADD_MUX = 0,
        config string CP_LANE0_PCS_CFG_PHDET_EN_RX = "FALSE",
        config int CP_LANE0_PCA_WA_SDS_DET_TOL = 0,
        config string CP_LANE0_PCS_CEB_MODE = "10GB",
        config string CP_LANE0_PCS_APATTERN_MODE = "ONE_BYTE",
        config string CP_LANE0_PCS_A_REG0_8 = "FALSE",
        config int CP_LANE0_PCS_RXBRG_WADDR_START = 0,
        config string CP_LANE0_PCS_A_REG1_8 = "FALSE",
        config int CP_LANE0_PCS_RXBRG_RADDR_START = 0,
        config int CP_LANE0_PCS_A_REG0_7_0 = 0,
        config int CP_LANE0_PCS_A_REG1_7_0 = 0,
        config int CP_LANE0_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_LANE0_PCS_CEB_DETECT_TIME = 0,
        config int CP_LANE0_PCS_WL_FIFO_RD = 0,
        config int CP_LANE0_PCS_SKIP_REG0_9_8 = 0,
        config int CP_LANE0_PCS_SKIP_REG0_7_0 = 0,
        config int CP_LANE0_PCS_CFG_CONTI_SKP_SET = 0,
        config string CP_LANE0_PCS_CFG_RX_BASE_ADV_MODE = "BASE MODE",
        config int CP_LANE0_PCS_SKIP_REG1_9_8 = 0,
        config int CP_LANE0_PCS_SKIP_REG2_9_8 = 0,
        config int CP_LANE0_PCS_SKIP_REG3_9_8 = 0,
        config int CP_LANE0_PCS_SKIP_REG1_7_0 = 0,
        config int CP_LANE0_PCS_SKIP_REG2_7_0 = 0,
        config int CP_LANE0_PCS_SKIP_REG3_7_0 = 0,
        config int CP_LANE0_PCS_CFG_PRBS_ERR_O_SEL = 0,
        config int CP_LANE0_PCS_CFG_PD_DELAY_RX = 0,
        config int CP_LANE0_PCS_WR_START_GAP = 0,
        config int CP_LANE0_PCS_MIN_IFG = 0,
        config string CP_LANE0_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_LANE0_PCS_EM_CTRL_SEL = "SIGNAL_CTRL",
        config string CP_LANE0_PCS_EM_MODE_CTRL = "HOLD",
        config string CP_LANE0_PCS_EM_RD_CONDITION = "TRIGGER",
        config int CP_LANE0_PCS_EM_SP_PATTERN_7_0 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_15_8 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_23_16 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_31_24 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_39_32 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_47_40 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_55_48 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_63_56 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_71_64 = 0,
        config int CP_LANE0_PCS_EM_SP_PATTERN_79_72 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_7_0 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_15_8 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_23_16 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_31_24 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_39_32 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_47_40 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_55_48 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_63_56 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_71_64 = 0,
        config int CP_LANE0_PCS_EM_PMA_MASK_79_72 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_7_0 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_15_8 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_23_16 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_31_24 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_39_32 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_47_40 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_55_48 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_63_56 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_71_64 = 0,
        config int CP_LANE0_PCS_EM_EYED_MASK_79_72 = 0,
        config int CP_LANE0_PCS_EM_PRESCALE = 0,
        config string CP_LANE0_PCS_CFG_TEST_STATUS_SEL = "SEL PMA_TEST_STATUS_INT",
        config int CP_LANE0_PCS_CFG_DIFF_CNT_BND_RX = 0,
        config string CP_LANE0_PCS_CFG_FLT_SEL_RX = "FALSE",
        config int CP_LANE0_PCS_FILTER_BND_RX = 0,
        config string CP_LANE0_PCS_TCLK2FABRIC_DIV_RST_M = "FALSE",
        config string CP_LANE0_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_LANE0_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_LANE0_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE0_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_LANE0_PCS_TCLK2ALIGNER_SEL = "PMA_TCLK",
        config string CP_LANE0_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_LANE0_PCS_TX_PCS_CLK_EN_SEL = "HARDWIRED1",
        config string CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL = "HARDWIRED0",
        config string CP_LANE0_PCS_TCLK2FABRIC_DIV_EN = "FALSE",
        config string CP_LANE0_PCS_TCLK2FABRIC_SEL = "CLK2ALIGNER_N_DIV2",
        config int CP_LANE0_DLY_ADJUST_SIZE_TX = 0,
        config string CP_LANE0_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_LANE0_PCS_TX_CA_RSTN = "FALSE",
        config string CP_LANE0_PCS_TX_SLAVE = "MASTER",
        config int CP_LANE0_PCS_TX_CA = 0,
        config int CP_LANE0_PCS_CFG_PI_CLK_SEL = 0,
        config string CP_LANE0_PCS_CFG_PI_CLK_EN_SEL = "CLK_EN_ROLL",
        config int CP_LANE0_PCS_CFG_PI_STEP_SIZE_TX = 0,
        config int CP_LANE0_PCS_CFG_SUM_THRESHOLD_TX = 0,
        config int CP_LANE0_PCS_CFG_AVG_CYCLES_TX = 0,
        config string CP_LANE0_PCS_CFG_NEGEDGE_EN_TX = "FALSE",
        config int CP_LANE0_PCS_CFG_ALIGN_THRD_TX = 0,
        config int CP_LANE0_PCS_CFG_SCAN_INTERVAL_TX = 0,
        config int CP_LANE0_PCS_CFG_STEP_SIZE_TX = 0,
        config int CP_LANE0_PCS_CFG_REV_CNT_LIMIT_TX = 0,
        config int CP_LANE0_PCS_CFG_FILTER_CNT_SIZE_TX = 0,
        config int CP_LANE0_PCS_CFG_PI_DEFAULT_TX = 0,
        config string CP_LANE0_PCS_CFG_PHDET_EN_TX = "FALSE",
        config string CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_CFG_DYN_DLY_SEL_TX = "FALSE",
        config int CP_LANE0_PCS_CFG_DLY_REC_SIZE_TX = 0,
        config string CP_LANE0_PCS_TX_DATA_WIDTH_MODE = "8BIT",
        config string CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE0_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_TXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE0_PCS_TX_ENCODER_MODE = "DUAL_8B10B",
        config string CP_LANE0_PCS_TX_PRBS_MODE = "FALSE",
        config string CP_LANE0_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_LANE0_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_LANE0_PCS_TX_BASE_ADV_MODE = "BASE",
        config string CP_LANE0_PCS_TX_GEAR_SPLIT = "NO SPILT",
        config string CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV = "N_CLK_INVERT",
        config string CP_LANE0_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_LANE0_PCS_TX_INSERT_ER = "FALSE",
        config string CP_LANE0_PCS_ENABLE_PRBS_GEN = "FALSE",
        config string CP_LANE0_PCS_FAR_LOOP = "FALSE",
        config string CP_LANE0_PCS_CFG_ENC_TYPE_EN = "FALSE",
        config int CP_LANE0_PCS_TXBRG_WADDR_START = 0,
        config int CP_LANE0_PCS_TXBRG_RADDR_START = 0,
        config string CP_LANE0_PCS_CFG_TX_PIC_EN = "DISABLE",
        config string CP_LANE0_PCS_CFG_PIC_DIRECT_INV = "FALSE",
        config string CP_LANE0_PCS_CFG_PI_MOD_CLK_EN = "FALSE",
        config string CP_LANE0_PCS_CFG_TX_MODULATOR_OW_EN = "FALSE",
        config string CP_LANE0_PCS_CFG_TX_PI_SSC_MODE_EN = "FALSE",
        config string CP_LANE0_PCS_CFG_TX_PI_OFFSET_MODE_EN = "FALSE",
        config int CP_LANE0_PCS_CFG_TX_PI_SSC_MODE_SEL = 0,
        config string CP_LANE0_PCS_CFG_TXDEEMPH_EN = "FALSE",
        config string CP_LANE0_PCS_PI_STROBE_SEL = "FALSE",
        config string CP_LANE0_PCS_CFG_TX_PIC_GREY_SEL = "FALSE",
        config string CP_LANE0_PCS_CFG_PIC_RENEW_INV = "NORMAL",
        config int CP_LANE0_PCS_CFG_NUM_PIC = 0,
        config string CP_LANE0_PCS_CFG_TXPIC_OW_EN = "FALSE",
        config int CP_LANE0_PCS_CFG_TXPPM_OW_VALUE_0_7 = 0,
        config int CP_LANE0_PCS_INT_TX_MASK_0 = 0,
        config int CP_LANE0_PCS_INT_TX_MASK_1 = 0,
        config int CP_LANE0_PCS_INT_TX_MASK_2 = 0,
        config string CP_LANE0_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_CLR_0 = "FALSE",
        config int CP_LANE0_PCS_CFG_PD_DELAY_TX = 0,
        config int CP_LANE0_PCS_CFG_DIFF_CNT_BND_TX = 0,
        config string CP_LANE0_PCS_CFG_PD_CLK_FR_CORE_SEL = "FALSE",
        config string CP_LANE0_PCS_CFG_FLT_SEL_TX = "FALSE",
        config int CP_LANE0_PCS_FILTER_BND_TX = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_PPM_RANGE_7_0 = 0,
        config int CP_LANE0_PCS_CFG_TX_PPM_SCALE2_SEL = 0,
        config int CP_LANE0_PCS_CFG_TX_PPM_SCALE_SEL = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_PPM_RANGE_8_9 = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_MODULATION_STEP_7_0 = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_PPM_OFFSET_7_0 = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_MODULATION_STEP_8 = 0,
        config int CP_LANE0_PCS_CFG_TX_SSC_PPM_OFFSET_8_9 = 0,
        config string CP_LANE0_PMA_REG_RX_PD_MINOR = "ON",
        config string CP_LANE0_PMA_REG_RX_PD_MINOR_EN = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_PD = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_LANE0_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PD_MAIN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PD_MAIN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_LANE0_PMA_REG_PMA_LPLL_PD = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RATE = "DIV1",
        config string CP_LANE0_PMA_REG_PMA_LPLL_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RES_TRIM = 55,
        config string CP_LANE0_PMA_REG_PMA_RX_RSTN = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_RX_RSTN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_LPLL_RSTN_OW = "FALSE",
        config int CP_LANE0_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_LANE0_PMA_REG_CDR_READY_THD_7_0 = 174,
        config int CP_LANE0_PMA_REG_CDR_READY_THD_11_8 = 10,
        config string CP_LANE0_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_LANE0_PMA_REG_RX_PIBUF_IC = 1,
        config int CP_LANE0_PMA_REG_RX_DCC_IC_RX = 3,
        config int CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        config string CP_LANE0_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL = 1,
        config string CP_LANE0_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_LANE0_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_LANE0_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config string CP_LANE0_PMA_REG_TX_RATE = "DIV1",
        config string CP_LANE0_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_LANE0_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_LANE0_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_LANE0_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_LANE0_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_LANE0_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_LANE0_PMA_REG_CDR_PROP_GAN_SEL = 5,
        config int CP_LANE0_PMA_REG_CDR_TUBO_PROP_GAIN_SEL = 6,
        config int CP_LANE0_PAM_REG_CDR_INT_GAIN_SEL = 5,
        config int CP_LANE0_PMA_REG_CDR_TUBO_INT_GAIN_SEL = 6,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MAX_4_0 = 0,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MAX_9_5 = 31,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MIN_2_0 = 0,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MIN_9_3 = 4,
        config int CP_LANE0_PMA_ANA_RX_REG_O_61_55 = 0,
        config int CP_LANE0_PMA_ANA_RX_REG_O_69_62 = 0,
        config int CP_LANE0_PMA_ANA_RX_REG_O_77_70 = 0,
        config int CP_LANE0_PMA_ANA_RX_REG_O_85_78 = 137,
        config int CP_LANE0_PMA_ANA_RX_REG_O_93_86 = 0,
        config int CP_LANE0_PMA_ANA_RX_REG_O_100_94 = 64,
        config int CP_LANE0_PMA_ANA_RX_REG_O_108_101 = 132,
        config int CP_LANE0_PMA_ANA_RX_REG_O_111_109 = 0,
        config int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN_4_0 = 3,
        config int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN_5 = 0,
        config int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_LANE0_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_LANE0_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_LANE0_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_2_0 = 0,
        config int CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_4_3 = 0,
        config int CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_LANE0_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_LANE0_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_LANE0_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_LANE0_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_LANE0_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config int CP_LANE0_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_LANE0_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_CTLE_REG_INIT_DAC_I_1_0 = 0,
        config int CP_LANE0_PMA_CTLE_REG_INIT_DAC_I_3_2 = 0,
        config string CP_LANE0_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_LANE0_PMA_CTLE_REG_THRESHOLD_I_1_0 = 0,
        config int CP_LANE0_PMA_CTLE_REG_THRESHOLD_I_9_2 = 0,
        config int CP_LANE0_PMA_CTLE_REG_THRESHOLD_I_11_10 = 0,
        config string CP_LANE0_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_RX_TERM_POWER_DIVIDING_SELECTION = 1,
        config int CP_LANE0_PMA_REG_ALG_RX_TERM_VCM_SELECTION = 3,
        config int CP_LANE0_PMA_REG_ALG_RX_TERM_TEST_SELECTION_7_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_RX_TERM_TEST_SELECTION_9_8 = 0,
        config string CP_LANE0_PMA_REG_ALG_LOW_SPEED_MODE_ENABLE = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_REGISTER = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_SELECTION = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_DFE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_DFE_POWER_DOWN_SELECTION_1 = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_CTLE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_CTLE_POWER_DOWN_SELECTION_1 = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_DFE_TEST_SEL_6_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_DFE_TEST_SEL_14_7 = 0,
        config int CP_LANE0_PMA_REG_ALG_DFE_TEST_SEL_22_15 = 0,
        config int CP_LANE0_PMA_REG_ALG_DFE_TEST_SEL_23 = 0,
        config int CP_LANE0_PMA_REG_ALG_CTLE_TEST_SEL = 0,
        config string CP_LANE0_PMA_REG_ALG_ANA_RX_SLIP_SEL_O = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_T1_BUFF_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_CDRX_BUFF_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_VP_T1_SW_PLORITY = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_VP_PLORITY = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_GAIN_CTRL_SUMMER = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_RX_DC_OFFSET_T1_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_DC_OFFSET_VP_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_DC_OFFSET_CDRX_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_DC_OFFSET_CDRY_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_RX_DC_OFFSET_EYE_EN = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_SLICER_DC_OFFSET_OVERWITE = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_SLICER_DC_OFFSET_REG = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_SHUT_OFF_THE_EQUALIZER_OF_EACH_STAGE = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_CDR_XWEIGHT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_CDR_YWEIGHT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_CTLE_FLIPDIR_I = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_CTLE_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_CTLE_INITDAC_5_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_CTLE_INITDAC_6 = 0,
        config string CP_LANE0_PMA_REG_ALG_CTLE_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_CTLE_SHIFT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_CTLE_TOPNUM_2_0 = 4,
        config int CP_LANE0_PMA_REG_ALG_CTLE_TOPNUM_4_3 = 2,
        config string CP_LANE0_PMA_REG_ALG_CTLEOFS_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_CTLEOFS_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_CTLEOFS_INITDAC_3_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_CTLEOFS_INITDAC_6_4 = 4,
        config string CP_LANE0_PMA_REG_ALG_CTLEOFS_OVERWREN = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_CTLEOFS_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_DFE_CTLE_PWD = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H1_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H1_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H1_INITDAC_5_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H1_INITDAC_6 = 0,
        config string CP_LANE0_PMA_REG_ALG_H1_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H1_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_H2_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H2_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H2_INITDAC_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H2_INITDAC_5_1 = 0,
        config string CP_LANE0_PMA_REG_ALG_H2_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H2_SHIFT_I_1_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H2_SHIFT_I_2 = 1,
        config string CP_LANE0_PMA_REG_ALG_H3_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H3_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H3_INITDAC_4_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H3_INITDAC_5 = 1,
        config string CP_LANE0_PMA_REG_ALG_H3_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H3_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_H4_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H4_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H4_INITDAC_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H4_INITDAC_4_1 = 8,
        config string CP_LANE0_PMA_REG_ALG_H4_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H4_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_H5_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H5_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H5_INITDAC = 16,
        config string CP_LANE0_PMA_REG_ALG_H5_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H5_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_H6_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_H6_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H6_INITDAC_2_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_H6_INITDAC_4_3 = 2,
        config string CP_LANE0_PMA_REG_ALG_H6_OVERWREN_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_H6_SHIFT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_HCTLE_OFS_1_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_HCTLE_OFS_3_2 = 2,
        config int CP_LANE0_PMA_REG_ALG_HCTLE_OVERWRDAC_5_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_HCTLE_OVERWRDAC_6 = 1,
        config string CP_LANE0_PMA_REG_ALG_HCTLE_OVERWREN = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_LPMH_INITDAC_I = 0,
        config string CP_LANE0_PMA_REG_ALG_LPMH_PWD_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_LPMH_REG_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_LPMH_REG_SHIFT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_LPML_INITDAC_I = 0,
        config string CP_LANE0_PMA_REG_ALG_LPML_PWD_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_LPML_REG_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_LPML_REG_PRESELECT_I = 7,
        config int CP_LANE0_PMA_REG_ALG_LPML_REG_SHIFT_I = 4,
        config string CP_LANE0_PMA_REG_ALG_NEXTBIT_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_SOFS_COUNTMAX_I_6_0 = 127,
        config int CP_LANE0_PMA_REG_ALG_SOFS_COUNTMAX_I_14_7 = 255,
        config int CP_LANE0_PMA_REG_ALG_SOFS_COUNTMAX_I_19_15 = 31,
        config int CP_LANE0_PMA_REG_ALG_SOFS_DACWIN_I = 1,
        config string CP_LANE0_PMA_REG_ALG_SOFS_FLIP_DIR_I = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_SOFS_FORCE_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_SOFS_FORCEDAC_I_5_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_SOFS_FORCEDAC_I_6 = 1,
        config int CP_LANE0_PMA_REG_ALG_SOFS_FORCENUM_I = 0,
        config int CP_LANE0_PMA_REG_ALG_SOFS_INITDAC_2_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_SOFS_INITDAC_6_3 = 8,
        config int CP_LANE0_PMA_REG_ALG_SOFS_SHIFT_I = 1,
        config string CP_LANE0_PMA_REG_ALG_SOFS_SKIP_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_7_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_11_8 = 4,
        config string CP_LANE0_PMA_REG_ALG_ST_FLIPDIR_I = "TRUE",
        config string CP_LANE0_PMA_REG_ALG_ST_FORCEN = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_ST_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_ST_INITDAC_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_ST_INITDAC_4_1 = 8,
        config string CP_LANE0_PMA_REG_ALG_ST_RECALEN = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_ST_SHIFT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_ST_STARTCNT_7_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_ST_STARTCNT_15_8 = 128,
        config int CP_LANE0_PMA_REG_ALG_ST_STARTCNT_19_16 = 0,
        config int CP_LANE0_PMA_REG_ALG_ST_TAPCNT_3_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_ST_TAPCNT_11_4 = 0,
        config int CP_LANE0_PMA_REG_ALG_ST_TAPCNT_17_12 = 2,
        config int CP_LANE0_PMA_REG_ALG_ST_TOPTAP_1_0 = 3,
        config int CP_LANE0_PMA_REG_ALG_ST_TOPTAP_3_2 = 3,
        config int CP_LANE0_PMA_REG_ALG_SWCLK_DIV = 0,
        config int CP_LANE0_PMA_REG_ALG_TAPA_DAC_3_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_TAPA_DAC_4 = 1,
        config int CP_LANE0_PMA_REG_ALG_TAPA_NUM = 7,
        config int CP_LANE0_PMA_REG_ALG_TAPB_DAC_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_TAPB_DAC_4_1 = 8,
        config int CP_LANE0_PMA_REG_ALG_TAPB_NUM_3_0 = 8,
        config int CP_LANE0_PMA_REG_ALG_TAPB_NUM_5_4 = 0,
        config int CP_LANE0_PMA_REG_ALG_TAPC_DAC = 16,
        config int CP_LANE0_PMA_REG_ALG_TAPC_NUM_0 = 1,
        config int CP_LANE0_PMA_REG_ALG_TAPC_NUM_5_1 = 4,
        config int CP_LANE0_PMA_REG_ALG_TAPD_DAC_2_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_TAPD_DAC_4_3 = 2,
        config int CP_LANE0_PMA_REG_ALG_TAPD_NUM = 10,
        config string CP_LANE0_PMA_REG_ALG_VP_FLIPDIR_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_VP_GRN_SHIFT_I = 5,
        config string CP_LANE0_PMA_REG_ALG_VP_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_VP_IDEAL_2_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_VP_IDEAL_6_3 = 10,
        config int CP_LANE0_PMA_REG_ALG_VP_INITDAC_I_3_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_VP_INITDAC_I_6_4 = 0,
        config string CP_LANE0_PMA_REG_ALG_VP_OVERWREN = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_VP_RED_SHIFT_I = 5,
        config int CP_LANE0_PMA_REG_ALG_VPOFS_SEL_0 = 0,
        config int CP_LANE0_PMA_REG_ALG_VPOFS_SEL_2_1 = 1,
        config int CP_LANE0_PMA_REG_ALG_H1_UPBOUND_5_0 = 55,
        config int CP_LANE0_PMA_REG_ALG_H1_UPBOUND_6 = 1,
        config string CP_LANE0_PMA_REG_ALG_CTLEOFS_PWDN = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_LPMH_OVEREN_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_LPML_OVEREN_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_AGC_FLIPDIR_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_AGC_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_AGC_INITDAC = 10,
        config int CP_LANE0_PMA_REG_ALG_AGC_LOWBOUND_1_0 = 3,
        config int CP_LANE0_PMA_REG_ALG_AGC_LOWBOUND_3_2 = 0,
        config string CP_LANE0_PMA_REG_ALG_AGC_OVERWREN_I = "FALSE",
        config string CP_LANE0_PMA_REG_ALG_AGC_PWD = "FALSE",
        config int CP_LANE0_PMA_REG_ALG_AGC_SHIFT_I = 4,
        config int CP_LANE0_PMA_REG_ALG_AGC_UPBOUND_0 = 1,
        config int CP_LANE0_PMA_REG_ALG_AGC_UPBOUND_3_1 = 7,
        config int CP_LANE0_PMA_REG_ALG_AGC_WAITSEL = 11,
        config string CP_LANE0_PMA_REG_RX_SLIP_EN_OW = "TRUE",
        config string CP_LANE0_PMA_REG_RX_SLIP_EN_VAL = "FALSE",
        config string CP_LANE0_PMA_REG_PI_CTRL_SEL_RX = "FALSE",
        config int CP_LANE0_PMA_REG_PI_CTRL_RX_4_0 = 0,
        config int CP_LANE0_PMA_REG_PI_CTRL_RX_7_5 = 0,
        config string CP_LANE0_PMA_REG_RX_RSTN_CDR_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_CLKPATH_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_DFE_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_LPM_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLIDING_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_EYE_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_CTLE_DCCAL_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLICER_DCCAL_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLIP_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T1_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_CDRX_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T1_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T2_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T3_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T4_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T5_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T6_DFE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SLIDING_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_EYE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_EYE_TAP_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SLICER_DCCAL_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_CTLE_DCCAL_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_CDR = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_CLKPATH = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_DFE = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_LPM = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLIDING = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_EYE = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_CTLE_DCCAL = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLICER_DCCAL = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RSTN_SLIP = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T1_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_CDRX_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T1_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T2_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T3_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T4_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T5_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_T6_DFE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SLIDING_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_EYE_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_EYE_TAP_2_0 = 0,
        config int CP_LANE0_PMA_REG_RX_EYE_TAP_7_3 = 0,
        config string CP_LANE0_PMA_REG_RX_SLICER_DCCAL_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_CTLE_DCCAL_EN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_LANE0_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_LANE0_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_LANE0_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_LANE0_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_CDR_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_CLKPATH_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_DFE_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_LPM_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_SLIDING_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_EYE_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_CTLE_DCCAL_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_SLICER_DCCAL_RSTN = "FALSE",
        config string CP_LANE0_PMA_CFG_RX_SLIP_RSTN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PD_MINOR = "ON",
        config string CP_LANE0_PMA_REG_TX_PD_MINOR_OW = "TRUE",
        config string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RES_CAL = 50,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_20 = 0,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_26_21 = 0,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_34_27 = 0,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_39_25 = 0,
        config int CP_LANE0_PMA_REG_TX_PD_MAIN = 0,
        config int CP_LANE0_PMA_REG_TX_PD_MAIN_OW = 0,
        config int CP_LANE0_PMA_REG_TX_BUSWIDTH_EN = 0,
        config string CP_LANE0_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SYNC = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PD_POST = "OFF",
        config string CP_LANE0_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_LANE0_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_LANE0_PMA_REG_PMA_TX_RESET_N = "FALSE",
        config string CP_LANE0_PMA_REG_PMA_TX_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_LANE0_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_LANE0_PMA_REG_PLL_READY = "TRUE",
        config int CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_LANE0_PMA_REG_TX_MARGIN = 0,
        config string CP_LANE0_PMA_REG_TX_MARGIN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SWING = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config string CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_LANE0_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config int CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_LANE0_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_ERR_INSERT = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SATA_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_LANE0_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_LANE0_PMA_REG_TX_DEEMP = 0,
        config string CP_LANE0_PMA_REG_TX_DEEMP_O = "FALSE",
        config int CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_LANE0_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL = 5,
        config string CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_PH_SEL_0 = 1,
        config int CP_LANE0_PMA_REG_TX_PH_SEL_6_1 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_PRE = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_LANE0_PMA_REG_CFG_POST = 0,
        config string CP_LANE0_PMA_REG_PD_MAIN = "TRUE",
        config string CP_LANE0_PMA_REG_PD_PRE = "TRUE",
        config string CP_LANE0_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_LANE0_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_LANE0_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_LANE0_PMA_REG_ATB_SEL_2_0 = 0,
        config int CP_LANE0_PMA_REG_ATB_SEL_9_3 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_7_0 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_15_8 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_23_16 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_31_24 = 0,
        config string CP_LANE0_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_LANE0_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_LANE0_PMA_REG_TX_PI_CUR_BUF = "525uA",
        config int CP_LANE0_PMA_REG_TX_ATB_4_0 = 0,
        config int CP_LANE0_PMA_REG_TX_ATB_9_5 = 0,
        config string CP_LANE0_PMA_REG_TX_MOD_STAND_BY_EN = "FALSE",
        config string CP_LANE0_PMA_REG_STATE_STAND_BY_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PISO_PD = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PISO_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CLK_PD = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CLK_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_DRIVER_PD = "FALSE",
        config string CP_LANE0_PMA_REG_TX_DRIVER_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SYNC_NEW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SYNC_NEW_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CHANGE_ON = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CHANGE_ON_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CHANGE_ON_EN = "TRUE",
        config string CP_LANE0_PMA_REG_TX_CHANGE_ON_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_CHANGE_ON_CTRL = "FALSE",
        config int CP_LANE0_PMA_REG_TX_PIDC_CURRENT_EN = 0,
        config int CP_LANE0_PMA_REG_TX_FREERUN_RATE_0 = 0,
        config int CP_LANE0_PMA_REG_TX_FREERUN_RATE_1 = 0,
        config string CP_LANE0_PMA_REG_TX_FREERUN_RATE_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_VBIAS_REG_SEL = "FALSE",
        config int CP_LANE0_PMA_REG_TX_VBIAS_DIVIDER_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_RST_SYNC_CLK_SEL = "TRUE",
        config int CP_LANE0_PMA_REG_TX_PI_CTRL_SEL = 0,
        config int CP_LANE0_PMA_REG_TX_PI_CTRL = 0,
        config string CP_LANE0_PMA_LANE_POWERUP = "FALSE",
        config string CP_LANE0_PMA_POR_N = "FALSE",
        config string CP_LANE0_PMA_TX_LANE_POWERUP = "FALSE",
        config string CP_LANE0_PMA_TX_PMA_RSTN = "FALSE",
        config string CP_LANE0_PMA_LPLL_POWERUP = "FALSE",
        config string CP_LANE0_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE0_PMA_LPLL_LOCKDET_RSTN = "FALSE",
        config int CP_LANE0_PMA_REG_LPLL_PFDDELAY_SEL = 1,
        config string CP_LANE0_PMA_REG_LPLL_PFDDELAY_EN = "TRUE",
        config int CP_LANE0_PMA_REG_LPLL_VCTRL_SET = 0,
        config string CP_LANE0_PMA_LPLL_CHARGE_PUMP_CTRL = "type",
        config int CP_LANE0_PMA_LPLL_REFDIV = 1,
        config int CP_LANE0_PMA_LPLL_FBDIV = 36,
        config int CP_LANE0_PMA_LPLL_LPF_RES = 1,
        config int CP_LANE0_PMA_LPLL_TEST_SEL = 0,
        config string CP_LANE0_PMA_LPLL_TEST_SIG_HALF_EN = "TRUE",
        config string CP_LANE0_PMA_LPLL_TEST_V_EN = "FALSE",
        config string CP_LANE0_PMA_REG_BUF_BIAS_SEL = "46.875u",
        config string CP_LANE0_PMA_REG_TXCLK_SEL = "LPLL",
        config string CP_LANE0_PMA_REG_RXCLK_SEL = "LPLL",
        config int CP_LANE0_PMA_REG_TEST_BUF = 0,
        config string CP_LANE0_PMA_REG_RX_DEF_SEL0 = "25uA",
        config string CP_LANE0_PMA_REG_RX_DEF_SEL1 = "25uA",
        config string CP_LANE0_PMA_REG_RX_TERM_SEL = "25uA",
        config string CP_LANE0_PMA_REG_TX_DIV_SEL = "25uA",
        config string CP_LANE0_PMA_REG_PMA_CHLBUF_SEL = "25uA",
        config string CP_LANE0_PMA_REG_LPLL_AMP_SEL = "25uA",
        config string CP_LANE0_PMA_REG_LPLL_VCO_SEL = "25uA",
        config string CP_LANE0_PMA_REG_LPLL_CHARGE_PUMP_SEL = "25uA",
        config string CP_LANE0_PMA_REG_RX_EM_PI_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_EM_PI_BUF = "50uA",
        config string CP_LANE0_PMA_REG_RX_POI_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_POI_BUF_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_PT1_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_PT1_BUF_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_EQ0_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_EQ1_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_PGA_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_LSPD_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_JTAG_VTH_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_SIGDE_TTH_SEL = "50uA",
        config string CP_LANE0_PMA_REG_RX_SIGDET_SEL = "50uA",
        config string CP_LANE0_PMA_REG_TX_DET_SEL = "50uA",
        config string CP_LANE0_PMA_REG_TX_PI_SEL = "50uA",
        config string CP_LANE0_PMA_REG_TX_PI_BUF_SEL = "50uA",
        config string CP_LANE0_PMA_REG_CHL_BIAS_SEL = "50uA",
        config int CP_LANE0_PMA_REG_CHL_TEST = 0,
        config string CP_LANE1_PCS_DYN_DLY_SEL_RX = "FALSE",
        config string CP_LANE1_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_LANE1_PCS_PCS_RCLK_SEL = "RCLK",
        config string CP_LANE1_PCS_GEAR_RCLK_SEL = "RCLK",
        config string CP_LANE1_PCS_RCLK2FABRIC_SEL = "HARD_1",
        config string CP_LANE1_PCS_SCAN_INTERVAL_RX = "4_CLOCKS",
        config string CP_LANE1_PCS_BRIDGE_RCLK_SEL = "RCLK",
        config string CP_LANE1_PCS_RCLK_POLINV = "RCLK",
        config string CP_LANE1_PCS_TO_FABRIC_CLK_SEL = "PMA_RCLK",
        config string CP_LANE1_PCS_CLK2ALIGNER_SEL = "TO_FABRIC_CLK",
        config string CP_LANE1_PCS_TO_FABRIC_CLK_DIV_EN = "FALSE",
        config string CP_LANE1_PCS_AUTO_NEAR_LOOP_EN = "FALSE",
        config string CP_LANE1_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_LANE1_PCS_BRIDGE_PCS_RCLK_EN_SEL = "HARD_1",
        config string CP_LANE1_PCS_BRIDGE_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE1_PCS_GEAR_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE1_PCS_NEGEDGE_EN_RX = "FALSE",
        config string CP_LANE1_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_LANE1_PCS_BRIDGE_PCS_RSTN = "FALSE",
        config string CP_LANE1_PCS_TO_FABRIC_RST_EN = "FALSE",
        config string CP_LANE1_PCS_BYPASS_GEAR_RRSTN = "FALSE",
        config string CP_LANE1_PCS_BYPASS_BRIDGE_RRSTN = "FALSE",
        config string CP_LANE1_PCS_ALIGNER_EN_RX = "FALSE",
        config string CP_LANE1_PCS_RX_SLAVE = "MASTER",
        config int CP_LANE1_PCS_RX_CA = 0,
        config int CP_LANE1_PCS_SUM_THRESHOLD_RX = 0,
        config int CP_LANE1_PCS_AVG_CYCLES_RX = 0,
        config string CP_LANE1_PCS_REG_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_LANE1_PCS_REG_PMA_RX2TX_PLOOP_FIFOEN = "FALSE",
        config int CP_LANE1_PCS_STEP_SIZE_RX = 0,
        config int CP_LANE1_PCS_REV_CNT_LIMIT_RX = 0,
        config int CP_LANE1_PCS_FILTER_CNT_SIZE_RX = 0,
        config int CP_LANE1_PCS_DLY_ADJUST_SIZE_RX_3_0 = 0,
        config int CP_LANE1_PCS_DLY_REC_SIZE_RX = 0,
        config int CP_LANE1_PCS_ALIGN_THRD_RX = 0,
        config int CP_LANE1_PCS_DLY_ADJUST_SIZE_RX_4 = 0,
        config string CP_LANE1_PCS_CFG_DEC_TYPE_EN = "FALSE",
        config string CP_LANE1_PCS_RXBRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE1_PCS_GE_AUTO_EN = "FALSE",
        config string CP_LANE1_PCS_RXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_RXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_IFG_EN = "FALSE",
        config string CP_LANE1_PCS_FLP_FULL_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_FLP_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_LANE1_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config string CP_LANE1_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config int CP_LANE1_PCS_WA_SOS_DET_TOL = 0,
        config int CP_LANE1_PCS_WA_SE_DET_TOL = 0,
        config string CP_LANE1_PCS_RX_SAMPLE_UNION = "FALSE",
        config string CP_LANE1_PCS_NEAR_LOOP = "FALSE",
        config string CP_LANE1_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_LANE1_PCS_BYPASS_DENC = "FALSE",
        config string CP_LANE1_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_LANE1_PCS_RX_CODE_MODE = "DUAL_8B10B",
        config string CP_LANE1_PCS_RX_BYPASS_GEAR = "FALSE",
        config string CP_LANE1_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_LANE1_PCS_RX_DATA_MODE = "8BIT",
        config string CP_LANE1_PCS_CA_DYN_CLY_EN_RX = "FALSE",
        config string CP_LANE1_PCS_CFG_APATTERN_STATUS_DELAY = "DELAY_ONE_CYCLE",
        config string CP_LANE1_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_LANE1_PCS_RX_POLARITY = "1GB",
        config string CP_LANE1_PCS_COMMA_DET_MODE = "PATTERN_DETECT",
        config int CP_LANE1_PCS_RAPID_VMIN_1 = 0,
        config int CP_LANE1_PCS_RAPID_VMIN_2 = 0,
        config string CP_LANE1_PCS_RXBU_WIDER_EN = "40/20BIT",
        config int CP_LANE1_PCS_RAPID_IMAX = 0,
        config string CP_LANE1_PCS_RX_SPLIT = "SPLIT_22BIT_1BIT",
        config int CP_LANE1_PCS_RXBRG_END_PACKET_9_8 = 0,
        config int CP_LANE1_PCS_RXBRG_END_PACKET_7_0 = 0,
        config int CP_LANE1_PCS_CTC_MAX_DEL = 0,
        config int CP_LANE1_PCS_COMMA_REG0_9_8 = 0,
        config int CP_LANE1_PCS_COMMA_REG1_9_8 = 0,
        config int CP_LANE1_PCS_COMMA_MASK_9_8 = 0,
        config int CP_LANE1_PCS_COMMA_REG0_7_0 = 0,
        config int CP_LANE1_PCS_COMMA_REG1_7_0 = 0,
        config int CP_LANE1_PCS_COMMA_MASK_7_0 = 0,
        config int CP_LANE1_PCS_FLP_WRADDR_START = 5,
        config int CP_LANE1_PCS_FLP_RDADDR_START = 1,
        config string CP_LANE1_PCS_CFG_RX_BRIDGE_CLK_POLINV = "FALSE",
        config string CP_LANE1_PCS_CTC_MODE_RD_SEL = "NOMINAL_EMPTY",
        config int CP_LANE1_PCS_CTC_AFULL = 0,
        config string CP_LANE1_PCS_FAST_LOCK_GEAR_EN = "FALSE",
        config string CP_LANE1_PCS_CTC_MODE_WR_SEL = "NOMINAL_EMPTY",
        config int CP_LANE1_PCS_CTC_AEMPTY = 0,
        config string CP_LANE1_PCS_CTC_MODE = "ONG_BYTE",
        config string CP_LANE1_PCS_RXBRIDGE_MODE = "BYPASS",
        config int CP_LANE1_PCS_CTC_ADD_MUX = 0,
        config string CP_LANE1_PCS_CFG_PHDET_EN_RX = "FALSE",
        config int CP_LANE1_PCA_WA_SDS_DET_TOL = 0,
        config string CP_LANE1_PCS_CEB_MODE = "10GB",
        config string CP_LANE1_PCS_APATTERN_MODE = "ONE_BYTE",
        config string CP_LANE1_PCS_A_REG0_8 = "FALSE",
        config int CP_LANE1_PCS_RXBRG_WADDR_START = 0,
        config string CP_LANE1_PCS_A_REG1_8 = "FALSE",
        config int CP_LANE1_PCS_RXBRG_RADDR_START = 0,
        config int CP_LANE1_PCS_A_REG0_7_0 = 0,
        config int CP_LANE1_PCS_A_REG1_7_0 = 0,
        config int CP_LANE1_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_LANE1_PCS_CEB_DETECT_TIME = 0,
        config int CP_LANE1_PCS_WL_FIFO_RD = 0,
        config int CP_LANE1_PCS_SKIP_REG0_9_8 = 0,
        config int CP_LANE1_PCS_SKIP_REG0_7_0 = 0,
        config int CP_LANE1_PCS_CFG_CONTI_SKP_SET = 0,
        config string CP_LANE1_PCS_CFG_RX_BASE_ADV_MODE = "BASE MODE",
        config int CP_LANE1_PCS_SKIP_REG1_9_8 = 0,
        config int CP_LANE1_PCS_SKIP_REG2_9_8 = 0,
        config int CP_LANE1_PCS_SKIP_REG3_9_8 = 0,
        config int CP_LANE1_PCS_SKIP_REG1_7_0 = 0,
        config int CP_LANE1_PCS_SKIP_REG2_7_0 = 0,
        config int CP_LANE1_PCS_SKIP_REG3_7_0 = 0,
        config int CP_LANE1_PCS_CFG_PRBS_ERR_O_SEL = 0,
        config int CP_LANE1_PCS_CFG_PD_DELAY_RX = 0,
        config int CP_LANE1_PCS_WR_START_GAP = 0,
        config int CP_LANE1_PCS_MIN_IFG = 0,
        config string CP_LANE1_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_LANE1_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_LANE1_PCS_EM_CTRL_SEL = "SIGNAL_CTRL",
        config string CP_LANE1_PCS_EM_MODE_CTRL = "HOLD",
        config string CP_LANE1_PCS_EM_RD_CONDITION = "TRIGGER",
        config int CP_LANE1_PCS_EM_SP_PATTERN_7_0 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_15_8 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_23_16 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_31_24 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_39_32 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_47_40 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_55_48 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_63_56 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_71_64 = 0,
        config int CP_LANE1_PCS_EM_SP_PATTERN_79_72 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_7_0 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_15_8 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_23_16 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_31_24 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_39_32 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_47_40 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_55_48 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_63_56 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_71_64 = 0,
        config int CP_LANE1_PCS_EM_PMA_MASK_79_72 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_7_0 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_15_8 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_23_16 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_31_24 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_39_32 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_47_40 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_55_48 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_63_56 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_71_64 = 0,
        config int CP_LANE1_PCS_EM_EYED_MASK_79_72 = 0,
        config int CP_LANE1_PCS_EM_PRESCALE = 0,
        config string CP_LANE1_PCS_CFG_TEST_STATUS_SEL = "SEL PMA_TEST_STATUS_INT",
        config int CP_LANE1_PCS_CFG_DIFF_CNT_BND_RX = 0,
        config string CP_LANE1_PCS_CFG_FLT_SEL_RX = "FALSE",
        config int CP_LANE1_PCS_FILTER_BND_RX = 0,
        config string CP_LANE1_PCS_TCLK2FABRIC_DIV_RST_M = "FALSE",
        config string CP_LANE1_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_LANE1_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_LANE1_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE1_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE1_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_LANE1_PCS_TCLK2ALIGNER_SEL = "PMA_TCLK",
        config string CP_LANE1_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_LANE1_PCS_TX_PCS_CLK_EN_SEL = "HARDWIRED1",
        config string CP_LANE1_PCS_TX_GEAR_CLK_EN_SEL = "HARDWIRED0",
        config string CP_LANE1_PCS_TCLK2FABRIC_DIV_EN = "FALSE",
        config string CP_LANE1_PCS_TCLK2FABRIC_SEL = "CLK2ALIGNER_N_DIV2",
        config int CP_LANE1_DLY_ADJUST_SIZE_TX = 0,
        config string CP_LANE1_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_LANE1_PCS_TX_CA_RSTN = "FALSE",
        config string CP_LANE1_PCS_TX_SLAVE = "MASTER",
        config int CP_LANE1_PCS_TX_CA = 0,
        config int CP_LANE1_PCS_CFG_PI_CLK_SEL = 0,
        config string CP_LANE1_PCS_CFG_PI_CLK_EN_SEL = "CLK_EN_ROLL",
        config int CP_LANE1_PCS_CFG_PI_STEP_SIZE_TX = 0,
        config int CP_LANE1_PCS_CFG_SUM_THRESHOLD_TX = 0,
        config int CP_LANE1_PCS_CFG_AVG_CYCLES_TX = 0,
        config string CP_LANE1_PCS_CFG_NEGEDGE_EN_TX = "FALSE",
        config int CP_LANE1_PCS_CFG_ALIGN_THRD_TX = 0,
        config int CP_LANE1_PCS_CFG_SCAN_INTERVAL_TX = 0,
        config int CP_LANE1_PCS_CFG_STEP_SIZE_TX = 0,
        config int CP_LANE1_PCS_CFG_REV_CNT_LIMIT_TX = 0,
        config int CP_LANE1_PCS_CFG_FILTER_CNT_SIZE_TX = 0,
        config int CP_LANE1_PCS_CFG_PI_DEFAULT_TX = 0,
        config string CP_LANE1_PCS_CFG_PHDET_EN_TX = "FALSE",
        config string CP_LANE1_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_LANE1_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_LANE1_PCS_CFG_DYN_DLY_SEL_TX = "FALSE",
        config int CP_LANE1_PCS_CFG_DLY_REC_SIZE_TX = 0,
        config string CP_LANE1_PCS_TX_DATA_WIDTH_MODE = "8BIT",
        config string CP_LANE1_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_LANE1_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE1_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_LANE1_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_LANE1_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_LANE1_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE1_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE1_PCS_TXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_TXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE1_PCS_TX_ENCODER_MODE = "DUAL_8B10B",
        config string CP_LANE1_PCS_TX_PRBS_MODE = "FALSE",
        config string CP_LANE1_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_LANE1_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_LANE1_PCS_TX_BASE_ADV_MODE = "BASE",
        config string CP_LANE1_PCS_TX_GEAR_SPLIT = "NO SPILT",
        config string CP_LANE1_PCS_RX_BRIDGE_CLK_POLINV = "N_CLK_INVERT",
        config string CP_LANE1_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_LANE1_PCS_TX_INSERT_ER = "FALSE",
        config string CP_LANE1_PCS_ENABLE_PRBS_GEN = "FALSE",
        config string CP_LANE1_PCS_FAR_LOOP = "FALSE",
        config string CP_LANE1_PCS_CFG_ENC_TYPE_EN = "FALSE",
        config int CP_LANE1_PCS_TXBRG_WADDR_START = 0,
        config int CP_LANE1_PCS_TXBRG_RADDR_START = 0,
        config string CP_LANE1_PCS_CFG_TX_PIC_EN = "DISABLE",
        config string CP_LANE1_PCS_CFG_PIC_DIRECT_INV = "FALSE",
        config string CP_LANE1_PCS_CFG_PI_MOD_CLK_EN = "FALSE",
        config string CP_LANE1_PCS_CFG_TX_MODULATOR_OW_EN = "FALSE",
        config string CP_LANE1_PCS_CFG_TX_PI_SSC_MODE_EN = "FALSE",
        config string CP_LANE1_PCS_CFG_TX_PI_OFFSET_MODE_EN = "FALSE",
        config int CP_LANE1_PCS_CFG_TX_PI_SSC_MODE_SEL = 0,
        config string CP_LANE1_PCS_CFG_TXDEEMPH_EN = "FALSE",
        config string CP_LANE1_PCS_PI_STROBE_SEL = "FALSE",
        config string CP_LANE1_PCS_CFG_TX_PIC_GREY_SEL = "FALSE",
        config string CP_LANE1_PCS_CFG_PIC_RENEW_INV = "NORMAL",
        config int CP_LANE1_PCS_CFG_NUM_PIC = 0,
        config string CP_LANE1_PCS_CFG_TXPIC_OW_EN = "FALSE",
        config int CP_LANE1_PCS_CFG_TXPPM_OW_VALUE_0_7 = 0,
        config int CP_LANE1_PCS_INT_TX_MASK_0 = 0,
        config int CP_LANE1_PCS_INT_TX_MASK_1 = 0,
        config int CP_LANE1_PCS_INT_TX_MASK_2 = 0,
        config string CP_LANE1_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_LANE1_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_LANE1_PCS_INT_TX_CLR_0 = "FALSE",
        config int CP_LANE1_PCS_CFG_PD_DELAY_TX = 0,
        config int CP_LANE1_PCS_CFG_DIFF_CNT_BND_TX = 0,
        config string CP_LANE1_PCS_CFG_PD_CLK_FR_CORE_SEL = "FALSE",
        config string CP_LANE1_PCS_CFG_FLT_SEL_TX = "FALSE",
        config int CP_LANE1_PCS_FILTER_BND_TX = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_PPM_RANGE_7_0 = 0,
        config int CP_LANE1_PCS_CFG_TX_PPM_SCALE2_SEL = 0,
        config int CP_LANE1_PCS_CFG_TX_PPM_SCALE_SEL = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_PPM_RANGE_8_9 = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_MODULATION_STEP_7_0 = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_PPM_OFFSET_7_0 = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_MODULATION_STEP_8 = 0,
        config int CP_LANE1_PCS_CFG_TX_SSC_PPM_OFFSET_8_9 = 0,
        config string CP_LANE1_PMA_REG_RX_PD_MINOR = "ON",
        config string CP_LANE1_PMA_REG_RX_PD_MINOR_EN = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_PD = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_LANE1_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_LANE1_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RESET_N_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_PD_MAIN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_PD_MAIN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_LANE1_PMA_REG_PMA_LPLL_PD = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RATE = "DIV1",
        config string CP_LANE1_PMA_REG_PMA_LPLL_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_RES_TRIM = 55,
        config string CP_LANE1_PMA_REG_PMA_RX_RSTN = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_RX_RSTN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_LPLL_RSTN_OW = "FALSE",
        config int CP_LANE1_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_LANE1_PMA_REG_CDR_READY_THD_7_0 = 174,
        config int CP_LANE1_PMA_REG_CDR_READY_THD_11_8 = 10,
        config string CP_LANE1_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_LANE1_PMA_REG_RX_PIBUF_IC = 1,
        config int CP_LANE1_PMA_REG_RX_DCC_IC_RX = 3,
        config int CP_LANE1_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        config string CP_LANE1_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_LANE1_PMA_REG_PRBS_CHK_WIDTH_SEL = 1,
        config string CP_LANE1_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_LANE1_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_LANE1_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config string CP_LANE1_PMA_REG_TX_RATE = "DIV1",
        config string CP_LANE1_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_LANE1_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_LANE1_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_LANE1_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_LANE1_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_LANE1_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_LANE1_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_LANE1_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_LANE1_PMA_REG_CDR_PROP_GAN_SEL = 5,
        config int CP_LANE1_PMA_REG_CDR_TUBO_PROP_GAIN_SEL = 6,
        config int CP_LANE1_PAM_REG_CDR_INT_GAIN_SEL = 5,
        config int CP_LANE1_PMA_REG_CDR_TUBO_INT_GAIN_SEL = 6,
        config int CP_LANE1_PMA_REG_CDR_INT_SAT_MAX_4_0 = 0,
        config int CP_LANE1_PMA_REG_CDR_INT_SAT_MAX_9_5 = 31,
        config int CP_LANE1_PMA_REG_CDR_INT_SAT_MIN_2_0 = 0,
        config int CP_LANE1_PMA_REG_CDR_INT_SAT_MIN_9_3 = 4,
        config int CP_LANE1_PMA_ANA_RX_REG_O_61_55 = 0,
        config int CP_LANE1_PMA_ANA_RX_REG_O_69_62 = 0,
        config int CP_LANE1_PMA_ANA_RX_REG_O_77_70 = 0,
        config int CP_LANE1_PMA_ANA_RX_REG_O_85_78 = 137,
        config int CP_LANE1_PMA_ANA_RX_REG_O_93_86 = 0,
        config int CP_LANE1_PMA_ANA_RX_REG_O_100_94 = 64,
        config int CP_LANE1_PMA_ANA_RX_REG_O_108_101 = 132,
        config int CP_LANE1_PMA_ANA_RX_REG_O_111_109 = 0,
        config int CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN_4_0 = 3,
        config int CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN_5 = 0,
        config int CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_LANE1_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_LANE1_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_LANE1_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config string CP_LANE1_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_LANE1_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_LANE1_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_LANE1_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_LANE1_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_LANE1_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_LANE1_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_LANE1_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_LANE1_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_LANE1_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_LANE1_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_2_0 = 0,
        config int CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_4_3 = 0,
        config int CP_LANE1_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_LANE1_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_LANE1_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_LANE1_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_LANE1_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_LANE1_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_LANE1_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_LANE1_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_LANE1_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_LANE1_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config int CP_LANE1_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_LANE1_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_LANE1_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_CTLE_REG_INIT_DAC_I_1_0 = 0,
        config int CP_LANE1_PMA_CTLE_REG_INIT_DAC_I_3_2 = 0,
        config string CP_LANE1_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_LANE1_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_LANE1_PMA_CTLE_REG_THRESHOLD_I_1_0 = 0,
        config int CP_LANE1_PMA_CTLE_REG_THRESHOLD_I_9_2 = 0,
        config int CP_LANE1_PMA_CTLE_REG_THRESHOLD_I_11_10 = 0,
        config string CP_LANE1_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_RX_TERM_POWER_DIVIDING_SELECTION = 1,
        config int CP_LANE1_PMA_REG_ALG_RX_TERM_VCM_SELECTION = 3,
        config int CP_LANE1_PMA_REG_ALG_RX_TERM_TEST_SELECTION_7_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_RX_TERM_TEST_SELECTION_9_8 = 0,
        config string CP_LANE1_PMA_REG_ALG_LOW_SPEED_MODE_ENABLE = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_REGISTER = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_SELECTION = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_DFE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_DFE_POWER_DOWN_SELECTION_1 = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_CTLE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_CTLE_POWER_DOWN_SELECTION_1 = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_DFE_TEST_SEL_6_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_DFE_TEST_SEL_14_7 = 0,
        config int CP_LANE1_PMA_REG_ALG_DFE_TEST_SEL_22_15 = 0,
        config int CP_LANE1_PMA_REG_ALG_DFE_TEST_SEL_23 = 0,
        config int CP_LANE1_PMA_REG_ALG_CTLE_TEST_SEL = 0,
        config string CP_LANE1_PMA_REG_ALG_ANA_RX_SLIP_SEL_O = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_T1_BUFF_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_CDRX_BUFF_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_VP_T1_SW_PLORITY = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_VP_PLORITY = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_GAIN_CTRL_SUMMER = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_RX_DC_OFFSET_T1_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_DC_OFFSET_VP_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_DC_OFFSET_CDRX_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_DC_OFFSET_CDRY_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_RX_DC_OFFSET_EYE_EN = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_SLICER_DC_OFFSET_OVERWITE = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_SLICER_DC_OFFSET_REG = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_SHUT_OFF_THE_EQUALIZER_OF_EACH_STAGE = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_CDR_XWEIGHT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_CDR_YWEIGHT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_CTLE_FLIPDIR_I = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_CTLE_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_CTLE_INITDAC_5_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_CTLE_INITDAC_6 = 0,
        config string CP_LANE1_PMA_REG_ALG_CTLE_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_CTLE_SHIFT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_CTLE_TOPNUM_2_0 = 4,
        config int CP_LANE1_PMA_REG_ALG_CTLE_TOPNUM_4_3 = 2,
        config string CP_LANE1_PMA_REG_ALG_CTLEOFS_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_CTLEOFS_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_CTLEOFS_INITDAC_3_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_CTLEOFS_INITDAC_6_4 = 4,
        config string CP_LANE1_PMA_REG_ALG_CTLEOFS_OVERWREN = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_CTLEOFS_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_DFE_CTLE_PWD = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H1_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H1_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H1_INITDAC_5_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H1_INITDAC_6 = 0,
        config string CP_LANE1_PMA_REG_ALG_H1_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H1_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_H2_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H2_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H2_INITDAC_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H2_INITDAC_5_1 = 0,
        config string CP_LANE1_PMA_REG_ALG_H2_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H2_SHIFT_I_1_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H2_SHIFT_I_2 = 1,
        config string CP_LANE1_PMA_REG_ALG_H3_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H3_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H3_INITDAC_4_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H3_INITDAC_5 = 1,
        config string CP_LANE1_PMA_REG_ALG_H3_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H3_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_H4_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H4_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H4_INITDAC_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H4_INITDAC_4_1 = 8,
        config string CP_LANE1_PMA_REG_ALG_H4_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H4_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_H5_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H5_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H5_INITDAC = 16,
        config string CP_LANE1_PMA_REG_ALG_H5_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H5_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_H6_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_H6_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H6_INITDAC_2_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_H6_INITDAC_4_3 = 2,
        config string CP_LANE1_PMA_REG_ALG_H6_OVERWREN_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_H6_SHIFT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_HCTLE_OFS_1_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_HCTLE_OFS_3_2 = 2,
        config int CP_LANE1_PMA_REG_ALG_HCTLE_OVERWRDAC_5_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_HCTLE_OVERWRDAC_6 = 1,
        config string CP_LANE1_PMA_REG_ALG_HCTLE_OVERWREN = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_LPMH_INITDAC_I = 0,
        config string CP_LANE1_PMA_REG_ALG_LPMH_PWD_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_LPMH_REG_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_LPMH_REG_SHIFT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_LPML_INITDAC_I = 0,
        config string CP_LANE1_PMA_REG_ALG_LPML_PWD_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_LPML_REG_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_LPML_REG_PRESELECT_I = 7,
        config int CP_LANE1_PMA_REG_ALG_LPML_REG_SHIFT_I = 4,
        config string CP_LANE1_PMA_REG_ALG_NEXTBIT_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_SOFS_COUNTMAX_I_6_0 = 127,
        config int CP_LANE1_PMA_REG_ALG_SOFS_COUNTMAX_I_14_7 = 255,
        config int CP_LANE1_PMA_REG_ALG_SOFS_COUNTMAX_I_19_15 = 31,
        config int CP_LANE1_PMA_REG_ALG_SOFS_DACWIN_I = 1,
        config string CP_LANE1_PMA_REG_ALG_SOFS_FLIP_DIR_I = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_SOFS_FORCE_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_SOFS_FORCEDAC_I_5_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_SOFS_FORCEDAC_I_6 = 1,
        config int CP_LANE1_PMA_REG_ALG_SOFS_FORCENUM_I = 0,
        config int CP_LANE1_PMA_REG_ALG_SOFS_INITDAC_2_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_SOFS_INITDAC_6_3 = 8,
        config int CP_LANE1_PMA_REG_ALG_SOFS_SHIFT_I = 1,
        config string CP_LANE1_PMA_REG_ALG_SOFS_SKIP_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_7_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_11_8 = 4,
        config string CP_LANE1_PMA_REG_ALG_ST_FLIPDIR_I = "TRUE",
        config string CP_LANE1_PMA_REG_ALG_ST_FORCEN = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_ST_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_ST_INITDAC_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_ST_INITDAC_4_1 = 8,
        config string CP_LANE1_PMA_REG_ALG_ST_RECALEN = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_ST_SHIFT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_ST_STARTCNT_7_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_ST_STARTCNT_15_8 = 128,
        config int CP_LANE1_PMA_REG_ALG_ST_STARTCNT_19_16 = 0,
        config int CP_LANE1_PMA_REG_ALG_ST_TAPCNT_3_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_ST_TAPCNT_11_4 = 0,
        config int CP_LANE1_PMA_REG_ALG_ST_TAPCNT_17_12 = 2,
        config int CP_LANE1_PMA_REG_ALG_ST_TOPTAP_1_0 = 3,
        config int CP_LANE1_PMA_REG_ALG_ST_TOPTAP_3_2 = 3,
        config int CP_LANE1_PMA_REG_ALG_SWCLK_DIV = 0,
        config int CP_LANE1_PMA_REG_ALG_TAPA_DAC_3_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_TAPA_DAC_4 = 1,
        config int CP_LANE1_PMA_REG_ALG_TAPA_NUM = 7,
        config int CP_LANE1_PMA_REG_ALG_TAPB_DAC_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_TAPB_DAC_4_1 = 8,
        config int CP_LANE1_PMA_REG_ALG_TAPB_NUM_3_0 = 8,
        config int CP_LANE1_PMA_REG_ALG_TAPB_NUM_5_4 = 0,
        config int CP_LANE1_PMA_REG_ALG_TAPC_DAC = 16,
        config int CP_LANE1_PMA_REG_ALG_TAPC_NUM_0 = 1,
        config int CP_LANE1_PMA_REG_ALG_TAPC_NUM_5_1 = 4,
        config int CP_LANE1_PMA_REG_ALG_TAPD_DAC_2_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_TAPD_DAC_4_3 = 2,
        config int CP_LANE1_PMA_REG_ALG_TAPD_NUM = 10,
        config string CP_LANE1_PMA_REG_ALG_VP_FLIPDIR_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_VP_GRN_SHIFT_I = 5,
        config string CP_LANE1_PMA_REG_ALG_VP_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_VP_IDEAL_2_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_VP_IDEAL_6_3 = 10,
        config int CP_LANE1_PMA_REG_ALG_VP_INITDAC_I_3_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_VP_INITDAC_I_6_4 = 0,
        config string CP_LANE1_PMA_REG_ALG_VP_OVERWREN = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_VP_RED_SHIFT_I = 5,
        config int CP_LANE1_PMA_REG_ALG_VPOFS_SEL_0 = 0,
        config int CP_LANE1_PMA_REG_ALG_VPOFS_SEL_2_1 = 1,
        config int CP_LANE1_PMA_REG_ALG_H1_UPBOUND_5_0 = 55,
        config int CP_LANE1_PMA_REG_ALG_H1_UPBOUND_6 = 1,
        config string CP_LANE1_PMA_REG_ALG_CTLEOFS_PWDN = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_LPMH_OVEREN_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_LPML_OVEREN_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_AGC_FLIPDIR_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_AGC_HOLD_I = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_AGC_INITDAC = 10,
        config int CP_LANE1_PMA_REG_ALG_AGC_LOWBOUND_1_0 = 3,
        config int CP_LANE1_PMA_REG_ALG_AGC_LOWBOUND_3_2 = 0,
        config string CP_LANE1_PMA_REG_ALG_AGC_OVERWREN_I = "FALSE",
        config string CP_LANE1_PMA_REG_ALG_AGC_PWD = "FALSE",
        config int CP_LANE1_PMA_REG_ALG_AGC_SHIFT_I = 4,
        config int CP_LANE1_PMA_REG_ALG_AGC_UPBOUND_0 = 1,
        config int CP_LANE1_PMA_REG_ALG_AGC_UPBOUND_3_1 = 7,
        config int CP_LANE1_PMA_REG_ALG_AGC_WAITSEL = 11,
        config string CP_LANE1_PMA_REG_RX_SLIP_EN_OW = "TRUE",
        config string CP_LANE1_PMA_REG_RX_SLIP_EN_VAL = "FALSE",
        config string CP_LANE1_PMA_REG_PI_CTRL_SEL_RX = "FALSE",
        config int CP_LANE1_PMA_REG_PI_CTRL_RX_4_0 = 0,
        config int CP_LANE1_PMA_REG_PI_CTRL_RX_7_5 = 0,
        config string CP_LANE1_PMA_REG_RX_RSTN_CDR_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_CLKPATH_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_DFE_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_LPM_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLIDING_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_EYE_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_CTLE_DCCAL_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLICER_DCCAL_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLIP_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T1_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_CDRX_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T1_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T2_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T3_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T4_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T5_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T6_DFE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SLIDING_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_EYE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_EYE_TAP_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SLICER_DCCAL_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_CTLE_DCCAL_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_CDR = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_CLKPATH = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_DFE = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_LPM = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLIDING = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_EYE = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_CTLE_DCCAL = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLICER_DCCAL = "FALSE",
        config string CP_LANE1_PMA_REG_RX_RSTN_SLIP = "FALSE",
        config string CP_LANE1_PMA_REG_RX_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T1_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_CDRX_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T1_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T2_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T3_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T4_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T5_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_T6_DFE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_SLIDING_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_EYE_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_EYE_TAP_2_0 = 0,
        config int CP_LANE1_PMA_REG_RX_EYE_TAP_7_3 = 0,
        config string CP_LANE1_PMA_REG_RX_SLICER_DCCAL_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_CTLE_DCCAL_EN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_LANE1_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_LANE1_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_LANE1_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_LANE1_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_CDR_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_CLKPATH_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_DFE_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_LPM_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_SLIDING_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_EYE_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_CTLE_DCCAL_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_SLICER_DCCAL_RSTN = "FALSE",
        config string CP_LANE1_PMA_CFG_RX_SLIP_RSTN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PD_MINOR = "ON",
        config string CP_LANE1_PMA_REG_TX_PD_MINOR_OW = "TRUE",
        config string CP_LANE1_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_LANE1_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_LANE1_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_LANE1_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_LANE1_PMA_REG_TX_RES_CAL = 50,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_20 = 0,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_26_21 = 0,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_34_27 = 0,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_39_25 = 0,
        config int CP_LANE1_PMA_REG_TX_PD_MAIN = 0,
        config int CP_LANE1_PMA_REG_TX_PD_MAIN_OW = 0,
        config int CP_LANE1_PMA_REG_TX_BUSWIDTH_EN = 0,
        config string CP_LANE1_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SYNC = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PD_POST = "OFF",
        config string CP_LANE1_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_LANE1_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_LANE1_PMA_REG_PMA_TX_RESET_N = "FALSE",
        config string CP_LANE1_PMA_REG_PMA_TX_RESET_N_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_LANE1_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_LANE1_PMA_REG_PLL_READY = "TRUE",
        config int CP_LANE1_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config int CP_LANE1_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_LANE1_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_LANE1_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_LANE1_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_LANE1_PMA_REG_TX_MARGIN = 0,
        config string CP_LANE1_PMA_REG_TX_MARGIN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SWING = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config string CP_LANE1_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_LANE1_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = 0,
        config string CP_LANE1_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_LANE1_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_LANE1_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_LANE1_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config int CP_LANE1_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_LANE1_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_LANE1_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_LANE1_PMA_REG_TX_ERR_INSERT = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SATA_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_LANE1_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_LANE1_PMA_REG_TX_DEEMP = 0,
        config string CP_LANE1_PMA_REG_TX_DEEMP_O = "FALSE",
        config int CP_LANE1_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_LANE1_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_LANE1_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_LANE1_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE1_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_LANE1_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_LANE1_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_LANE1_PMA_REG_RX_TERM_MODE_CTRL = 5,
        config string CP_LANE1_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config int CP_LANE1_PMA_REG_TX_PH_SEL_0 = 1,
        config int CP_LANE1_PMA_REG_TX_PH_SEL_6_1 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_PRE = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_LANE1_PMA_REG_CFG_POST = 0,
        config string CP_LANE1_PMA_REG_PD_MAIN = "TRUE",
        config string CP_LANE1_PMA_REG_PD_PRE = "TRUE",
        config string CP_LANE1_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_LANE1_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_LANE1_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_LANE1_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_LANE1_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_LANE1_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_LANE1_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_LANE1_PMA_REG_ATB_SEL_2_0 = 0,
        config int CP_LANE1_PMA_REG_ATB_SEL_9_3 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_7_0 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_15_8 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_23_16 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG_31_24 = 0,
        config string CP_LANE1_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_LANE1_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_LANE1_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_LANE1_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_LANE1_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_LANE1_PMA_REG_TX_PI_CUR_BUF = "525uA",
        config int CP_LANE1_PMA_REG_TX_ATB_4_0 = 0,
        config int CP_LANE1_PMA_REG_TX_ATB_9_5 = 0,
        config string CP_LANE1_PMA_REG_TX_MOD_STAND_BY_EN = "FALSE",
        config string CP_LANE1_PMA_REG_STATE_STAND_BY_SEL = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PISO_PD = "FALSE",
        config string CP_LANE1_PMA_REG_TX_PISO_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CLK_PD = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CLK_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_DRIVER_PD = "FALSE",
        config string CP_LANE1_PMA_REG_TX_DRIVER_PD_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SYNC_NEW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_SYNC_NEW_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CHANGE_ON = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CHANGE_ON_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CHANGE_ON_EN = "TRUE",
        config string CP_LANE1_PMA_REG_TX_CHANGE_ON_SEL = "FALSE",
        config string CP_LANE1_PMA_REG_TX_CHANGE_ON_CTRL = "FALSE",
        config int CP_LANE1_PMA_REG_TX_PIDC_CURRENT_EN = 0,
        config int CP_LANE1_PMA_REG_TX_FREERUN_RATE_0 = 0,
        config int CP_LANE1_PMA_REG_TX_FREERUN_RATE_1 = 0,
        config string CP_LANE1_PMA_REG_TX_FREERUN_RATE_OW = "FALSE",
        config string CP_LANE1_PMA_REG_TX_VBIAS_REG_SEL = "FALSE",
        config int CP_LANE1_PMA_REG_TX_VBIAS_DIVIDER_SEL = 0,
        config string CP_LANE1_PMA_REG_TX_RST_SYNC_CLK_SEL = "TRUE",
        config int CP_LANE1_PMA_REG_TX_PI_CTRL_SEL = 0,
        config int CP_LANE1_PMA_REG_TX_PI_CTRL = 0,
        config string CP_LANE1_PMA_LANE_POWERUP = "FALSE",
        config string CP_LANE1_PMA_POR_N = "FALSE",
        config string CP_LANE1_PMA_TX_LANE_POWERUP = "FALSE",
        config string CP_LANE1_PMA_TX_PMA_RSTN = "FALSE",
        config string CP_LANE1_PMA_LPLL_POWERUP = "FALSE",
        config string CP_LANE1_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE1_PMA_LPLL_LOCKDET_RSTN = "FALSE",
        config int CP_LANE1_PMA_REG_LPLL_PFDDELAY_SEL = 1,
        config string CP_LANE1_PMA_REG_LPLL_PFDDELAY_EN = "TRUE",
        config int CP_LANE1_PMA_REG_LPLL_VCTRL_SET = 0,
        config string CP_LANE1_PMA_LPLL_CHARGE_PUMP_CTRL = "type",
        config int CP_LANE1_PMA_LPLL_REFDIV = 1,
        config int CP_LANE1_PMA_LPLL_FBDIV = 36,
        config int CP_LANE1_PMA_LPLL_LPF_RES = 1,
        config int CP_LANE1_PMA_LPLL_TEST_SEL = 0,
        config string CP_LANE1_PMA_LPLL_TEST_SIG_HALF_EN = "TRUE",
        config string CP_LANE1_PMA_LPLL_TEST_V_EN = "FALSE",
        config string CP_LANE1_PMA_REG_BUF_BIAS_SEL = "46.875u",
        config string CP_LANE1_PMA_REG_TXCLK_SEL = "LPLL",
        config string CP_LANE1_PMA_REG_RXCLK_SEL = "LPLL",
        config int CP_LANE1_PMA_REG_TEST_BUF = 0,
        config string CP_LANE1_PMA_REG_RX_DEF_SEL0 = "25uA",
        config string CP_LANE1_PMA_REG_RX_DEF_SEL1 = "25uA",
        config string CP_LANE1_PMA_REG_RX_TERM_SEL = "25uA",
        config string CP_LANE1_PMA_REG_TX_DIV_SEL = "25uA",
        config string CP_LANE1_PMA_REG_PMA_CHLBUF_SEL = "25uA",
        config string CP_LANE1_PMA_REG_LPLL_AMP_SEL = "25uA",
        config string CP_LANE1_PMA_REG_LPLL_VCO_SEL = "25uA",
        config string CP_LANE1_PMA_REG_LPLL_CHARGE_PUMP_SEL = "25uA",
        config string CP_LANE1_PMA_REG_RX_EM_PI_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_EM_PI_BUF = "50uA",
        config string CP_LANE1_PMA_REG_RX_POI_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_POI_BUF_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_PT1_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_PT1_BUF_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_EQ0_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_EQ1_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_PGA_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_LSPD_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_JTAG_VTH_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_SIGDE_TTH_SEL = "50uA",
        config string CP_LANE1_PMA_REG_RX_SIGDET_SEL = "50uA",
        config string CP_LANE1_PMA_REG_TX_DET_SEL = "50uA",
        config string CP_LANE1_PMA_REG_TX_PI_SEL = "50uA",
        config string CP_LANE1_PMA_REG_TX_PI_BUF_SEL = "50uA",
        config string CP_LANE1_PMA_REG_CHL_BIAS_SEL = "50uA",
        config int CP_LANE1_PMA_REG_CHL_TEST = 0,
        config string CP_LANE2_PCS_DYN_DLY_SEL_RX = "FALSE",
        config string CP_LANE2_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_LANE2_PCS_PCS_RCLK_SEL = "RCLK",
        config string CP_LANE2_PCS_GEAR_RCLK_SEL = "RCLK",
        config string CP_LANE2_PCS_RCLK2FABRIC_SEL = "HARD_1",
        config string CP_LANE2_PCS_SCAN_INTERVAL_RX = "4_CLOCKS",
        config string CP_LANE2_PCS_BRIDGE_RCLK_SEL = "RCLK",
        config string CP_LANE2_PCS_RCLK_POLINV = "RCLK",
        config string CP_LANE2_PCS_TO_FABRIC_CLK_SEL = "PMA_RCLK",
        config string CP_LANE2_PCS_CLK2ALIGNER_SEL = "TO_FABRIC_CLK",
        config string CP_LANE2_PCS_TO_FABRIC_CLK_DIV_EN = "FALSE",
        config string CP_LANE2_PCS_AUTO_NEAR_LOOP_EN = "FALSE",
        config string CP_LANE2_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_LANE2_PCS_BRIDGE_PCS_RCLK_EN_SEL = "HARD_1",
        config string CP_LANE2_PCS_BRIDGE_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE2_PCS_GEAR_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE2_PCS_NEGEDGE_EN_RX = "FALSE",
        config string CP_LANE2_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_LANE2_PCS_BRIDGE_PCS_RSTN = "FALSE",
        config string CP_LANE2_PCS_TO_FABRIC_RST_EN = "FALSE",
        config string CP_LANE2_PCS_BYPASS_GEAR_RRSTN = "FALSE",
        config string CP_LANE2_PCS_BYPASS_BRIDGE_RRSTN = "FALSE",
        config string CP_LANE2_PCS_ALIGNER_EN_RX = "FALSE",
        config string CP_LANE2_PCS_RX_SLAVE = "MASTER",
        config int CP_LANE2_PCS_RX_CA = 0,
        config int CP_LANE2_PCS_SUM_THRESHOLD_RX = 0,
        config int CP_LANE2_PCS_AVG_CYCLES_RX = 0,
        config string CP_LANE2_PCS_REG_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_LANE2_PCS_REG_PMA_RX2TX_PLOOP_FIFOEN = "FALSE",
        config int CP_LANE2_PCS_STEP_SIZE_RX = 0,
        config int CP_LANE2_PCS_REV_CNT_LIMIT_RX = 0,
        config int CP_LANE2_PCS_FILTER_CNT_SIZE_RX = 0,
        config int CP_LANE2_PCS_DLY_ADJUST_SIZE_RX_3_0 = 0,
        config int CP_LANE2_PCS_DLY_REC_SIZE_RX = 0,
        config int CP_LANE2_PCS_ALIGN_THRD_RX = 0,
        config int CP_LANE2_PCS_DLY_ADJUST_SIZE_RX_4 = 0,
        config string CP_LANE2_PCS_CFG_DEC_TYPE_EN = "FALSE",
        config string CP_LANE2_PCS_RXBRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE2_PCS_GE_AUTO_EN = "FALSE",
        config string CP_LANE2_PCS_RXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_RXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_IFG_EN = "FALSE",
        config string CP_LANE2_PCS_FLP_FULL_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_FLP_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_LANE2_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config string CP_LANE2_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config int CP_LANE2_PCS_WA_SOS_DET_TOL = 0,
        config int CP_LANE2_PCS_WA_SE_DET_TOL = 0,
        config string CP_LANE2_PCS_RX_SAMPLE_UNION = "FALSE",
        config string CP_LANE2_PCS_NEAR_LOOP = "FALSE",
        config string CP_LANE2_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_LANE2_PCS_BYPASS_DENC = "FALSE",
        config string CP_LANE2_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_LANE2_PCS_RX_CODE_MODE = "DUAL_8B10B",
        config string CP_LANE2_PCS_RX_BYPASS_GEAR = "FALSE",
        config string CP_LANE2_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_LANE2_PCS_RX_DATA_MODE = "8BIT",
        config string CP_LANE2_PCS_CA_DYN_CLY_EN_RX = "FALSE",
        config string CP_LANE2_PCS_CFG_APATTERN_STATUS_DELAY = "DELAY_ONE_CYCLE",
        config string CP_LANE2_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_LANE2_PCS_RX_POLARITY = "1GB",
        config string CP_LANE2_PCS_COMMA_DET_MODE = "PATTERN_DETECT",
        config int CP_LANE2_PCS_RAPID_VMIN_1 = 0,
        config int CP_LANE2_PCS_RAPID_VMIN_2 = 0,
        config string CP_LANE2_PCS_RXBU_WIDER_EN = "40/20BIT",
        config int CP_LANE2_PCS_RAPID_IMAX = 0,
        config string CP_LANE2_PCS_RX_SPLIT = "SPLIT_22BIT_1BIT",
        config int CP_LANE2_PCS_RXBRG_END_PACKET_9_8 = 0,
        config int CP_LANE2_PCS_RXBRG_END_PACKET_7_0 = 0,
        config int CP_LANE2_PCS_CTC_MAX_DEL = 0,
        config int CP_LANE2_PCS_COMMA_REG0_9_8 = 0,
        config int CP_LANE2_PCS_COMMA_REG1_9_8 = 0,
        config int CP_LANE2_PCS_COMMA_MASK_9_8 = 0,
        config int CP_LANE2_PCS_COMMA_REG0_7_0 = 0,
        config int CP_LANE2_PCS_COMMA_REG1_7_0 = 0,
        config int CP_LANE2_PCS_COMMA_MASK_7_0 = 0,
        config int CP_LANE2_PCS_FLP_WRADDR_START = 5,
        config int CP_LANE2_PCS_FLP_RDADDR_START = 1,
        config string CP_LANE2_PCS_CFG_RX_BRIDGE_CLK_POLINV = "FALSE",
        config string CP_LANE2_PCS_CTC_MODE_RD_SEL = "NOMINAL_EMPTY",
        config int CP_LANE2_PCS_CTC_AFULL = 0,
        config string CP_LANE2_PCS_FAST_LOCK_GEAR_EN = "FALSE",
        config string CP_LANE2_PCS_CTC_MODE_WR_SEL = "NOMINAL_EMPTY",
        config int CP_LANE2_PCS_CTC_AEMPTY = 0,
        config string CP_LANE2_PCS_CTC_MODE = "ONG_BYTE",
        config string CP_LANE2_PCS_RXBRIDGE_MODE = "BYPASS",
        config int CP_LANE2_PCS_CTC_ADD_MUX = 0,
        config string CP_LANE2_PCS_CFG_PHDET_EN_RX = "FALSE",
        config int CP_LANE2_PCA_WA_SDS_DET_TOL = 0,
        config string CP_LANE2_PCS_CEB_MODE = "10GB",
        config string CP_LANE2_PCS_APATTERN_MODE = "ONE_BYTE",
        config string CP_LANE2_PCS_A_REG0_8 = "FALSE",
        config int CP_LANE2_PCS_RXBRG_WADDR_START = 0,
        config string CP_LANE2_PCS_A_REG1_8 = "FALSE",
        config int CP_LANE2_PCS_RXBRG_RADDR_START = 0,
        config int CP_LANE2_PCS_A_REG0_7_0 = 0,
        config int CP_LANE2_PCS_A_REG1_7_0 = 0,
        config int CP_LANE2_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_LANE2_PCS_CEB_DETECT_TIME = 0,
        config int CP_LANE2_PCS_WL_FIFO_RD = 0,
        config int CP_LANE2_PCS_SKIP_REG0_9_8 = 0,
        config int CP_LANE2_PCS_SKIP_REG0_7_0 = 0,
        config int CP_LANE2_PCS_CFG_CONTI_SKP_SET = 0,
        config string CP_LANE2_PCS_CFG_RX_BASE_ADV_MODE = "BASE MODE",
        config int CP_LANE2_PCS_SKIP_REG1_9_8 = 0,
        config int CP_LANE2_PCS_SKIP_REG2_9_8 = 0,
        config int CP_LANE2_PCS_SKIP_REG3_9_8 = 0,
        config int CP_LANE2_PCS_SKIP_REG1_7_0 = 0,
        config int CP_LANE2_PCS_SKIP_REG2_7_0 = 0,
        config int CP_LANE2_PCS_SKIP_REG3_7_0 = 0,
        config int CP_LANE2_PCS_CFG_PRBS_ERR_O_SEL = 0,
        config int CP_LANE2_PCS_CFG_PD_DELAY_RX = 0,
        config int CP_LANE2_PCS_WR_START_GAP = 0,
        config int CP_LANE2_PCS_MIN_IFG = 0,
        config string CP_LANE2_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_LANE2_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_LANE2_PCS_EM_CTRL_SEL = "SIGNAL_CTRL",
        config string CP_LANE2_PCS_EM_MODE_CTRL = "HOLD",
        config string CP_LANE2_PCS_EM_RD_CONDITION = "TRIGGER",
        config int CP_LANE2_PCS_EM_SP_PATTERN_7_0 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_15_8 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_23_16 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_31_24 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_39_32 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_47_40 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_55_48 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_63_56 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_71_64 = 0,
        config int CP_LANE2_PCS_EM_SP_PATTERN_79_72 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_7_0 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_15_8 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_23_16 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_31_24 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_39_32 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_47_40 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_55_48 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_63_56 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_71_64 = 0,
        config int CP_LANE2_PCS_EM_PMA_MASK_79_72 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_7_0 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_15_8 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_23_16 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_31_24 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_39_32 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_47_40 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_55_48 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_63_56 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_71_64 = 0,
        config int CP_LANE2_PCS_EM_EYED_MASK_79_72 = 0,
        config int CP_LANE2_PCS_EM_PRESCALE = 0,
        config string CP_LANE2_PCS_CFG_TEST_STATUS_SEL = "SEL PMA_TEST_STATUS_INT",
        config int CP_LANE2_PCS_CFG_DIFF_CNT_BND_RX = 0,
        config string CP_LANE2_PCS_CFG_FLT_SEL_RX = "FALSE",
        config int CP_LANE2_PCS_FILTER_BND_RX = 0,
        config string CP_LANE2_PCS_TCLK2FABRIC_DIV_RST_M = "FALSE",
        config string CP_LANE2_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_LANE2_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_LANE2_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE2_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE2_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_LANE2_PCS_TCLK2ALIGNER_SEL = "PMA_TCLK",
        config string CP_LANE2_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_LANE2_PCS_TX_PCS_CLK_EN_SEL = "HARDWIRED1",
        config string CP_LANE2_PCS_TX_GEAR_CLK_EN_SEL = "HARDWIRED0",
        config string CP_LANE2_PCS_TCLK2FABRIC_DIV_EN = "FALSE",
        config string CP_LANE2_PCS_TCLK2FABRIC_SEL = "CLK2ALIGNER_N_DIV2",
        config int CP_LANE2_DLY_ADJUST_SIZE_TX = 0,
        config string CP_LANE2_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_LANE2_PCS_TX_CA_RSTN = "FALSE",
        config string CP_LANE2_PCS_TX_SLAVE = "MASTER",
        config int CP_LANE2_PCS_TX_CA = 0,
        config int CP_LANE2_PCS_CFG_PI_CLK_SEL = 0,
        config string CP_LANE2_PCS_CFG_PI_CLK_EN_SEL = "CLK_EN_ROLL",
        config int CP_LANE2_PCS_CFG_PI_STEP_SIZE_TX = 0,
        config int CP_LANE2_PCS_CFG_SUM_THRESHOLD_TX = 0,
        config int CP_LANE2_PCS_CFG_AVG_CYCLES_TX = 0,
        config string CP_LANE2_PCS_CFG_NEGEDGE_EN_TX = "FALSE",
        config int CP_LANE2_PCS_CFG_ALIGN_THRD_TX = 0,
        config int CP_LANE2_PCS_CFG_SCAN_INTERVAL_TX = 0,
        config int CP_LANE2_PCS_CFG_STEP_SIZE_TX = 0,
        config int CP_LANE2_PCS_CFG_REV_CNT_LIMIT_TX = 0,
        config int CP_LANE2_PCS_CFG_FILTER_CNT_SIZE_TX = 0,
        config int CP_LANE2_PCS_CFG_PI_DEFAULT_TX = 0,
        config string CP_LANE2_PCS_CFG_PHDET_EN_TX = "FALSE",
        config string CP_LANE2_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_LANE2_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_LANE2_PCS_CFG_DYN_DLY_SEL_TX = "FALSE",
        config int CP_LANE2_PCS_CFG_DLY_REC_SIZE_TX = 0,
        config string CP_LANE2_PCS_TX_DATA_WIDTH_MODE = "8BIT",
        config string CP_LANE2_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_LANE2_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE2_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_LANE2_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_LANE2_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_LANE2_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE2_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE2_PCS_TXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_TXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE2_PCS_TX_ENCODER_MODE = "DUAL_8B10B",
        config string CP_LANE2_PCS_TX_PRBS_MODE = "FALSE",
        config string CP_LANE2_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_LANE2_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_LANE2_PCS_TX_BASE_ADV_MODE = "BASE",
        config string CP_LANE2_PCS_TX_GEAR_SPLIT = "NO SPILT",
        config string CP_LANE2_PCS_RX_BRIDGE_CLK_POLINV = "N_CLK_INVERT",
        config string CP_LANE2_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_LANE2_PCS_TX_INSERT_ER = "FALSE",
        config string CP_LANE2_PCS_ENABLE_PRBS_GEN = "FALSE",
        config string CP_LANE2_PCS_FAR_LOOP = "FALSE",
        config string CP_LANE2_PCS_CFG_ENC_TYPE_EN = "FALSE",
        config int CP_LANE2_PCS_TXBRG_WADDR_START = 0,
        config int CP_LANE2_PCS_TXBRG_RADDR_START = 0,
        config string CP_LANE2_PCS_CFG_TX_PIC_EN = "DISABLE",
        config string CP_LANE2_PCS_CFG_PIC_DIRECT_INV = "FALSE",
        config string CP_LANE2_PCS_CFG_PI_MOD_CLK_EN = "FALSE",
        config string CP_LANE2_PCS_CFG_TX_MODULATOR_OW_EN = "FALSE",
        config string CP_LANE2_PCS_CFG_TX_PI_SSC_MODE_EN = "FALSE",
        config string CP_LANE2_PCS_CFG_TX_PI_OFFSET_MODE_EN = "FALSE",
        config int CP_LANE2_PCS_CFG_TX_PI_SSC_MODE_SEL = 0,
        config string CP_LANE2_PCS_CFG_TXDEEMPH_EN = "FALSE",
        config string CP_LANE2_PCS_PI_STROBE_SEL = "FALSE",
        config string CP_LANE2_PCS_CFG_TX_PIC_GREY_SEL = "FALSE",
        config string CP_LANE2_PCS_CFG_PIC_RENEW_INV = "NORMAL",
        config int CP_LANE2_PCS_CFG_NUM_PIC = 0,
        config string CP_LANE2_PCS_CFG_TXPIC_OW_EN = "FALSE",
        config int CP_LANE2_PCS_CFG_TXPPM_OW_VALUE_0_7 = 0,
        config int CP_LANE2_PCS_INT_TX_MASK_0 = 0,
        config int CP_LANE2_PCS_INT_TX_MASK_1 = 0,
        config int CP_LANE2_PCS_INT_TX_MASK_2 = 0,
        config string CP_LANE2_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_LANE2_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_LANE2_PCS_INT_TX_CLR_0 = "FALSE",
        config int CP_LANE2_PCS_CFG_PD_DELAY_TX = 0,
        config int CP_LANE2_PCS_CFG_DIFF_CNT_BND_TX = 0,
        config string CP_LANE2_PCS_CFG_PD_CLK_FR_CORE_SEL = "FALSE",
        config string CP_LANE2_PCS_CFG_FLT_SEL_TX = "FALSE",
        config int CP_LANE2_PCS_FILTER_BND_TX = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_PPM_RANGE_7_0 = 0,
        config int CP_LANE2_PCS_CFG_TX_PPM_SCALE2_SEL = 0,
        config int CP_LANE2_PCS_CFG_TX_PPM_SCALE_SEL = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_PPM_RANGE_8_9 = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_MODULATION_STEP_7_0 = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_PPM_OFFSET_7_0 = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_MODULATION_STEP_8 = 0,
        config int CP_LANE2_PCS_CFG_TX_SSC_PPM_OFFSET_8_9 = 0,
        config string CP_LANE2_PMA_REG_RX_PD_MINOR = "ON",
        config string CP_LANE2_PMA_REG_RX_PD_MINOR_EN = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_PD = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_LANE2_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_LANE2_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RESET_N_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_PD_MAIN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_PD_MAIN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_LANE2_PMA_REG_PMA_LPLL_PD = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RATE = "DIV1",
        config string CP_LANE2_PMA_REG_PMA_LPLL_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_RES_TRIM = 55,
        config string CP_LANE2_PMA_REG_PMA_RX_RSTN = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_RX_RSTN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_LPLL_RSTN_OW = "FALSE",
        config int CP_LANE2_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_LANE2_PMA_REG_CDR_READY_THD_7_0 = 174,
        config int CP_LANE2_PMA_REG_CDR_READY_THD_11_8 = 10,
        config string CP_LANE2_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_LANE2_PMA_REG_RX_PIBUF_IC = 1,
        config int CP_LANE2_PMA_REG_RX_DCC_IC_RX = 3,
        config int CP_LANE2_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        config string CP_LANE2_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_LANE2_PMA_REG_PRBS_CHK_WIDTH_SEL = 1,
        config string CP_LANE2_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_LANE2_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_LANE2_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config string CP_LANE2_PMA_REG_TX_RATE = "DIV1",
        config string CP_LANE2_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_LANE2_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_LANE2_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_LANE2_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_LANE2_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_LANE2_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_LANE2_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_LANE2_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_LANE2_PMA_REG_CDR_PROP_GAN_SEL = 5,
        config int CP_LANE2_PMA_REG_CDR_TUBO_PROP_GAIN_SEL = 6,
        config int CP_LANE2_PAM_REG_CDR_INT_GAIN_SEL = 5,
        config int CP_LANE2_PMA_REG_CDR_TUBO_INT_GAIN_SEL = 6,
        config int CP_LANE2_PMA_REG_CDR_INT_SAT_MAX_4_0 = 0,
        config int CP_LANE2_PMA_REG_CDR_INT_SAT_MAX_9_5 = 31,
        config int CP_LANE2_PMA_REG_CDR_INT_SAT_MIN_2_0 = 0,
        config int CP_LANE2_PMA_REG_CDR_INT_SAT_MIN_9_3 = 4,
        config int CP_LANE2_PMA_ANA_RX_REG_O_61_55 = 0,
        config int CP_LANE2_PMA_ANA_RX_REG_O_69_62 = 0,
        config int CP_LANE2_PMA_ANA_RX_REG_O_77_70 = 0,
        config int CP_LANE2_PMA_ANA_RX_REG_O_85_78 = 137,
        config int CP_LANE2_PMA_ANA_RX_REG_O_93_86 = 0,
        config int CP_LANE2_PMA_ANA_RX_REG_O_100_94 = 64,
        config int CP_LANE2_PMA_ANA_RX_REG_O_108_101 = 132,
        config int CP_LANE2_PMA_ANA_RX_REG_O_111_109 = 0,
        config int CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN_4_0 = 3,
        config int CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN_5 = 0,
        config int CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_LANE2_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_LANE2_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_LANE2_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config string CP_LANE2_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_LANE2_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_LANE2_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_LANE2_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_LANE2_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_LANE2_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_LANE2_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_LANE2_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_LANE2_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_LANE2_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_LANE2_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_2_0 = 0,
        config int CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_4_3 = 0,
        config int CP_LANE2_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_LANE2_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_LANE2_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_LANE2_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_LANE2_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_LANE2_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_LANE2_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_LANE2_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_LANE2_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_LANE2_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config int CP_LANE2_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_LANE2_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_LANE2_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_CTLE_REG_INIT_DAC_I_1_0 = 0,
        config int CP_LANE2_PMA_CTLE_REG_INIT_DAC_I_3_2 = 0,
        config string CP_LANE2_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_LANE2_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_LANE2_PMA_CTLE_REG_THRESHOLD_I_1_0 = 0,
        config int CP_LANE2_PMA_CTLE_REG_THRESHOLD_I_9_2 = 0,
        config int CP_LANE2_PMA_CTLE_REG_THRESHOLD_I_11_10 = 0,
        config string CP_LANE2_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_RX_TERM_POWER_DIVIDING_SELECTION = 1,
        config int CP_LANE2_PMA_REG_ALG_RX_TERM_VCM_SELECTION = 3,
        config int CP_LANE2_PMA_REG_ALG_RX_TERM_TEST_SELECTION_7_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_RX_TERM_TEST_SELECTION_9_8 = 0,
        config string CP_LANE2_PMA_REG_ALG_LOW_SPEED_MODE_ENABLE = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_REGISTER = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_SELECTION = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_DFE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_DFE_POWER_DOWN_SELECTION_1 = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_CTLE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_CTLE_POWER_DOWN_SELECTION_1 = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_DFE_TEST_SEL_6_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_DFE_TEST_SEL_14_7 = 0,
        config int CP_LANE2_PMA_REG_ALG_DFE_TEST_SEL_22_15 = 0,
        config int CP_LANE2_PMA_REG_ALG_DFE_TEST_SEL_23 = 0,
        config int CP_LANE2_PMA_REG_ALG_CTLE_TEST_SEL = 0,
        config string CP_LANE2_PMA_REG_ALG_ANA_RX_SLIP_SEL_O = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_T1_BUFF_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_CDRX_BUFF_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_VP_T1_SW_PLORITY = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_VP_PLORITY = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_GAIN_CTRL_SUMMER = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_RX_DC_OFFSET_T1_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_DC_OFFSET_VP_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_DC_OFFSET_CDRX_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_DC_OFFSET_CDRY_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_RX_DC_OFFSET_EYE_EN = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_SLICER_DC_OFFSET_OVERWITE = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_SLICER_DC_OFFSET_REG = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_SHUT_OFF_THE_EQUALIZER_OF_EACH_STAGE = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_CDR_XWEIGHT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_CDR_YWEIGHT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_CTLE_FLIPDIR_I = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_CTLE_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_CTLE_INITDAC_5_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_CTLE_INITDAC_6 = 0,
        config string CP_LANE2_PMA_REG_ALG_CTLE_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_CTLE_SHIFT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_CTLE_TOPNUM_2_0 = 4,
        config int CP_LANE2_PMA_REG_ALG_CTLE_TOPNUM_4_3 = 2,
        config string CP_LANE2_PMA_REG_ALG_CTLEOFS_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_CTLEOFS_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_CTLEOFS_INITDAC_3_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_CTLEOFS_INITDAC_6_4 = 4,
        config string CP_LANE2_PMA_REG_ALG_CTLEOFS_OVERWREN = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_CTLEOFS_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_DFE_CTLE_PWD = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H1_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H1_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H1_INITDAC_5_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H1_INITDAC_6 = 0,
        config string CP_LANE2_PMA_REG_ALG_H1_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H1_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_H2_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H2_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H2_INITDAC_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H2_INITDAC_5_1 = 0,
        config string CP_LANE2_PMA_REG_ALG_H2_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H2_SHIFT_I_1_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H2_SHIFT_I_2 = 1,
        config string CP_LANE2_PMA_REG_ALG_H3_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H3_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H3_INITDAC_4_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H3_INITDAC_5 = 1,
        config string CP_LANE2_PMA_REG_ALG_H3_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H3_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_H4_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H4_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H4_INITDAC_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H4_INITDAC_4_1 = 8,
        config string CP_LANE2_PMA_REG_ALG_H4_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H4_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_H5_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H5_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H5_INITDAC = 16,
        config string CP_LANE2_PMA_REG_ALG_H5_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H5_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_H6_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_H6_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H6_INITDAC_2_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_H6_INITDAC_4_3 = 2,
        config string CP_LANE2_PMA_REG_ALG_H6_OVERWREN_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_H6_SHIFT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_HCTLE_OFS_1_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_HCTLE_OFS_3_2 = 2,
        config int CP_LANE2_PMA_REG_ALG_HCTLE_OVERWRDAC_5_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_HCTLE_OVERWRDAC_6 = 1,
        config string CP_LANE2_PMA_REG_ALG_HCTLE_OVERWREN = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_LPMH_INITDAC_I = 0,
        config string CP_LANE2_PMA_REG_ALG_LPMH_PWD_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_LPMH_REG_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_LPMH_REG_SHIFT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_LPML_INITDAC_I = 0,
        config string CP_LANE2_PMA_REG_ALG_LPML_PWD_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_LPML_REG_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_LPML_REG_PRESELECT_I = 7,
        config int CP_LANE2_PMA_REG_ALG_LPML_REG_SHIFT_I = 4,
        config string CP_LANE2_PMA_REG_ALG_NEXTBIT_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_SOFS_COUNTMAX_I_6_0 = 127,
        config int CP_LANE2_PMA_REG_ALG_SOFS_COUNTMAX_I_14_7 = 255,
        config int CP_LANE2_PMA_REG_ALG_SOFS_COUNTMAX_I_19_15 = 31,
        config int CP_LANE2_PMA_REG_ALG_SOFS_DACWIN_I = 1,
        config string CP_LANE2_PMA_REG_ALG_SOFS_FLIP_DIR_I = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_SOFS_FORCE_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_SOFS_FORCEDAC_I_5_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_SOFS_FORCEDAC_I_6 = 1,
        config int CP_LANE2_PMA_REG_ALG_SOFS_FORCENUM_I = 0,
        config int CP_LANE2_PMA_REG_ALG_SOFS_INITDAC_2_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_SOFS_INITDAC_6_3 = 8,
        config int CP_LANE2_PMA_REG_ALG_SOFS_SHIFT_I = 1,
        config string CP_LANE2_PMA_REG_ALG_SOFS_SKIP_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_7_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_11_8 = 4,
        config string CP_LANE2_PMA_REG_ALG_ST_FLIPDIR_I = "TRUE",
        config string CP_LANE2_PMA_REG_ALG_ST_FORCEN = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_ST_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_ST_INITDAC_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_ST_INITDAC_4_1 = 8,
        config string CP_LANE2_PMA_REG_ALG_ST_RECALEN = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_ST_SHIFT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_ST_STARTCNT_7_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_ST_STARTCNT_15_8 = 128,
        config int CP_LANE2_PMA_REG_ALG_ST_STARTCNT_19_16 = 0,
        config int CP_LANE2_PMA_REG_ALG_ST_TAPCNT_3_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_ST_TAPCNT_11_4 = 0,
        config int CP_LANE2_PMA_REG_ALG_ST_TAPCNT_17_12 = 2,
        config int CP_LANE2_PMA_REG_ALG_ST_TOPTAP_1_0 = 3,
        config int CP_LANE2_PMA_REG_ALG_ST_TOPTAP_3_2 = 3,
        config int CP_LANE2_PMA_REG_ALG_SWCLK_DIV = 0,
        config int CP_LANE2_PMA_REG_ALG_TAPA_DAC_3_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_TAPA_DAC_4 = 1,
        config int CP_LANE2_PMA_REG_ALG_TAPA_NUM = 7,
        config int CP_LANE2_PMA_REG_ALG_TAPB_DAC_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_TAPB_DAC_4_1 = 8,
        config int CP_LANE2_PMA_REG_ALG_TAPB_NUM_3_0 = 8,
        config int CP_LANE2_PMA_REG_ALG_TAPB_NUM_5_4 = 0,
        config int CP_LANE2_PMA_REG_ALG_TAPC_DAC = 16,
        config int CP_LANE2_PMA_REG_ALG_TAPC_NUM_0 = 1,
        config int CP_LANE2_PMA_REG_ALG_TAPC_NUM_5_1 = 4,
        config int CP_LANE2_PMA_REG_ALG_TAPD_DAC_2_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_TAPD_DAC_4_3 = 2,
        config int CP_LANE2_PMA_REG_ALG_TAPD_NUM = 10,
        config string CP_LANE2_PMA_REG_ALG_VP_FLIPDIR_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_VP_GRN_SHIFT_I = 5,
        config string CP_LANE2_PMA_REG_ALG_VP_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_VP_IDEAL_2_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_VP_IDEAL_6_3 = 10,
        config int CP_LANE2_PMA_REG_ALG_VP_INITDAC_I_3_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_VP_INITDAC_I_6_4 = 0,
        config string CP_LANE2_PMA_REG_ALG_VP_OVERWREN = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_VP_RED_SHIFT_I = 5,
        config int CP_LANE2_PMA_REG_ALG_VPOFS_SEL_0 = 0,
        config int CP_LANE2_PMA_REG_ALG_VPOFS_SEL_2_1 = 1,
        config int CP_LANE2_PMA_REG_ALG_H1_UPBOUND_5_0 = 55,
        config int CP_LANE2_PMA_REG_ALG_H1_UPBOUND_6 = 1,
        config string CP_LANE2_PMA_REG_ALG_CTLEOFS_PWDN = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_LPMH_OVEREN_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_LPML_OVEREN_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_AGC_FLIPDIR_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_AGC_HOLD_I = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_AGC_INITDAC = 10,
        config int CP_LANE2_PMA_REG_ALG_AGC_LOWBOUND_1_0 = 3,
        config int CP_LANE2_PMA_REG_ALG_AGC_LOWBOUND_3_2 = 0,
        config string CP_LANE2_PMA_REG_ALG_AGC_OVERWREN_I = "FALSE",
        config string CP_LANE2_PMA_REG_ALG_AGC_PWD = "FALSE",
        config int CP_LANE2_PMA_REG_ALG_AGC_SHIFT_I = 4,
        config int CP_LANE2_PMA_REG_ALG_AGC_UPBOUND_0 = 1,
        config int CP_LANE2_PMA_REG_ALG_AGC_UPBOUND_3_1 = 7,
        config int CP_LANE2_PMA_REG_ALG_AGC_WAITSEL = 11,
        config string CP_LANE2_PMA_REG_RX_SLIP_EN_OW = "TRUE",
        config string CP_LANE2_PMA_REG_RX_SLIP_EN_VAL = "FALSE",
        config string CP_LANE2_PMA_REG_PI_CTRL_SEL_RX = "FALSE",
        config int CP_LANE2_PMA_REG_PI_CTRL_RX_4_0 = 0,
        config int CP_LANE2_PMA_REG_PI_CTRL_RX_7_5 = 0,
        config string CP_LANE2_PMA_REG_RX_RSTN_CDR_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_CLKPATH_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_DFE_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_LPM_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLIDING_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_EYE_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_CTLE_DCCAL_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLICER_DCCAL_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLIP_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T1_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_CDRX_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T1_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T2_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T3_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T4_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T5_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T6_DFE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SLIDING_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_EYE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_EYE_TAP_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SLICER_DCCAL_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_CTLE_DCCAL_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_CDR = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_CLKPATH = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_DFE = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_LPM = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLIDING = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_EYE = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_CTLE_DCCAL = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLICER_DCCAL = "FALSE",
        config string CP_LANE2_PMA_REG_RX_RSTN_SLIP = "FALSE",
        config string CP_LANE2_PMA_REG_RX_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T1_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_CDRX_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T1_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T2_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T3_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T4_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T5_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_T6_DFE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_SLIDING_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_EYE_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_EYE_TAP_2_0 = 0,
        config int CP_LANE2_PMA_REG_RX_EYE_TAP_7_3 = 0,
        config string CP_LANE2_PMA_REG_RX_SLICER_DCCAL_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_CTLE_DCCAL_EN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_LANE2_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_LANE2_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_LANE2_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_LANE2_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_CDR_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_CLKPATH_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_DFE_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_LPM_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_SLIDING_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_EYE_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_CTLE_DCCAL_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_SLICER_DCCAL_RSTN = "FALSE",
        config string CP_LANE2_PMA_CFG_RX_SLIP_RSTN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PD_MINOR = "ON",
        config string CP_LANE2_PMA_REG_TX_PD_MINOR_OW = "TRUE",
        config string CP_LANE2_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_LANE2_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_LANE2_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_LANE2_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_LANE2_PMA_REG_TX_RES_CAL = 50,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_20 = 0,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_26_21 = 0,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_34_27 = 0,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_39_25 = 0,
        config int CP_LANE2_PMA_REG_TX_PD_MAIN = 0,
        config int CP_LANE2_PMA_REG_TX_PD_MAIN_OW = 0,
        config int CP_LANE2_PMA_REG_TX_BUSWIDTH_EN = 0,
        config string CP_LANE2_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SYNC = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PD_POST = "OFF",
        config string CP_LANE2_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_LANE2_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_LANE2_PMA_REG_PMA_TX_RESET_N = "FALSE",
        config string CP_LANE2_PMA_REG_PMA_TX_RESET_N_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_LANE2_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_LANE2_PMA_REG_PLL_READY = "TRUE",
        config int CP_LANE2_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config int CP_LANE2_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_LANE2_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_LANE2_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_LANE2_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_LANE2_PMA_REG_TX_MARGIN = 0,
        config string CP_LANE2_PMA_REG_TX_MARGIN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SWING = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config string CP_LANE2_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_LANE2_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = 0,
        config string CP_LANE2_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_LANE2_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_LANE2_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_LANE2_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config int CP_LANE2_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_LANE2_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_LANE2_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_LANE2_PMA_REG_TX_ERR_INSERT = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SATA_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_LANE2_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_LANE2_PMA_REG_TX_DEEMP = 0,
        config string CP_LANE2_PMA_REG_TX_DEEMP_O = "FALSE",
        config int CP_LANE2_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_LANE2_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_LANE2_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_LANE2_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE2_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_LANE2_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_LANE2_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_LANE2_PMA_REG_RX_TERM_MODE_CTRL = 5,
        config string CP_LANE2_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config int CP_LANE2_PMA_REG_TX_PH_SEL_0 = 1,
        config int CP_LANE2_PMA_REG_TX_PH_SEL_6_1 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_PRE = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_LANE2_PMA_REG_CFG_POST = 0,
        config string CP_LANE2_PMA_REG_PD_MAIN = "TRUE",
        config string CP_LANE2_PMA_REG_PD_PRE = "TRUE",
        config string CP_LANE2_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_LANE2_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_LANE2_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_LANE2_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_LANE2_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_LANE2_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_LANE2_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_LANE2_PMA_REG_ATB_SEL_2_0 = 0,
        config int CP_LANE2_PMA_REG_ATB_SEL_9_3 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_7_0 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_15_8 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_23_16 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG_31_24 = 0,
        config string CP_LANE2_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_LANE2_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_LANE2_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_LANE2_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_LANE2_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_LANE2_PMA_REG_TX_PI_CUR_BUF = "525uA",
        config int CP_LANE2_PMA_REG_TX_ATB_4_0 = 0,
        config int CP_LANE2_PMA_REG_TX_ATB_9_5 = 0,
        config string CP_LANE2_PMA_REG_TX_MOD_STAND_BY_EN = "FALSE",
        config string CP_LANE2_PMA_REG_STATE_STAND_BY_SEL = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PISO_PD = "FALSE",
        config string CP_LANE2_PMA_REG_TX_PISO_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CLK_PD = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CLK_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_DRIVER_PD = "FALSE",
        config string CP_LANE2_PMA_REG_TX_DRIVER_PD_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SYNC_NEW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_SYNC_NEW_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CHANGE_ON = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CHANGE_ON_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CHANGE_ON_EN = "TRUE",
        config string CP_LANE2_PMA_REG_TX_CHANGE_ON_SEL = "FALSE",
        config string CP_LANE2_PMA_REG_TX_CHANGE_ON_CTRL = "FALSE",
        config int CP_LANE2_PMA_REG_TX_PIDC_CURRENT_EN = 0,
        config int CP_LANE2_PMA_REG_TX_FREERUN_RATE_0 = 0,
        config int CP_LANE2_PMA_REG_TX_FREERUN_RATE_1 = 0,
        config string CP_LANE2_PMA_REG_TX_FREERUN_RATE_OW = "FALSE",
        config string CP_LANE2_PMA_REG_TX_VBIAS_REG_SEL = "FALSE",
        config int CP_LANE2_PMA_REG_TX_VBIAS_DIVIDER_SEL = 0,
        config string CP_LANE2_PMA_REG_TX_RST_SYNC_CLK_SEL = "TRUE",
        config int CP_LANE2_PMA_REG_TX_PI_CTRL_SEL = 0,
        config int CP_LANE2_PMA_REG_TX_PI_CTRL = 0,
        config string CP_LANE2_PMA_LANE_POWERUP = "FALSE",
        config string CP_LANE2_PMA_POR_N = "FALSE",
        config string CP_LANE2_PMA_TX_LANE_POWERUP = "FALSE",
        config string CP_LANE2_PMA_TX_PMA_RSTN = "FALSE",
        config string CP_LANE2_PMA_LPLL_POWERUP = "FALSE",
        config string CP_LANE2_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE2_PMA_LPLL_LOCKDET_RSTN = "FALSE",
        config int CP_LANE2_PMA_REG_LPLL_PFDDELAY_SEL = 1,
        config string CP_LANE2_PMA_REG_LPLL_PFDDELAY_EN = "TRUE",
        config int CP_LANE2_PMA_REG_LPLL_VCTRL_SET = 0,
        config string CP_LANE2_PMA_LPLL_CHARGE_PUMP_CTRL = "type",
        config int CP_LANE2_PMA_LPLL_REFDIV = 1,
        config int CP_LANE2_PMA_LPLL_FBDIV = 36,
        config int CP_LANE2_PMA_LPLL_LPF_RES = 1,
        config int CP_LANE2_PMA_LPLL_TEST_SEL = 0,
        config string CP_LANE2_PMA_LPLL_TEST_SIG_HALF_EN = "TRUE",
        config string CP_LANE2_PMA_LPLL_TEST_V_EN = "FALSE",
        config string CP_LANE2_PMA_REG_BUF_BIAS_SEL = "46.875u",
        config string CP_LANE2_PMA_REG_TXCLK_SEL = "LPLL",
        config string CP_LANE2_PMA_REG_RXCLK_SEL = "LPLL",
        config int CP_LANE2_PMA_REG_TEST_BUF = 0,
        config string CP_LANE2_PMA_REG_RX_DEF_SEL0 = "25uA",
        config string CP_LANE2_PMA_REG_RX_DEF_SEL1 = "25uA",
        config string CP_LANE2_PMA_REG_RX_TERM_SEL = "25uA",
        config string CP_LANE2_PMA_REG_TX_DIV_SEL = "25uA",
        config string CP_LANE2_PMA_REG_PMA_CHLBUF_SEL = "25uA",
        config string CP_LANE2_PMA_REG_LPLL_AMP_SEL = "25uA",
        config string CP_LANE2_PMA_REG_LPLL_VCO_SEL = "25uA",
        config string CP_LANE2_PMA_REG_LPLL_CHARGE_PUMP_SEL = "25uA",
        config string CP_LANE2_PMA_REG_RX_EM_PI_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_EM_PI_BUF = "50uA",
        config string CP_LANE2_PMA_REG_RX_POI_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_POI_BUF_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_PT1_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_PT1_BUF_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_EQ0_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_EQ1_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_PGA_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_LSPD_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_JTAG_VTH_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_SIGDE_TTH_SEL = "50uA",
        config string CP_LANE2_PMA_REG_RX_SIGDET_SEL = "50uA",
        config string CP_LANE2_PMA_REG_TX_DET_SEL = "50uA",
        config string CP_LANE2_PMA_REG_TX_PI_SEL = "50uA",
        config string CP_LANE2_PMA_REG_TX_PI_BUF_SEL = "50uA",
        config string CP_LANE2_PMA_REG_CHL_BIAS_SEL = "50uA",
        config int CP_LANE2_PMA_REG_CHL_TEST = 0,
        config string CP_LANE3_PCS_DYN_DLY_SEL_RX = "FALSE",
        config string CP_LANE3_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_LANE3_PCS_PCS_RCLK_SEL = "RCLK",
        config string CP_LANE3_PCS_GEAR_RCLK_SEL = "RCLK",
        config string CP_LANE3_PCS_RCLK2FABRIC_SEL = "HARD_1",
        config string CP_LANE3_PCS_SCAN_INTERVAL_RX = "4_CLOCKS",
        config string CP_LANE3_PCS_BRIDGE_RCLK_SEL = "RCLK",
        config string CP_LANE3_PCS_RCLK_POLINV = "RCLK",
        config string CP_LANE3_PCS_TO_FABRIC_CLK_SEL = "PMA_RCLK",
        config string CP_LANE3_PCS_CLK2ALIGNER_SEL = "TO_FABRIC_CLK",
        config string CP_LANE3_PCS_TO_FABRIC_CLK_DIV_EN = "FALSE",
        config string CP_LANE3_PCS_AUTO_NEAR_LOOP_EN = "FALSE",
        config string CP_LANE3_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_LANE3_PCS_BRIDGE_PCS_RCLK_EN_SEL = "HARD_1",
        config string CP_LANE3_PCS_BRIDGE_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE3_PCS_GEAR_RCLK_EN_SEL = "HARD_0",
        config string CP_LANE3_PCS_NEGEDGE_EN_RX = "FALSE",
        config string CP_LANE3_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_LANE3_PCS_BRIDGE_PCS_RSTN = "FALSE",
        config string CP_LANE3_PCS_TO_FABRIC_RST_EN = "FALSE",
        config string CP_LANE3_PCS_BYPASS_GEAR_RRSTN = "FALSE",
        config string CP_LANE3_PCS_BYPASS_BRIDGE_RRSTN = "FALSE",
        config string CP_LANE3_PCS_ALIGNER_EN_RX = "FALSE",
        config string CP_LANE3_PCS_RX_SLAVE = "MASTER",
        config int CP_LANE3_PCS_RX_CA = 0,
        config int CP_LANE3_PCS_SUM_THRESHOLD_RX = 0,
        config int CP_LANE3_PCS_AVG_CYCLES_RX = 0,
        config string CP_LANE3_PCS_REG_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_LANE3_PCS_REG_PMA_RX2TX_PLOOP_FIFOEN = "FALSE",
        config int CP_LANE3_PCS_STEP_SIZE_RX = 0,
        config int CP_LANE3_PCS_REV_CNT_LIMIT_RX = 0,
        config int CP_LANE3_PCS_FILTER_CNT_SIZE_RX = 0,
        config int CP_LANE3_PCS_DLY_ADJUST_SIZE_RX_3_0 = 0,
        config int CP_LANE3_PCS_DLY_REC_SIZE_RX = 0,
        config int CP_LANE3_PCS_ALIGN_THRD_RX = 0,
        config int CP_LANE3_PCS_DLY_ADJUST_SIZE_RX_4 = 0,
        config string CP_LANE3_PCS_CFG_DEC_TYPE_EN = "FALSE",
        config string CP_LANE3_PCS_RXBRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE3_PCS_GE_AUTO_EN = "FALSE",
        config string CP_LANE3_PCS_RXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_RXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_IFG_EN = "FALSE",
        config string CP_LANE3_PCS_FLP_FULL_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_FLP_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_LANE3_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config string CP_LANE3_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config int CP_LANE3_PCS_WA_SOS_DET_TOL = 0,
        config int CP_LANE3_PCS_WA_SE_DET_TOL = 0,
        config string CP_LANE3_PCS_RX_SAMPLE_UNION = "FALSE",
        config string CP_LANE3_PCS_NEAR_LOOP = "FALSE",
        config string CP_LANE3_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_LANE3_PCS_BYPASS_DENC = "FALSE",
        config string CP_LANE3_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_LANE3_PCS_RX_CODE_MODE = "DUAL_8B10B",
        config string CP_LANE3_PCS_RX_BYPASS_GEAR = "FALSE",
        config string CP_LANE3_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_LANE3_PCS_RX_DATA_MODE = "8BIT",
        config string CP_LANE3_PCS_CA_DYN_CLY_EN_RX = "FALSE",
        config string CP_LANE3_PCS_CFG_APATTERN_STATUS_DELAY = "DELAY_ONE_CYCLE",
        config string CP_LANE3_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_LANE3_PCS_RX_POLARITY = "1GB",
        config string CP_LANE3_PCS_COMMA_DET_MODE = "PATTERN_DETECT",
        config int CP_LANE3_PCS_RAPID_VMIN_1 = 0,
        config int CP_LANE3_PCS_RAPID_VMIN_2 = 0,
        config string CP_LANE3_PCS_RXBU_WIDER_EN = "40/20BIT",
        config int CP_LANE3_PCS_RAPID_IMAX = 0,
        config string CP_LANE3_PCS_RX_SPLIT = "SPLIT_22BIT_1BIT",
        config int CP_LANE3_PCS_RXBRG_END_PACKET_9_8 = 0,
        config int CP_LANE3_PCS_RXBRG_END_PACKET_7_0 = 0,
        config int CP_LANE3_PCS_CTC_MAX_DEL = 0,
        config int CP_LANE3_PCS_COMMA_REG0_9_8 = 0,
        config int CP_LANE3_PCS_COMMA_REG1_9_8 = 0,
        config int CP_LANE3_PCS_COMMA_MASK_9_8 = 0,
        config int CP_LANE3_PCS_COMMA_REG0_7_0 = 0,
        config int CP_LANE3_PCS_COMMA_REG1_7_0 = 0,
        config int CP_LANE3_PCS_COMMA_MASK_7_0 = 0,
        config int CP_LANE3_PCS_FLP_WRADDR_START = 5,
        config int CP_LANE3_PCS_FLP_RDADDR_START = 1,
        config string CP_LANE3_PCS_CFG_RX_BRIDGE_CLK_POLINV = "FALSE",
        config string CP_LANE3_PCS_CTC_MODE_RD_SEL = "NOMINAL_EMPTY",
        config int CP_LANE3_PCS_CTC_AFULL = 0,
        config string CP_LANE3_PCS_FAST_LOCK_GEAR_EN = "FALSE",
        config string CP_LANE3_PCS_CTC_MODE_WR_SEL = "NOMINAL_EMPTY",
        config int CP_LANE3_PCS_CTC_AEMPTY = 0,
        config string CP_LANE3_PCS_CTC_MODE = "ONG_BYTE",
        config string CP_LANE3_PCS_RXBRIDGE_MODE = "BYPASS",
        config int CP_LANE3_PCS_CTC_ADD_MUX = 0,
        config string CP_LANE3_PCS_CFG_PHDET_EN_RX = "FALSE",
        config int CP_LANE3_PCA_WA_SDS_DET_TOL = 0,
        config string CP_LANE3_PCS_CEB_MODE = "10GB",
        config string CP_LANE3_PCS_APATTERN_MODE = "ONE_BYTE",
        config string CP_LANE3_PCS_A_REG0_8 = "FALSE",
        config int CP_LANE3_PCS_RXBRG_WADDR_START = 0,
        config string CP_LANE3_PCS_A_REG1_8 = "FALSE",
        config int CP_LANE3_PCS_RXBRG_RADDR_START = 0,
        config int CP_LANE3_PCS_A_REG0_7_0 = 0,
        config int CP_LANE3_PCS_A_REG1_7_0 = 0,
        config int CP_LANE3_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_LANE3_PCS_CEB_DETECT_TIME = 0,
        config int CP_LANE3_PCS_WL_FIFO_RD = 0,
        config int CP_LANE3_PCS_SKIP_REG0_9_8 = 0,
        config int CP_LANE3_PCS_SKIP_REG0_7_0 = 0,
        config int CP_LANE3_PCS_CFG_CONTI_SKP_SET = 0,
        config string CP_LANE3_PCS_CFG_RX_BASE_ADV_MODE = "BASE MODE",
        config int CP_LANE3_PCS_SKIP_REG1_9_8 = 0,
        config int CP_LANE3_PCS_SKIP_REG2_9_8 = 0,
        config int CP_LANE3_PCS_SKIP_REG3_9_8 = 0,
        config int CP_LANE3_PCS_SKIP_REG1_7_0 = 0,
        config int CP_LANE3_PCS_SKIP_REG2_7_0 = 0,
        config int CP_LANE3_PCS_SKIP_REG3_7_0 = 0,
        config int CP_LANE3_PCS_CFG_PRBS_ERR_O_SEL = 0,
        config int CP_LANE3_PCS_CFG_PD_DELAY_RX = 0,
        config int CP_LANE3_PCS_WR_START_GAP = 0,
        config int CP_LANE3_PCS_MIN_IFG = 0,
        config string CP_LANE3_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_LANE3_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_LANE3_PCS_EM_CTRL_SEL = "SIGNAL_CTRL",
        config string CP_LANE3_PCS_EM_MODE_CTRL = "HOLD",
        config string CP_LANE3_PCS_EM_RD_CONDITION = "TRIGGER",
        config int CP_LANE3_PCS_EM_SP_PATTERN_7_0 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_15_8 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_23_16 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_31_24 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_39_32 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_47_40 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_55_48 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_63_56 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_71_64 = 0,
        config int CP_LANE3_PCS_EM_SP_PATTERN_79_72 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_7_0 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_15_8 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_23_16 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_31_24 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_39_32 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_47_40 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_55_48 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_63_56 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_71_64 = 0,
        config int CP_LANE3_PCS_EM_PMA_MASK_79_72 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_7_0 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_15_8 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_23_16 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_31_24 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_39_32 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_47_40 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_55_48 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_63_56 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_71_64 = 0,
        config int CP_LANE3_PCS_EM_EYED_MASK_79_72 = 0,
        config int CP_LANE3_PCS_EM_PRESCALE = 0,
        config string CP_LANE3_PCS_CFG_TEST_STATUS_SEL = "SEL PMA_TEST_STATUS_INT",
        config int CP_LANE3_PCS_CFG_DIFF_CNT_BND_RX = 0,
        config string CP_LANE3_PCS_CFG_FLT_SEL_RX = "FALSE",
        config int CP_LANE3_PCS_FILTER_BND_RX = 0,
        config string CP_LANE3_PCS_TCLK2FABRIC_DIV_RST_M = "FALSE",
        config string CP_LANE3_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_LANE3_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_LANE3_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE3_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE3_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_LANE3_PCS_TCLK2ALIGNER_SEL = "PMA_TCLK",
        config string CP_LANE3_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_LANE3_PCS_TX_PCS_CLK_EN_SEL = "HARDWIRED1",
        config string CP_LANE3_PCS_TX_GEAR_CLK_EN_SEL = "HARDWIRED0",
        config string CP_LANE3_PCS_TCLK2FABRIC_DIV_EN = "FALSE",
        config string CP_LANE3_PCS_TCLK2FABRIC_SEL = "CLK2ALIGNER_N_DIV2",
        config int CP_LANE3_DLY_ADJUST_SIZE_TX = 0,
        config string CP_LANE3_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_LANE3_PCS_TX_CA_RSTN = "FALSE",
        config string CP_LANE3_PCS_TX_SLAVE = "MASTER",
        config int CP_LANE3_PCS_TX_CA = 0,
        config int CP_LANE3_PCS_CFG_PI_CLK_SEL = 0,
        config string CP_LANE3_PCS_CFG_PI_CLK_EN_SEL = "CLK_EN_ROLL",
        config int CP_LANE3_PCS_CFG_PI_STEP_SIZE_TX = 0,
        config int CP_LANE3_PCS_CFG_SUM_THRESHOLD_TX = 0,
        config int CP_LANE3_PCS_CFG_AVG_CYCLES_TX = 0,
        config string CP_LANE3_PCS_CFG_NEGEDGE_EN_TX = "FALSE",
        config int CP_LANE3_PCS_CFG_ALIGN_THRD_TX = 0,
        config int CP_LANE3_PCS_CFG_SCAN_INTERVAL_TX = 0,
        config int CP_LANE3_PCS_CFG_STEP_SIZE_TX = 0,
        config int CP_LANE3_PCS_CFG_REV_CNT_LIMIT_TX = 0,
        config int CP_LANE3_PCS_CFG_FILTER_CNT_SIZE_TX = 0,
        config int CP_LANE3_PCS_CFG_PI_DEFAULT_TX = 0,
        config string CP_LANE3_PCS_CFG_PHDET_EN_TX = "FALSE",
        config string CP_LANE3_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_LANE3_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_LANE3_PCS_CFG_DYN_DLY_SEL_TX = "FALSE",
        config int CP_LANE3_PCS_CFG_DLY_REC_SIZE_TX = 0,
        config string CP_LANE3_PCS_TX_DATA_WIDTH_MODE = "8BIT",
        config string CP_LANE3_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_LANE3_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE3_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_LANE3_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_LANE3_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_LANE3_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE3_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE3_PCS_TXBRG_FULL_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_TXBRG_EMPTY_CHK_EN = "FALSE",
        config string CP_LANE3_PCS_TX_ENCODER_MODE = "DUAL_8B10B",
        config string CP_LANE3_PCS_TX_PRBS_MODE = "FALSE",
        config string CP_LANE3_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_LANE3_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_LANE3_PCS_TX_BASE_ADV_MODE = "BASE",
        config string CP_LANE3_PCS_TX_GEAR_SPLIT = "NO SPILT",
        config string CP_LANE3_PCS_RX_BRIDGE_CLK_POLINV = "N_CLK_INVERT",
        config string CP_LANE3_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_LANE3_PCS_TX_INSERT_ER = "FALSE",
        config string CP_LANE3_PCS_ENABLE_PRBS_GEN = "FALSE",
        config string CP_LANE3_PCS_FAR_LOOP = "FALSE",
        config string CP_LANE3_PCS_CFG_ENC_TYPE_EN = "FALSE",
        config int CP_LANE3_PCS_TXBRG_WADDR_START = 0,
        config int CP_LANE3_PCS_TXBRG_RADDR_START = 0,
        config string CP_LANE3_PCS_CFG_TX_PIC_EN = "DISABLE",
        config string CP_LANE3_PCS_CFG_PIC_DIRECT_INV = "FALSE",
        config string CP_LANE3_PCS_CFG_PI_MOD_CLK_EN = "FALSE",
        config string CP_LANE3_PCS_CFG_TX_MODULATOR_OW_EN = "FALSE",
        config string CP_LANE3_PCS_CFG_TX_PI_SSC_MODE_EN = "FALSE",
        config string CP_LANE3_PCS_CFG_TX_PI_OFFSET_MODE_EN = "FALSE",
        config int CP_LANE3_PCS_CFG_TX_PI_SSC_MODE_SEL = 0,
        config string CP_LANE3_PCS_CFG_TXDEEMPH_EN = "FALSE",
        config string CP_LANE3_PCS_PI_STROBE_SEL = "FALSE",
        config string CP_LANE3_PCS_CFG_TX_PIC_GREY_SEL = "FALSE",
        config string CP_LANE3_PCS_CFG_PIC_RENEW_INV = "NORMAL",
        config int CP_LANE3_PCS_CFG_NUM_PIC = 0,
        config string CP_LANE3_PCS_CFG_TXPIC_OW_EN = "FALSE",
        config int CP_LANE3_PCS_CFG_TXPPM_OW_VALUE_0_7 = 0,
        config int CP_LANE3_PCS_INT_TX_MASK_0 = 0,
        config int CP_LANE3_PCS_INT_TX_MASK_1 = 0,
        config int CP_LANE3_PCS_INT_TX_MASK_2 = 0,
        config string CP_LANE3_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_LANE3_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_LANE3_PCS_INT_TX_CLR_0 = "FALSE",
        config int CP_LANE3_PCS_CFG_PD_DELAY_TX = 0,
        config int CP_LANE3_PCS_CFG_DIFF_CNT_BND_TX = 0,
        config string CP_LANE3_PCS_CFG_PD_CLK_FR_CORE_SEL = "FALSE",
        config string CP_LANE3_PCS_CFG_FLT_SEL_TX = "FALSE",
        config int CP_LANE3_PCS_FILTER_BND_TX = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_PPM_RANGE_7_0 = 0,
        config int CP_LANE3_PCS_CFG_TX_PPM_SCALE2_SEL = 0,
        config int CP_LANE3_PCS_CFG_TX_PPM_SCALE_SEL = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_PPM_RANGE_8_9 = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_MODULATION_STEP_7_0 = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_PPM_OFFSET_7_0 = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_MODULATION_STEP_8 = 0,
        config int CP_LANE3_PCS_CFG_TX_SSC_PPM_OFFSET_8_9 = 0,
        config string CP_LANE3_PMA_REG_RX_PD_MINOR = "ON",
        config string CP_LANE3_PMA_REG_RX_PD_MINOR_EN = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_PD = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_LANE3_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_LANE3_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RESET_N_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_PD_MAIN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_PD_MAIN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_LANE3_PMA_REG_PMA_LPLL_PD = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RATE = "DIV1",
        config string CP_LANE3_PMA_REG_PMA_LPLL_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_RES_TRIM = 55,
        config string CP_LANE3_PMA_REG_PMA_RX_RSTN = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_RX_RSTN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_LPLL_RSTN_OW = "FALSE",
        config int CP_LANE3_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_LANE3_PMA_REG_CDR_READY_THD_7_0 = 174,
        config int CP_LANE3_PMA_REG_CDR_READY_THD_11_8 = 10,
        config string CP_LANE3_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_LANE3_PMA_REG_RX_PIBUF_IC = 1,
        config int CP_LANE3_PMA_REG_RX_DCC_IC_RX = 3,
        config int CP_LANE3_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        config string CP_LANE3_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_LANE3_PMA_REG_PRBS_CHK_WIDTH_SEL = 1,
        config string CP_LANE3_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_LANE3_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_LANE3_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config string CP_LANE3_PMA_REG_TX_RATE = "DIV1",
        config string CP_LANE3_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_LANE3_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_LANE3_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_LANE3_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_LANE3_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_LANE3_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_LANE3_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_LANE3_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_LANE3_PMA_REG_CDR_PROP_GAN_SEL = 5,
        config int CP_LANE3_PMA_REG_CDR_TUBO_PROP_GAIN_SEL = 6,
        config int CP_LANE3_PAM_REG_CDR_INT_GAIN_SEL = 5,
        config int CP_LANE3_PMA_REG_CDR_TUBO_INT_GAIN_SEL = 6,
        config int CP_LANE3_PMA_REG_CDR_INT_SAT_MAX_4_0 = 0,
        config int CP_LANE3_PMA_REG_CDR_INT_SAT_MAX_9_5 = 31,
        config int CP_LANE3_PMA_REG_CDR_INT_SAT_MIN_2_0 = 0,
        config int CP_LANE3_PMA_REG_CDR_INT_SAT_MIN_9_3 = 4,
        config int CP_LANE3_PMA_ANA_RX_REG_O_61_55 = 0,
        config int CP_LANE3_PMA_ANA_RX_REG_O_69_62 = 0,
        config int CP_LANE3_PMA_ANA_RX_REG_O_77_70 = 0,
        config int CP_LANE3_PMA_ANA_RX_REG_O_85_78 = 137,
        config int CP_LANE3_PMA_ANA_RX_REG_O_93_86 = 0,
        config int CP_LANE3_PMA_ANA_RX_REG_O_100_94 = 64,
        config int CP_LANE3_PMA_ANA_RX_REG_O_108_101 = 132,
        config int CP_LANE3_PMA_ANA_RX_REG_O_111_109 = 0,
        config int CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN_4_0 = 3,
        config int CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN_5 = 0,
        config int CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_LANE3_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_LANE3_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_LANE3_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config string CP_LANE3_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_LANE3_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_LANE3_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_LANE3_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_LANE3_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_LANE3_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_LANE3_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_LANE3_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_LANE3_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_LANE3_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_LANE3_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_2_0 = 0,
        config int CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL_4_3 = 0,
        config int CP_LANE3_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_LANE3_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_LANE3_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_LANE3_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_LANE3_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_LANE3_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_LANE3_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_LANE3_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_LANE3_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_LANE3_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config int CP_LANE3_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_LANE3_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_LANE3_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_CTLE_REG_INIT_DAC_I_1_0 = 0,
        config int CP_LANE3_PMA_CTLE_REG_INIT_DAC_I_3_2 = 0,
        config string CP_LANE3_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_LANE3_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_LANE3_PMA_CTLE_REG_THRESHOLD_I_1_0 = 0,
        config int CP_LANE3_PMA_CTLE_REG_THRESHOLD_I_9_2 = 0,
        config int CP_LANE3_PMA_CTLE_REG_THRESHOLD_I_11_10 = 0,
        config string CP_LANE3_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_RX_TERM_POWER_DIVIDING_SELECTION = 1,
        config int CP_LANE3_PMA_REG_ALG_RX_TERM_VCM_SELECTION = 3,
        config int CP_LANE3_PMA_REG_ALG_RX_TERM_TEST_SELECTION_7_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_RX_TERM_TEST_SELECTION_9_8 = 0,
        config string CP_LANE3_PMA_REG_ALG_LOW_SPEED_MODE_ENABLE = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_REGISTER = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_CLOCK_POWER_DOWN_SELECTION = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_DFE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_DFE_POWER_DOWN_SELECTION_1 = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_CTLE_POWER_DOWN_REGISTER_0 = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_CTLE_POWER_DOWN_SELECTION_1 = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_DFE_TEST_SEL_6_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_DFE_TEST_SEL_14_7 = 0,
        config int CP_LANE3_PMA_REG_ALG_DFE_TEST_SEL_22_15 = 0,
        config int CP_LANE3_PMA_REG_ALG_DFE_TEST_SEL_23 = 0,
        config int CP_LANE3_PMA_REG_ALG_CTLE_TEST_SEL = 0,
        config string CP_LANE3_PMA_REG_ALG_ANA_RX_SLIP_SEL_O = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_T1_BUFF_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_CDRX_BUFF_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_VP_T1_SW_PLORITY = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_VP_PLORITY = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_GAIN_CTRL_SUMMER = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_RX_DC_OFFSET_T1_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_DC_OFFSET_VP_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_DC_OFFSET_CDRX_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_DC_OFFSET_CDRY_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_RX_DC_OFFSET_EYE_EN = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_SLICER_DC_OFFSET_OVERWITE = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_SLICER_DC_OFFSET_REG = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_SHUT_OFF_THE_EQUALIZER_OF_EACH_STAGE = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_CDR_XWEIGHT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_CDR_YWEIGHT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_CTLE_FLIPDIR_I = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_CTLE_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_CTLE_INITDAC_5_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_CTLE_INITDAC_6 = 0,
        config string CP_LANE3_PMA_REG_ALG_CTLE_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_CTLE_SHIFT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_CTLE_TOPNUM_2_0 = 4,
        config int CP_LANE3_PMA_REG_ALG_CTLE_TOPNUM_4_3 = 2,
        config string CP_LANE3_PMA_REG_ALG_CTLEOFS_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_CTLEOFS_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_CTLEOFS_INITDAC_3_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_CTLEOFS_INITDAC_6_4 = 4,
        config string CP_LANE3_PMA_REG_ALG_CTLEOFS_OVERWREN = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_CTLEOFS_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_DFE_CTLE_PWD = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H1_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H1_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H1_INITDAC_5_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H1_INITDAC_6 = 0,
        config string CP_LANE3_PMA_REG_ALG_H1_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H1_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_H2_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H2_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H2_INITDAC_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H2_INITDAC_5_1 = 0,
        config string CP_LANE3_PMA_REG_ALG_H2_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H2_SHIFT_I_1_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H2_SHIFT_I_2 = 1,
        config string CP_LANE3_PMA_REG_ALG_H3_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H3_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H3_INITDAC_4_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H3_INITDAC_5 = 1,
        config string CP_LANE3_PMA_REG_ALG_H3_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H3_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_H4_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H4_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H4_INITDAC_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H4_INITDAC_4_1 = 8,
        config string CP_LANE3_PMA_REG_ALG_H4_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H4_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_H5_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H5_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H5_INITDAC = 16,
        config string CP_LANE3_PMA_REG_ALG_H5_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H5_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_H6_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_H6_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H6_INITDAC_2_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_H6_INITDAC_4_3 = 2,
        config string CP_LANE3_PMA_REG_ALG_H6_OVERWREN_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_H6_SHIFT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_HCTLE_OFS_1_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_HCTLE_OFS_3_2 = 2,
        config int CP_LANE3_PMA_REG_ALG_HCTLE_OVERWRDAC_5_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_HCTLE_OVERWRDAC_6 = 1,
        config string CP_LANE3_PMA_REG_ALG_HCTLE_OVERWREN = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_LPMH_INITDAC_I = 0,
        config string CP_LANE3_PMA_REG_ALG_LPMH_PWD_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_LPMH_REG_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_LPMH_REG_SHIFT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_LPML_INITDAC_I = 0,
        config string CP_LANE3_PMA_REG_ALG_LPML_PWD_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_LPML_REG_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_LPML_REG_PRESELECT_I = 7,
        config int CP_LANE3_PMA_REG_ALG_LPML_REG_SHIFT_I = 4,
        config string CP_LANE3_PMA_REG_ALG_NEXTBIT_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_SOFS_COUNTMAX_I_6_0 = 127,
        config int CP_LANE3_PMA_REG_ALG_SOFS_COUNTMAX_I_14_7 = 255,
        config int CP_LANE3_PMA_REG_ALG_SOFS_COUNTMAX_I_19_15 = 31,
        config int CP_LANE3_PMA_REG_ALG_SOFS_DACWIN_I = 1,
        config string CP_LANE3_PMA_REG_ALG_SOFS_FLIP_DIR_I = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_SOFS_FORCE_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_SOFS_FORCEDAC_I_5_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_SOFS_FORCEDAC_I_6 = 1,
        config int CP_LANE3_PMA_REG_ALG_SOFS_FORCENUM_I = 0,
        config int CP_LANE3_PMA_REG_ALG_SOFS_INITDAC_2_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_SOFS_INITDAC_6_3 = 8,
        config int CP_LANE3_PMA_REG_ALG_SOFS_SHIFT_I = 1,
        config string CP_LANE3_PMA_REG_ALG_SOFS_SKIP_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_7_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_SOFS_WINCOUNTMAX_I_11_8 = 4,
        config string CP_LANE3_PMA_REG_ALG_ST_FLIPDIR_I = "TRUE",
        config string CP_LANE3_PMA_REG_ALG_ST_FORCEN = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_ST_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_ST_INITDAC_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_ST_INITDAC_4_1 = 8,
        config string CP_LANE3_PMA_REG_ALG_ST_RECALEN = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_ST_SHIFT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_ST_STARTCNT_7_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_ST_STARTCNT_15_8 = 128,
        config int CP_LANE3_PMA_REG_ALG_ST_STARTCNT_19_16 = 0,
        config int CP_LANE3_PMA_REG_ALG_ST_TAPCNT_3_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_ST_TAPCNT_11_4 = 0,
        config int CP_LANE3_PMA_REG_ALG_ST_TAPCNT_17_12 = 2,
        config int CP_LANE3_PMA_REG_ALG_ST_TOPTAP_1_0 = 3,
        config int CP_LANE3_PMA_REG_ALG_ST_TOPTAP_3_2 = 3,
        config int CP_LANE3_PMA_REG_ALG_SWCLK_DIV = 0,
        config int CP_LANE3_PMA_REG_ALG_TAPA_DAC_3_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_TAPA_DAC_4 = 1,
        config int CP_LANE3_PMA_REG_ALG_TAPA_NUM = 7,
        config int CP_LANE3_PMA_REG_ALG_TAPB_DAC_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_TAPB_DAC_4_1 = 8,
        config int CP_LANE3_PMA_REG_ALG_TAPB_NUM_3_0 = 8,
        config int CP_LANE3_PMA_REG_ALG_TAPB_NUM_5_4 = 0,
        config int CP_LANE3_PMA_REG_ALG_TAPC_DAC = 16,
        config int CP_LANE3_PMA_REG_ALG_TAPC_NUM_0 = 1,
        config int CP_LANE3_PMA_REG_ALG_TAPC_NUM_5_1 = 4,
        config int CP_LANE3_PMA_REG_ALG_TAPD_DAC_2_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_TAPD_DAC_4_3 = 2,
        config int CP_LANE3_PMA_REG_ALG_TAPD_NUM = 10,
        config string CP_LANE3_PMA_REG_ALG_VP_FLIPDIR_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_VP_GRN_SHIFT_I = 5,
        config string CP_LANE3_PMA_REG_ALG_VP_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_VP_IDEAL_2_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_VP_IDEAL_6_3 = 10,
        config int CP_LANE3_PMA_REG_ALG_VP_INITDAC_I_3_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_VP_INITDAC_I_6_4 = 0,
        config string CP_LANE3_PMA_REG_ALG_VP_OVERWREN = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_VP_RED_SHIFT_I = 5,
        config int CP_LANE3_PMA_REG_ALG_VPOFS_SEL_0 = 0,
        config int CP_LANE3_PMA_REG_ALG_VPOFS_SEL_2_1 = 1,
        config int CP_LANE3_PMA_REG_ALG_H1_UPBOUND_5_0 = 55,
        config int CP_LANE3_PMA_REG_ALG_H1_UPBOUND_6 = 1,
        config string CP_LANE3_PMA_REG_ALG_CTLEOFS_PWDN = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_LPMH_OVEREN_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_LPML_OVEREN_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_AGC_FLIPDIR_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_AGC_HOLD_I = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_AGC_INITDAC = 10,
        config int CP_LANE3_PMA_REG_ALG_AGC_LOWBOUND_1_0 = 3,
        config int CP_LANE3_PMA_REG_ALG_AGC_LOWBOUND_3_2 = 0,
        config string CP_LANE3_PMA_REG_ALG_AGC_OVERWREN_I = "FALSE",
        config string CP_LANE3_PMA_REG_ALG_AGC_PWD = "FALSE",
        config int CP_LANE3_PMA_REG_ALG_AGC_SHIFT_I = 4,
        config int CP_LANE3_PMA_REG_ALG_AGC_UPBOUND_0 = 1,
        config int CP_LANE3_PMA_REG_ALG_AGC_UPBOUND_3_1 = 7,
        config int CP_LANE3_PMA_REG_ALG_AGC_WAITSEL = 11,
        config string CP_LANE3_PMA_REG_RX_SLIP_EN_OW = "TRUE",
        config string CP_LANE3_PMA_REG_RX_SLIP_EN_VAL = "FALSE",
        config string CP_LANE3_PMA_REG_PI_CTRL_SEL_RX = "FALSE",
        config int CP_LANE3_PMA_REG_PI_CTRL_RX_4_0 = 0,
        config int CP_LANE3_PMA_REG_PI_CTRL_RX_7_5 = 0,
        config string CP_LANE3_PMA_REG_RX_RSTN_CDR_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_CLKPATH_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_DFE_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_LPM_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLIDING_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_EYE_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_CTLE_DCCAL_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLICER_DCCAL_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLIP_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T1_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_CDRX_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T1_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T2_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T3_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T4_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T5_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T6_DFE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SLIDING_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_EYE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_EYE_TAP_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SLICER_DCCAL_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_CTLE_DCCAL_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_CDR = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_CLKPATH = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_DFE = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_LPM = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLIDING = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_EYE = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_CTLE_DCCAL = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLICER_DCCAL = "FALSE",
        config string CP_LANE3_PMA_REG_RX_RSTN_SLIP = "FALSE",
        config string CP_LANE3_PMA_REG_RX_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T1_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_CDRX_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T1_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T2_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T3_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T4_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T5_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_T6_DFE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_SLIDING_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_EYE_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_EYE_TAP_2_0 = 0,
        config int CP_LANE3_PMA_REG_RX_EYE_TAP_7_3 = 0,
        config string CP_LANE3_PMA_REG_RX_SLICER_DCCAL_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_CTLE_DCCAL_EN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_LANE3_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_LANE3_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_LANE3_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_LANE3_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_CDR_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_CLKPATH_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_DFE_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_LPM_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_SLIDING_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_EYE_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_CTLE_DCCAL_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_SLICER_DCCAL_RSTN = "FALSE",
        config string CP_LANE3_PMA_CFG_RX_SLIP_RSTN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PD_MINOR = "ON",
        config string CP_LANE3_PMA_REG_TX_PD_MINOR_OW = "TRUE",
        config string CP_LANE3_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_LANE3_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_LANE3_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_LANE3_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_LANE3_PMA_REG_TX_RES_CAL = 50,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_20 = 0,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_26_21 = 0,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_34_27 = 0,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_39_25 = 0,
        config int CP_LANE3_PMA_REG_TX_PD_MAIN = 0,
        config int CP_LANE3_PMA_REG_TX_PD_MAIN_OW = 0,
        config int CP_LANE3_PMA_REG_TX_BUSWIDTH_EN = 0,
        config string CP_LANE3_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SYNC = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PD_POST = "OFF",
        config string CP_LANE3_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_LANE3_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_LANE3_PMA_REG_PMA_TX_RESET_N = "FALSE",
        config string CP_LANE3_PMA_REG_PMA_TX_RESET_N_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_LANE3_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_LANE3_PMA_REG_PLL_READY = "TRUE",
        config int CP_LANE3_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config int CP_LANE3_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_LANE3_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_LANE3_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_LANE3_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_LANE3_PMA_REG_TX_MARGIN = 0,
        config string CP_LANE3_PMA_REG_TX_MARGIN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SWING = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config string CP_LANE3_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_LANE3_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = 0,
        config string CP_LANE3_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_LANE3_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_LANE3_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_LANE3_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config int CP_LANE3_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_LANE3_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_LANE3_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_LANE3_PMA_REG_TX_ERR_INSERT = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SATA_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_LANE3_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_LANE3_PMA_REG_TX_DEEMP = 0,
        config string CP_LANE3_PMA_REG_TX_DEEMP_O = "FALSE",
        config int CP_LANE3_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_LANE3_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_LANE3_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_LANE3_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE3_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_LANE3_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_LANE3_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_LANE3_PMA_REG_RX_TERM_MODE_CTRL = 5,
        config string CP_LANE3_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config int CP_LANE3_PMA_REG_TX_PH_SEL_0 = 1,
        config int CP_LANE3_PMA_REG_TX_PH_SEL_6_1 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_PRE = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_LANE3_PMA_REG_CFG_POST = 0,
        config string CP_LANE3_PMA_REG_PD_MAIN = "TRUE",
        config string CP_LANE3_PMA_REG_PD_PRE = "TRUE",
        config string CP_LANE3_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_LANE3_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_LANE3_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_LANE3_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_LANE3_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_LANE3_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_LANE3_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_LANE3_PMA_REG_ATB_SEL_2_0 = 0,
        config int CP_LANE3_PMA_REG_ATB_SEL_9_3 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_7_0 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_15_8 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_23_16 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG_31_24 = 0,
        config string CP_LANE3_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_LANE3_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_LANE3_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_LANE3_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_LANE3_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_LANE3_PMA_REG_TX_PI_CUR_BUF = "525uA",
        config int CP_LANE3_PMA_REG_TX_ATB_4_0 = 0,
        config int CP_LANE3_PMA_REG_TX_ATB_9_5 = 0,
        config string CP_LANE3_PMA_REG_TX_MOD_STAND_BY_EN = "FALSE",
        config string CP_LANE3_PMA_REG_STATE_STAND_BY_SEL = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PISO_PD = "FALSE",
        config string CP_LANE3_PMA_REG_TX_PISO_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CLK_PD = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CLK_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_DRIVER_PD = "FALSE",
        config string CP_LANE3_PMA_REG_TX_DRIVER_PD_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SYNC_NEW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_SYNC_NEW_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CHANGE_ON = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CHANGE_ON_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CHANGE_ON_EN = "TRUE",
        config string CP_LANE3_PMA_REG_TX_CHANGE_ON_SEL = "FALSE",
        config string CP_LANE3_PMA_REG_TX_CHANGE_ON_CTRL = "FALSE",
        config int CP_LANE3_PMA_REG_TX_PIDC_CURRENT_EN = 0,
        config int CP_LANE3_PMA_REG_TX_FREERUN_RATE_0 = 0,
        config int CP_LANE3_PMA_REG_TX_FREERUN_RATE_1 = 0,
        config string CP_LANE3_PMA_REG_TX_FREERUN_RATE_OW = "FALSE",
        config string CP_LANE3_PMA_REG_TX_VBIAS_REG_SEL = "FALSE",
        config int CP_LANE3_PMA_REG_TX_VBIAS_DIVIDER_SEL = 0,
        config string CP_LANE3_PMA_REG_TX_RST_SYNC_CLK_SEL = "TRUE",
        config int CP_LANE3_PMA_REG_TX_PI_CTRL_SEL = 0,
        config int CP_LANE3_PMA_REG_TX_PI_CTRL = 0,
        config string CP_LANE3_PMA_LANE_POWERUP = "FALSE",
        config string CP_LANE3_PMA_POR_N = "FALSE",
        config string CP_LANE3_PMA_TX_LANE_POWERUP = "FALSE",
        config string CP_LANE3_PMA_TX_PMA_RSTN = "FALSE",
        config string CP_LANE3_PMA_LPLL_POWERUP = "FALSE",
        config string CP_LANE3_PMA_LPLL_RSTN = "FALSE",
        config string CP_LANE3_PMA_LPLL_LOCKDET_RSTN = "FALSE",
        config int CP_LANE3_PMA_REG_LPLL_PFDDELAY_SEL = 1,
        config string CP_LANE3_PMA_REG_LPLL_PFDDELAY_EN = "TRUE",
        config int CP_LANE3_PMA_REG_LPLL_VCTRL_SET = 0,
        config string CP_LANE3_PMA_LPLL_CHARGE_PUMP_CTRL = "type",
        config int CP_LANE3_PMA_LPLL_REFDIV = 1,
        config int CP_LANE3_PMA_LPLL_FBDIV = 36,
        config int CP_LANE3_PMA_LPLL_LPF_RES = 1,
        config int CP_LANE3_PMA_LPLL_TEST_SEL = 0,
        config string CP_LANE3_PMA_LPLL_TEST_SIG_HALF_EN = "TRUE",
        config string CP_LANE3_PMA_LPLL_TEST_V_EN = "FALSE",
        config string CP_LANE3_PMA_REG_BUF_BIAS_SEL = "46.875u",
        config string CP_LANE3_PMA_REG_TXCLK_SEL = "LPLL",
        config string CP_LANE3_PMA_REG_RXCLK_SEL = "LPLL",
        config int CP_LANE3_PMA_REG_TEST_BUF = 0,
        config string CP_LANE3_PMA_REG_RX_DEF_SEL0 = "25uA",
        config string CP_LANE3_PMA_REG_RX_DEF_SEL1 = "25uA",
        config string CP_LANE3_PMA_REG_RX_TERM_SEL = "25uA",
        config string CP_LANE3_PMA_REG_TX_DIV_SEL = "25uA",
        config string CP_LANE3_PMA_REG_PMA_CHLBUF_SEL = "25uA",
        config string CP_LANE3_PMA_REG_LPLL_AMP_SEL = "25uA",
        config string CP_LANE3_PMA_REG_LPLL_VCO_SEL = "25uA",
        config string CP_LANE3_PMA_REG_LPLL_CHARGE_PUMP_SEL = "25uA",
        config string CP_LANE3_PMA_REG_RX_EM_PI_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_EM_PI_BUF = "50uA",
        config string CP_LANE3_PMA_REG_RX_POI_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_POI_BUF_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_PT1_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_PT1_BUF_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_EQ0_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_EQ1_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_PGA_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_LSPD_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_JTAG_VTH_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_SIGDE_TTH_SEL = "50uA",
        config string CP_LANE3_PMA_REG_RX_SIGDET_SEL = "50uA",
        config string CP_LANE3_PMA_REG_TX_DET_SEL = "50uA",
        config string CP_LANE3_PMA_REG_TX_PI_SEL = "50uA",
        config string CP_LANE3_PMA_REG_TX_PI_BUF_SEL = "50uA",
        config string CP_LANE3_PMA_REG_CHL_BIAS_SEL = "50uA",
        config int CP_LANE3_PMA_REG_CHL_TEST = 0
    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input CFG_ADDR_0[11:0] = 12'b1111_1111_1111,
        input CFG_ADDR_1[11:0] = 12'b1111_1111_1111,
        input CFG_ADDR_2[11:0] = 12'b1111_1111_1111,
        input CFG_ADDR_3[11:0] = 12'b1111_1111_1111,
        input CFG_ADDR_HPLL[11:0] = 12'b1111_1111_1111,
        input CFG_WDATA_0[7:0] = 8'b1111_1111,
        input CFG_WDATA_1[7:0] = 8'b1111_1111,
        input CFG_WDATA_2[7:0] = 8'b1111_1111,
        input CFG_WDATA_3[7:0] = 8'b1111_1111,
        input CFG_WDATA_HPLL[7:0] = 8'b1111_1111,
        input TDATA_0[87:0] = 88'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input TDATA_1[87:0] = 88'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input TDATA_2[87:0] = 88'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input TDATA_3[87:0] = 88'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input PCS_WORD_ALIGN_EN[3:0] = 4'b1111,
        input RX_POLARITY_INVERT[3:0] = 4'b1111,
        input PCS_MCB_EXT_EN[3:0] = 4'b1111,
        input PCS_NEAREND_LOOP[3:0] = 4'b1111,
        input PCS_FAREND_LOOP[3:0] = 4'b1111,
        input PMA_NEAREND_PLOOP[3:0] = 4'b1111,
        input PMA_NEAREND_SLOOP[3:0] = 4'b1111,
        input PMA_FAREND_PLOOP[3:0] = 4'b1111,
        input PCS_PRBS_EN[3:0] = 4'b1111,
        input RESCAL_I_CODE_I[5:0] = 6'b1111_11,
        input TX_DEEMP_0[15:0] = 16'b1111_1111_1111_1111,
        input TX_MARGIN_0[2:0] = 3'b111,
        input TX_RATE_0[1:0] = 2'b11,
        input RX_RATE_0[1:0] = 2'b11,
        input RX_EYE_TAP_0[7:0] = 8'b1111_1111,
        input RX_PIC_EYE_0[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_RX0[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_TX0[7:0] = 8'b1111_1111,
        input TX_DEEMP_1[15:0] = 16'b1111_1111_1111_1111,
        input TX_MARGIN_1[2:0] = 3'b111,
        input TX_RATE_1[1:0] = 2'b11,
        input RX_RATE_1[1:0] = 2'b11,
        input RX_EYE_TAP_1[7:0] = 8'b1111_1111,
        input RX_PIC_EYE_1[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_RX1[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_TX1[7:0] = 8'b1111_1111,
        input TX_DEEMP_2[15:0] = 16'b1111_1111_1111_1111,
        input TX_MARGIN_2[2:0] = 3'b111,
        input TX_RATE_2[1:0] = 2'b11,
        input RX_RATE_2[1:0] = 2'b11,
        input RX_EYE_TAP_2[7:0] = 8'b1111_1111,
        input RX_PIC_EYE_2[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_RX2[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_TX2[7:0] = 8'b1111_1111,
        input TX_DEEMP_3[15:0] = 16'b1111_1111_1111_1111,
        input TX_MARGIN_3[2:0] = 3'b111,
        input TX_RATE_3[1:0] = 2'b11,
        input RX_RATE_3[1:0] = 2'b11,
        input RX_EYE_TAP_3[7:0] = 8'b1111_1111,
        input RX_PIC_EYE_3[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_RX3[7:0] = 8'b1111_1111,
        input CIM_CLK_ALIGNER_TX3[7:0] = 8'b1111_1111,
        input FOR_PMA_TEST_SE_N[2:0] = 3'b111,
        input FOR_PMA_TEST_CLK[2:0] = 3'b111,
        input FOR_PMA_TEST_RSTN[2:0] = 3'b111,
        input FOR_PMA_TEST_SI_CH0[1:0] = 2'b11,
        input FOR_PMA_TEST_SI_CH1[1:0] = 2'b11,
        input FOR_PMA_TEST_SI_CH2[1:0] = 2'b11,
        input FOR_PMA_TEST_SI_CH3[1:0] = 2'b11,
        input TX_DEEMP_POST_SEL_0[1:0] = 2'b11,
        input TX_DEEMP_POST_SEL_1[1:0] = 2'b11,
        input TX_DEEMP_POST_SEL_2[1:0] = 2'b11,
        input TX_DEEMP_POST_SEL_3[1:0] = 2'b11,
        input TX_BUSWIDTH_0[2:0] = 3'b111,
        input TX_BUSWIDTH_1[2:0] = 3'b111,
        input TX_BUSWIDTH_2[2:0] = 3'b111,
        input TX_BUSWIDTH_3[2:0] = 3'b111,
        input RX_BUSWIDTH_0[2:0] = 3'b111,
        input RX_BUSWIDTH_1[2:0] = 3'b111,
        input RX_BUSWIDTH_2[2:0] = 3'b111,
        input RX_BUSWIDTH_3[2:0] = 3'b111,
        input RX_PIC_FASTLOCK_0[7:0] = 8'b1111_1111,
        input RX_PIC_FASTLOCK_1[7:0] = 8'b1111_1111,
        input RX_PIC_FASTLOCK_2[7:0] = 8'b1111_1111,
        input RX_PIC_FASTLOCK_3[7:0] = 8'b1111_1111,
        input EM_MODE_CTRL_0[1:0] = 2'b11,
        input EM_MODE_CTRL_1[1:0] = 2'b11,
        input EM_MODE_CTRL_2[1:0] = 2'b11,
        input EM_MODE_CTRL_3[1:0] = 2'b11,
        input ALIGN_MODE_RX0[1:0] = 2'b11,
        input ALIGN_MODE_RX1[1:0] = 2'b11,
        input ALIGN_MODE_RX2[1:0] = 2'b11,
        input ALIGN_MODE_RX3[1:0] = 2'b11,
        input ALIGN_MODE_TX0[2:0] = 3'b111,
        input ALIGN_MODE_TX1[2:0] = 3'b111,
        input ALIGN_MODE_TX2[2:0] = 3'b111,
        input ALIGN_MODE_TX3[2:0] = 3'b111,
        input TX_FREERUN_BUSWIDTH_0[2:0] = 3'b111,
        input TX_FREERUN_BUSWIDTH_1[2:0] = 3'b111,
        input TX_FREERUN_BUSWIDTH_2[2:0] = 3'b111,
        input TX_FREERUN_BUSWIDTH_3[2:0] = 3'b111,
        input PAD_REFCLKN_0 = 1'b1,
        input PAD_REFCLKP_0 = 1'b1,
        input PAD_REFCLKN_1 = 1'b1,
        input PAD_REFCLKP_1 = 1'b1,
        input PAD_RX_SDN0 = 1'b1,
        input PAD_RX_SDN1 = 1'b1,
        input PAD_RX_SDN2 = 1'b1,
        input PAD_RX_SDN3 = 1'b1,
        input PAD_RX_SDP0 = 1'b1,
        input PAD_RX_SDP1 = 1'b1,
        input PAD_RX_SDP2 = 1'b1,
        input PAD_RX_SDP3 = 1'b1,
        input RX0_CLK_FR_CORE = 1'b1,
        input RX1_CLK_FR_CORE = 1'b1,
        input RX2_CLK_FR_CORE = 1'b1,
        input RX3_CLK_FR_CORE = 1'b1,
        input RCLK2_0_FR_CORE = 1'b1,
        input RCLK2_1_FR_CORE = 1'b1,
        input RCLK2_2_FR_CORE = 1'b1,
        input RCLK2_3_FR_CORE = 1'b1,
        input TX0_CLK_FR_CORE = 1'b1,
        input TX1_CLK_FR_CORE = 1'b1,
        input TX2_CLK_FR_CORE = 1'b1,
        input TX3_CLK_FR_CORE = 1'b1,
        input TCLK2_0_FR_CORE = 1'b1,
        input TCLK2_1_FR_CORE = 1'b1,
        input TCLK2_2_FR_CORE = 1'b1,
        input TCLK2_3_FR_CORE = 1'b1,
        input HSST_RST = 1'b1,
        input PCS_RX_RST_0 = 1'b1,
        input PCS_RX_RST_1 = 1'b1,
        input PCS_RX_RST_2 = 1'b1,
        input PCS_RX_RST_3 = 1'b1,
        input PCS_TX_RST_0 = 1'b1,
        input PCS_TX_RST_1 = 1'b1,
        input PCS_TX_RST_2 = 1'b1,
        input PCS_TX_RST_3 = 1'b1,
        input EXT_BRIDGE_PCS_RST_0 = 1'b1,
        input EXT_BRIDGE_PCS_RST_1 = 1'b1,
        input EXT_BRIDGE_PCS_RST_2 = 1'b1,
        input EXT_BRIDGE_PCS_RST_3 = 1'b1,
        input CFG_CLK_0 = 1'b1,
        input CFG_CLK_1 = 1'b1,
        input CFG_CLK_2 = 1'b1,
        input CFG_CLK_3 = 1'b1,
        input CFG_CLK_HPLL = 1'b1,
        input CFG_RST_0 = 1'b1,
        input CFG_RST_1 = 1'b1,
        input CFG_RST_2 = 1'b1,
        input CFG_RST_3 = 1'b1,
        input CFG_RST_HPLL = 1'b1,
        input CFG_PSEL_0 = 1'b1,
        input CFG_PSEL_1 = 1'b1,
        input CFG_PSEL_2 = 1'b1,
        input CFG_PSEL_3 = 1'b1,
        input CFG_PSEL_HPLL = 1'b1,
        input CFG_ENABLE_0 = 1'b1,
        input CFG_ENABLE_1 = 1'b1,
        input CFG_ENABLE_2 = 1'b1,
        input CFG_ENABLE_3 = 1'b1,
        input CFG_ENABLE_HPLL = 1'b1,
        input CFG_WRITE_0 = 1'b1,
        input CFG_WRITE_1 = 1'b1,
        input CFG_WRITE_2 = 1'b1,
        input CFG_WRITE_3 = 1'b1,
        input CFG_WRITE_HPLL = 1'b1,
        input REFCLK0_FROM_LOWER_QUAD = 1'b1,
        input REFCLK0_FROM_UPPER_QUAD = 1'b1,
        input REFCLK1_FROM_LOWER_QUAD = 1'b1,
        input REFCLK1_FROM_UPPER_QUAD = 1'b1,
        input PCS_TCLK_EN_CIN = 1'b1,
        input GEAR_TCLK_EN_CIN = 1'b1,
        input TFIFO_WR_EN_CIN = 1'b1,
        input TFIFO_RD_EN_CIN = 1'b1,
        input BRIDGE_RCLK_EN_CIN = 1'b1,
        input GEAR_RCLK_EN_CIN = 1'b1,
        input RFIFO_RD_EN_CIN = 1'b1,
        input PCIE_EI_H_0 = 1'b1,
        input PCIE_EI_H_1 = 1'b1,
        input PCIE_EI_H_2 = 1'b1,
        input PCIE_EI_H_3 = 1'b1,
        input PCIE_EI_L_0 = 1'b1,
        input PCIE_EI_L_1 = 1'b1,
        input PCIE_EI_L_2 = 1'b1,
        input PCIE_EI_L_3 = 1'b1,
        input BLK_ALIGN_CTRL_0 = 1'b1,
        input BLK_ALIGN_CTRL_1 = 1'b1,
        input BLK_ALIGN_CTRL_2 = 1'b1,
        input BLK_ALIGN_CTRL_3 = 1'b1,
        input TX_ENC_TYPE_0 = 1'b1,
        input RX_DEC_TYPE_0 = 1'b1,
        input TX_ENC_TYPE_1 = 1'b1,
        input RX_DEC_TYPE_1 = 1'b1,
        input TX_ENC_TYPE_2 = 1'b1,
        input RX_DEC_TYPE_2 = 1'b1,
        input TX_ENC_TYPE_3 = 1'b1,
        input RX_DEC_TYPE_3 = 1'b1,
        input PCS_BIT_SLIP_0 = 1'b1,
        input PCS_BIT_SLIP_1 = 1'b1,
        input PCS_BIT_SLIP_2 = 1'b1,
        input PCS_BIT_SLIP_3 = 1'b1,
        input COM_POWERDOWN = 1'b1,
        input HPLL_POWERDOWN = 1'b1,
        input HPLL_RST = 1'b1,
        input HPLL_LOCKDET_RST = 1'b1,
        input RES_CAL_RST = 1'b1,
        input TX_SYNC = 1'b1,
        input HPLL_VCO_CALIB_EN = 1'b1,
        input HPLL_REF_CLK = 1'b1,
        input LANE_POWERDOWN_0 = 1'b1,
        input LANE_RST_0 = 1'b1,
        input TX_SWING_0 = 1'b1,
        input TX_RXDET_REQ_0 = 1'b1,
        input TX_PMA_RST_0 = 1'b1,
        input TX_BEACON_EN_0 = 1'b1,
        input TX_LS_DATA_0 = 1'b1,
        input TX_LANE_POWERDOWN_0 = 1'b1,
        input TX_PIC_EN_0 = 1'b1,
        input RX_LANE_POWERDOWN_0 = 1'b1,
        input RX_PMA_RST_0 = 1'b1,
        input RX_CDR_RST_0 = 1'b1,
        input RX_CLKPATH_RST_0 = 1'b1,
        input RX_DFE_RST_0 = 1'b1,
        input RX_LPM_RST_0 = 1'b1,
        input RX_SLIDING_RST_0 = 1'b1,
        input RX_DFE_EN_0 = 1'b1,
        input RX_T1_EN_0 = 1'b1,
        input RX_CDRX_EN_0 = 1'b1,
        input RX_T1_DFE_EN_0 = 1'b1,
        input RX_T2_DFE_EN_0 = 1'b1,
        input RX_T3_DFE_EN_0 = 1'b1,
        input RX_T4_DFE_EN_0 = 1'b1,
        input RX_T5_DFE_EN_0 = 1'b1,
        input RX_T6_DFE_EN_0 = 1'b1,
        input RX_SLIDING_EN_0 = 1'b1,
        input RX_EYE_RST_0 = 1'b1,
        input RX_EYE_EN_0 = 1'b1,
        input RX_CTLE_DCCAL_RST_0 = 1'b1,
        input RX_SLICER_DCCAL_RST_0 = 1'b1,
        input RX_SLICER_DCCAL_EN_0 = 1'b1,
        input RX_CTLE_DCCAL_EN_0 = 1'b1,
        input RX_SLIP_RST_0 = 1'b1,
        input RX_SLIP_EN_0 = 1'b1,
        input RX_HIGHZ_0 = 1'b1,
        input LPLL_POWERDOWN_0 = 1'b1,
        input LPLL_RST_0 = 1'b1,
        input LPLL_LOCKDET_RST_0 = 1'b1,
        input LANE_POWERDOWN_1 = 1'b1,
        input LANE_RST_1 = 1'b1,
        input TX_SWING_1 = 1'b1,
        input TX_RXDET_REQ_1 = 1'b1,
        input TX_PMA_RST_1 = 1'b1,
        input TX_BEACON_EN_1 = 1'b1,
        input TX_LS_DATA_1 = 1'b1,
        input TX_LANE_POWERDOWN_1 = 1'b1,
        input TX_PIC_EN_1 = 1'b1,
        input RX_LANE_POWERDOWN_1 = 1'b1,
        input RX_PMA_RST_1 = 1'b1,
        input RX_CDR_RST_1 = 1'b1,
        input RX_CLKPATH_RST_1 = 1'b1,
        input RX_DFE_RST_1 = 1'b1,
        input RX_LPM_RST_1 = 1'b1,
        input RX_SLIDING_RST_1 = 1'b1,
        input RX_DFE_EN_1 = 1'b1,
        input RX_T1_EN_1 = 1'b1,
        input RX_CDRX_EN_1 = 1'b1,
        input RX_T1_DFE_EN_1 = 1'b1,
        input RX_T2_DFE_EN_1 = 1'b1,
        input RX_T3_DFE_EN_1 = 1'b1,
        input RX_T4_DFE_EN_1 = 1'b1,
        input RX_T5_DFE_EN_1 = 1'b1,
        input RX_T6_DFE_EN_1 = 1'b1,
        input RX_SLIDING_EN_1 = 1'b1,
        input RX_EYE_RST_1 = 1'b1,
        input RX_EYE_EN_1 = 1'b1,
        input RX_CTLE_DCCAL_RST_1 = 1'b1,
        input RX_SLICER_DCCAL_RST_1 = 1'b1,
        input RX_SLICER_DCCAL_EN_1 = 1'b1,
        input RX_CTLE_DCCAL_EN_1 = 1'b1,
        input RX_SLIP_RST_1 = 1'b1,
        input RX_SLIP_EN_1 = 1'b1,
        input RX_HIGHZ_1 = 1'b1,
        input LPLL_POWERDOWN_1 = 1'b1,
        input LPLL_RST_1 = 1'b1,
        input LPLL_LOCKDET_RST_1 = 1'b1,
        input LANE_POWERDOWN_2 = 1'b1,
        input LANE_RST_2 = 1'b1,
        input TX_SWING_2 = 1'b1,
        input TX_RXDET_REQ_2 = 1'b1,
        input TX_PMA_RST_2 = 1'b1,
        input TX_BEACON_EN_2 = 1'b1,
        input TX_LS_DATA_2 = 1'b1,
        input TX_LANE_POWERDOWN_2 = 1'b1,
        input TX_PIC_EN_2 = 1'b1,
        input RX_LANE_POWERDOWN_2 = 1'b1,
        input RX_PMA_RST_2 = 1'b1,
        input RX_CDR_RST_2 = 1'b1,
        input RX_CLKPATH_RST_2 = 1'b1,
        input RX_DFE_RST_2 = 1'b1,
        input RX_LPM_RST_2 = 1'b1,
        input RX_SLIDING_RST_2 = 1'b1,
        input RX_DFE_EN_2 = 1'b1,
        input RX_T1_EN_2 = 1'b1,
        input RX_CDRX_EN_2 = 1'b1,
        input RX_T1_DFE_EN_2 = 1'b1,
        input RX_T2_DFE_EN_2 = 1'b1,
        input RX_T3_DFE_EN_2 = 1'b1,
        input RX_T4_DFE_EN_2 = 1'b1,
        input RX_T5_DFE_EN_2 = 1'b1,
        input RX_T6_DFE_EN_2 = 1'b1,
        input RX_SLIDING_EN_2 = 1'b1,
        input RX_EYE_RST_2 = 1'b1,
        input RX_EYE_EN_2 = 1'b1,
        input RX_CTLE_DCCAL_RST_2 = 1'b1,
        input RX_SLICER_DCCAL_RST_2 = 1'b1,
        input RX_SLICER_DCCAL_EN_2 = 1'b1,
        input RX_CTLE_DCCAL_EN_2 = 1'b1,
        input RX_SLIP_RST_2 = 1'b1,
        input RX_SLIP_EN_2 = 1'b1,
        input RX_HIGHZ_2 = 1'b1,
        input LPLL_POWERDOWN_2 = 1'b1,
        input LPLL_RST_2 = 1'b1,
        input LPLL_LOCKDET_RST_2 = 1'b1,
        input LANE_POWERDOWN_3 = 1'b1,
        input LANE_RST_3 = 1'b1,
        input TX_SWING_3 = 1'b1,
        input TX_RXDET_REQ_3 = 1'b1,
        input TX_PMA_RST_3 = 1'b1,
        input TX_BEACON_EN_3 = 1'b1,
        input TX_LS_DATA_3 = 1'b1,
        input TX_LANE_POWERDOWN_3 = 1'b1,
        input TX_PIC_EN_3 = 1'b1,
        input RX_LANE_POWERDOWN_3 = 1'b1,
        input RX_PMA_RST_3 = 1'b1,
        input RX_CDR_RST_3 = 1'b1,
        input RX_CLKPATH_RST_3 = 1'b1,
        input RX_DFE_RST_3 = 1'b1,
        input RX_LPM_RST_3 = 1'b1,
        input RX_SLIDING_RST_3 = 1'b1,
        input RX_DFE_EN_3 = 1'b1,
        input RX_T1_EN_3 = 1'b1,
        input RX_CDRX_EN_3 = 1'b1,
        input RX_T1_DFE_EN_3 = 1'b1,
        input RX_T2_DFE_EN_3 = 1'b1,
        input RX_T3_DFE_EN_3 = 1'b1,
        input RX_T4_DFE_EN_3 = 1'b1,
        input RX_T5_DFE_EN_3 = 1'b1,
        input RX_T6_DFE_EN_3 = 1'b1,
        input RX_SLIDING_EN_3 = 1'b1,
        input RX_EYE_RST_3 = 1'b1,
        input RX_EYE_EN_3 = 1'b1,
        input RX_CTLE_DCCAL_RST_3 = 1'b1,
        input RX_SLICER_DCCAL_RST_3 = 1'b1,
        input RX_SLICER_DCCAL_EN_3 = 1'b1,
        input RX_CTLE_DCCAL_EN_3 = 1'b1,
        input RX_SLIP_RST_3 = 1'b1,
        input RX_SLIP_EN_3 = 1'b1,
        input RX_HIGHZ_3 = 1'b1,
        input LPLL_POWERDOWN_3 = 1'b1,
        input LPLL_RST_3 = 1'b1,
        input LPLL_LOCKDET_RST_3 = 1'b1,
        input TEST_SI0 = 1'b1,
        input TEST_SI1 = 1'b1,
        input TEST_SI2 = 1'b1,
        input TEST_SI3 = 1'b1,
        input TEST_SI4 = 1'b1,
        input TEST_SI5 = 1'b1,
        input TEST_SI6 = 1'b1,
        input TEST_SI7 = 1'b1,
        input TEST_SI8 = 1'b1,
        input TEST_SI9 = 1'b1,
        input TEST_SI10 = 1'b1,
        input TEST_SI11 = 1'b1,
        input TEST_SI12 = 1'b1,
        input TEST_SI13 = 1'b1,
        input TEST_SI14 = 1'b1,
        input TEST_SI15 = 1'b1,
        input TEST_SI16 = 1'b1,
        input TEST_SI17 = 1'b1,
        input TEST_SI18 = 1'b1,
        input TEST_SI19 = 1'b1,
        input TEST_SI20 = 1'b1,
        input TEST_SI21 = 1'b1,
        input TEST_SE_N = 1'b1,
        input TEST_MODE_N = 1'b1,
        input TEST_RSTN = 1'b1,
        input FOR_PMA_TEST_MODE_N = 1'b1,
        input FOR_PMA_TEST_SI_HPLL = 1'b1,
        input EM_RD_TRIGGER_0 = 1'b1,
        input EM_RD_TRIGGER_1 = 1'b1,
        input EM_RD_TRIGGER_2 = 1'b1,
        input EM_RD_TRIGGER_3 = 1'b1,
        input ALIGN_MODE_VALID_RX0 = 1'b1,
        input ALIGN_MODE_VALID_RX1 = 1'b1,
        input ALIGN_MODE_VALID_RX2 = 1'b1,
        input ALIGN_MODE_VALID_RX3 = 1'b1,
        input ALIGN_MODE_VALID_TX0 = 1'b1,
        input ALIGN_MODE_VALID_TX1 = 1'b1,
        input ALIGN_MODE_VALID_TX2 = 1'b1,
        input ALIGN_MODE_VALID_TX3 = 1'b1,
        input DIV_SYNC_FROM_LOWER_QUAD = 1'b1,
        input DIV_SYNC_FROM_UPPER_QUAD = 1'b1,
        input REFCLK_SYNC_FROM_LOWER_QUAD = 1'b1,
        input REFCLK_SYNC_FROM_UPPER_QUAD = 1'b1,
        input TX_SYNC_FROM_LOWER_QUAD = 1'b1,
        input TX_SYNC_FROM_UPPER_QUAD = 1'b1,
        input TX_RATE_CHANGE_ON_0 = 1'b1,
        input TX_RATE_CHANGE_ON_1 = 1'b1,
        input HPLL_DIV_SYNC = 1'b1,
        input REFCLK_DIV_SYNC = 1'b1,
        input RX_PIC_FASTLOCK_STROBE_0 = 1'b1,
        input RX_PIC_FASTLOCK_STROBE_1 = 1'b1,
        input RX_PIC_FASTLOCK_STROBE_2 = 1'b1,
        input RX_PIC_FASTLOCK_STROBE_3 = 1'b1,
        input HPLL_DIV_CHANGE = 1'b1,
        output CFG_RDATA_0[7:0],
        output CFG_RDATA_1[7:0],
        output CFG_RDATA_2[7:0],
        output CFG_RDATA_3[7:0],
        output CFG_RDATA_HPLL[7:0],
        output RX_PRBS_ERROR[3:0],
        output PCS_RX_MCB_STATUS[3:0],
        output PCS_LSM_SYNCED[3:0],
        output RDATA_0[87:0],
        output RDATA_1[87:0],
        output RDATA_2[87:0],
        output RDATA_3[87:0],
        output RXSTATUS_0[5:0],
        output RXSTATUS_1[5:0],
        output RXSTATUS_2[5:0],
        output RXSTATUS_3[5:0],
        output RCLK2FABRIC[3:0],
        output TCLK2FABRIC[3:0],
        output RES_CAL_CODE_FABRIC[5:0],
        output TEST_STATUS_0[19:0],
        output CA_ALIGN_RX[3:0],
        output CA_ALIGN_TX[3:0],
        output TEST_STATUS_1[19:0],
        output TEST_STATUS_2[19:0],
        output TEST_STATUS_3[19:0],
        output FOR_PMA_TEST_SO_CH0[1:0],
        output FOR_PMA_TEST_SO_CH1[1:0],
        output FOR_PMA_TEST_SO_CH2[1:0],
        output FOR_PMA_TEST_SO_CH3[1:0],
        output EM_ERROR_CNT_0[2:0],
        output EM_ERROR_CNT_1[2:0],
        output EM_ERROR_CNT_2[2:0],
        output EM_ERROR_CNT_3[2:0],
        output PAD_TX_SDN0,
        output PAD_TX_SDN1,
        output PAD_TX_SDN2,
        output PAD_TX_SDN3,
        output PAD_TX_SDP0,
        output PAD_TX_SDP1,
        output PAD_TX_SDP2,
        output PAD_TX_SDP3,
        output CFG_READY_0,
        output CFG_READY_1,
        output CFG_READY_2,
        output CFG_READY_3,
        output CFG_READY_HPLL,
        output CFG_INT_0,
        output CFG_INT_1,
        output CFG_INT_2,
        output CFG_INT_3,
        output CFG_INT_HPLL,
        output REFCLK0_FOR_LOWER_QUAD,
        output REFCLK0_FOR_UPPER_QUAD,
        output REFCLK1_FOR_LOWER_QUAD,
        output REFCLK1_FOR_UPPER_QUAD,
        output PCS_TCLK_EN_COUT,
        output GEAR_TCLK_EN_COUT,
        output TFIFO_WR_EN_COUT,
        output TFIFO_RD_EN_COUT,
        output BRIDGE_RCLK_EN_COUT,
        output GEAR_RCLK_EN_COUT,
        output RFIFO_RD_EN_COUT,
        output RXDVLD_0,
        output RXDVLD_1,
        output RXDVLD_2,
        output RXDVLD_3,
        output RXDVLDH_0,
        output RXDVLDH_1,
        output RXDVLDH_2,
        output RXDVLDH_3,
        output REFCK2CORE_0,
        output REFCK2CORE_1,
        output HPLL_READY,
        output TX_RXDET_STATUS_0,
        output RX_SATA_COMINIT_0,
        output RX_SATA_COMWAKE_0,
        output RX_LS_DATA_0,
        output LPLL_READY_0,
        output RX_SIGDET_STATUS_0,
        output RX_READY_0,
        output TX_RXDET_STATUS_1,
        output RX_SATA_COMINIT_1,
        output RX_SATA_COMWAKE_1,
        output RX_LS_DATA_1,
        output LPLL_READY_1,
        output RX_SIGDET_STATUS_1,
        output RX_READY_1,
        output TX_RXDET_STATUS_2,
        output RX_SATA_COMINIT_2,
        output RX_SATA_COMWAKE_2,
        output RX_LS_DATA_2,
        output LPLL_READY_2,
        output RX_SIGDET_STATUS_2,
        output RX_READY_2,
        output TX_RXDET_STATUS_3,
        output RX_SATA_COMINIT_3,
        output RX_SATA_COMWAKE_3,
        output RX_LS_DATA_3,
        output LPLL_READY_3,
        output RX_SIGDET_STATUS_3,
        output RX_READY_3,
        output TEST_SO0,
        output TEST_SO1,
        output TEST_SO2,
        output TEST_SO3,
        output TEST_SO4,
        output TEST_SO5,
        output TEST_SO6,
        output TEST_SO7,
        output TEST_SO8,
        output TEST_SO9,
        output TEST_SO10,
        output TEST_SO11,
        output TEST_SO12,
        output TEST_SO13,
        output TEST_SO14,
        output TEST_SO15,
        output TEST_SO16,
        output TEST_SO17,
        output TEST_SO18,
        output TEST_SO19,
        output TEST_SO20,
        output TEST_SO21,
        output FOR_PMA_TEST_SO_HPLL,
        output DIV_SYNC_FOR_LOWER_QUAD,
        output DIV_SYNC_FOR_UPPER_QUAD,
        output REFCLK_SYNC_FOR_LOWER_QUAD,
        output REFCLK_SYNC_FOR_UPPER_QUAD,
        output TX_SYNC_FOR_LOWER_QUAD,
        output TX_SYNC_FOR_UPPER_QUAD
    );
};
//grid device end

//grid device structure netlist started
structure netlist of HSSTHP
{
};
//grid device structure netlist end
