
---------- Begin Simulation Statistics ----------
final_tick                                33199587000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65292                       # Simulator instruction rate (inst/s)
host_mem_usage                                1051172                       # Number of bytes of host memory used
host_op_rate                                   129703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   153.16                       # Real time elapsed on the host
host_tick_rate                              216764652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      19865311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033200                       # Number of seconds simulated
sim_ticks                                 33199587000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       383407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        767136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        11133                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1853695                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1772061                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1793939                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        21878                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1869889                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            7972                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5029                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8922235                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10515920                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        11605                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1674642                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1171373                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          103                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1522778                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19865290                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     66088618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.300586                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.256907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     60925099     92.19%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1369746      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       381458      0.58%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1015376      1.54%     96.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       832485      1.26%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       377137      0.57%     98.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11717      0.02%     98.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4227      0.01%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1171373      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     66088618                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45511                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         4591                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19859856                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3218625                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         5227      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14954083     75.28%     75.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        22636      0.11%     75.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1744      0.01%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           64      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          112      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           12      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           25      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           58      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           67      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            4      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3218353     16.20%     91.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1617751      8.14%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          272      0.00%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        44882      0.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19865290                       # Class of committed instruction
system.switch_cpus.commit.refs                4881258                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19865290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.639915                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.639915                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      62604653                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21560442                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           780674                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1880181                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17501                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1008453                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3434234                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1785                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1758820                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92126                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1869889                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1008438                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              65171567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11074192                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          499                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         3184                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           35002                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028161                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1098655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1780033                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.166782                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     66291464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.330838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.429392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         62193148     93.82%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           401147      0.61%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            20966      0.03%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           469392      0.71%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1321623      1.99%     97.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            78557      0.12%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            16914      0.03%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            18019      0.03%     97.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1771698      2.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     66291464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             45533                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              627                       # number of floating regfile writes
system.switch_cpus.idleCycles                  107689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        14211                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1786112                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.319627                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5196524                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1758817                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          303493                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3459292                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          161                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1771431                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21389411                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3437707                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        21577                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      21222979                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        460402                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17501                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        462367                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        11987                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       240659                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       108796                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          18135633                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21119082                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.816374                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14805453                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.318063                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21210900                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26713339                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17684409                       # number of integer regfile writes
system.switch_cpus.ipc                       0.150604                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.150604                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         9467      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16007055     75.35%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        22820      0.11%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1843      0.01%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           76      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          112      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           16      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           67      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           78      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           93      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           13      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3441721     16.20%     91.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1715976      8.08%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          334      0.00%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        44887      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21244558                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           45737                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        91435                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45622                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        46327                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               35851                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001688                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           33316     92.93%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.01%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.01%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1502      4.19%     97.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           990      2.76%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           30      0.08%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            9      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       21225205                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108728278                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21073460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22867204                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21389200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21244558                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          211                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1524026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3284                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       973460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     66291464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.320472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.231073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     60703597     91.57%     91.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1228763      1.85%     93.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       844396      1.27%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       535744      0.81%     95.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       483707      0.73%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1104002      1.67%     97.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       722250      1.09%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       420607      0.63%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       248398      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     66291464                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.319952                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1008942                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   632                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       167776                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       124500                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3459292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1771431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8794421                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             64                       # number of misc regfile writes
system.switch_cpus.numCycles                 66399153                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5292373                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      26447881                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          73377                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1193262                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           7474                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         54468                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      45264511                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       21470777                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     28543462                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2465309                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       56836968                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17501                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      57317558                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2095421                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        46230                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     27176490                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5460                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5533414                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             86229757                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            42979838                       # The number of ROB writes
system.switch_cpus.timesIdled                    1629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       390964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       782058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1362                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378790                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4617                       # Transaction distribution
system.membus.trans_dist::ReadExReq            378492                       # Transaction distribution
system.membus.trans_dist::ReadExResp           378492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1150865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1150865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1150865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48801216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48801216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48801216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            383729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  383729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              383729                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2353132000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2025055250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  33199587000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       760881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11491                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           379371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          379371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3175                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1163692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1173151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       402176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     49280576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49682752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          384519                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24242624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           775612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041976                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 774246     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1365      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             775612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          776228000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         581876995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4772474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1698                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5663                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7361                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1698                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5663                       # number of overall hits
system.l2.overall_hits::total                    7361                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1474                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       382253                       # number of demand (read+write) misses
system.l2.demand_misses::total                 383731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1474                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       382253                       # number of overall misses
system.l2.overall_misses::total                383731                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    120617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30607839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30728457000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    120617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30607839500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30728457000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       387916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               391092                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       387916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              391092                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.464691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.985401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.464691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.985401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81830.054274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80072.202180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80078.119829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81830.054274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80072.202180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80078.119829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378790                       # number of writebacks
system.l2.writebacks::total                    378790                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       382253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            383725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       382253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           383725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    105738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26785309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26891048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    105738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26785309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26891048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.464061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.985401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.464061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.985401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981163                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71833.220109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70072.202180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70078.957587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71833.220109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70072.202180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70078.957587                       # average overall mshr miss latency
system.l2.replacements                         384518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3109                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3109                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       378490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              378492                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  30301806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30301806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       379369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            379371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80059.726809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80059.303763                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       378490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         378490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  26516906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26516906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70059.726809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70059.726809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    120617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.464691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.465028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81830.054274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81719.173442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    105738500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105738500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.464061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.463768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71833.220109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71833.220109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    306033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    306033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         8547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.440271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.440271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81326.999734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81326.999734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    268403500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268403500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.440271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.440271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71326.999734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71326.999734                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.960096                       # Cycle average of tags in use
system.l2.tags.total_refs                      781353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    384518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.032032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.428042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.582206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   254.948084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6641214                       # Number of tag accesses
system.l2.tags.data_accesses                  6641214                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        94208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     24464192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24558656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        94208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24242560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24242560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       382253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              383729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       378790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             378790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2837626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    736882420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             739727756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2837626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2841481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      730206674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            730206674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      730206674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2837626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    736882420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1469934430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    378779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    382132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181902750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1129687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             355841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      383725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     378790                       # Number of write requests accepted
system.mem_ctrls.readBursts                    383725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   378790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             23733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3980655000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1918020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11173230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10376.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29126.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   355091                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  351814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                383725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               378790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  381371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    879.913142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   783.456704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.207395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1429      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2112      3.81%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1722      3.11%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2448      4.42%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2136      3.85%     17.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1736      3.13%     20.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1247      2.25%     23.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1433      2.58%     25.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41184     74.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.218934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.063962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.131935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          23625     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           19      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.188144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23508     99.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.01%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               87      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24550656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24240256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24558400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24242560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       730.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    739.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    730.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33199512500                       # Total gap between requests
system.mem_ctrls.avgGap                      43539.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        94208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     24456448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24240256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2837625.660825238563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 736649163.738090991974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 730137275.502854824066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       382253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       378790                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     45134000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11128096000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 821631397250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30661.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29111.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2169094.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            199705800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            106138560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1382282580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          999666540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9059404440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5119665120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19487073360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.967343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13136372750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18954823750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            196228620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104282805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1356649980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          977429340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8872165140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5277340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19404306525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.474335                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13546811500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18544385000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1004279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1004287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1004279                       # number of overall hits
system.cpu.icache.overall_hits::total         1004287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4159                       # number of overall misses
system.cpu.icache.overall_misses::total          4161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    198350499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198350499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    198350499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198350499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1008438                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1008448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1008438                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1008448                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004124                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004124                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004126                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 47691.872806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47668.949531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 47691.872806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47668.949531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          416                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3110                       # number of writebacks
system.cpu.icache.writebacks::total              3110                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          986                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          986                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          986                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          986                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    145425999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145425999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    145425999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145425999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 45832.335014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45832.335014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 45832.335014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45832.335014                       # average overall mshr miss latency
system.cpu.icache.replacements                   3110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1004279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1004287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    198350499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198350499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1008438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1008448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 47691.872806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47668.949531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          986                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          986                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    145425999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145425999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 45832.335014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45832.335014                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.715204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.993283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2020071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2020071                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4681736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4681741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4681736                       # number of overall hits
system.cpu.dcache.overall_hits::total         4681741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       401345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         401347                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       401345                       # number of overall misses
system.cpu.dcache.overall_misses::total        401347                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  32325710972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32325710972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  32325710972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32325710972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5083081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5083088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5083081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5083088                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.078957                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078957                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.078957                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078957                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80543.450079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80543.048713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80543.450079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80543.048713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32520                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1054                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.853890                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       382091                       # number of writebacks
system.cpu.dcache.writebacks::total            382091                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13428                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       387917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       387917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387917                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  31252116472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31252116472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31252116472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31252116472                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.076315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.076315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80563.925974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80563.925974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80563.925974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80563.925974                       # average overall mshr miss latency
system.cpu.dcache.replacements                 387854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3398488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3398488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        21957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1064382000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1064382000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3420445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3420445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48475.748053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48475.748053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        13409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         8548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    370576500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    370576500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43352.421619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43352.421619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1283248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1283253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       379388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31261328972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31261328972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1662636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.228185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82399.361530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82398.927151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       379369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       379369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30881539972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30881539972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.228173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.228172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81402.381249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81402.381249                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.994872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5051896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            387854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.025252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10554094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10554094                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33199587000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  33199576500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                34892357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1032504                       # Simulator instruction rate (inst/s)
host_mem_usage                                1061412                       # Number of bytes of host memory used
host_op_rate                                  2048376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.66                       # Real time elapsed on the host
host_tick_rate                              158866885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000014                       # Number of instructions simulated
sim_ops                                      21824470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001693                       # Number of seconds simulated
sim_ticks                                  1692770500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          833                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       150401                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       145363                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       147128                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1765                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          151144                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             392                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          505                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            745935                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           991722                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1096                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             147777                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        118962                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        26394                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1959159                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      3331453                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.588079                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.708193                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2808810     84.31%     84.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       135872      4.08%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        75439      2.26%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        87397      2.62%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        69077      2.07%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        34453      1.03%     96.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          152      0.00%     96.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1291      0.04%     96.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       118962      3.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      3331453                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                497                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          125                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1957774                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                305427                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1246      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1462722     74.66%     74.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        45326      2.31%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           41      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           41      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           48      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           18      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           26      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           95      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            2      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       305307     15.58%     92.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       144039      7.35%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          120      0.01%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          128      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1959159                       # Class of committed instruction
system.switch_cpus.commit.refs                 449594                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1959159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.385531                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.385531                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3000535                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1991742                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            84078                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            108918                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1143                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        141179                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              308021                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    81                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              144869                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   285                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              151144                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             23088                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3291793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           498                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1020544                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          290                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1757                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            2286                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.044644                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        40855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       145755                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.301442                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      3335853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.598974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.913125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          3000402     89.94%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             6131      0.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             4849      0.15%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             5210      0.16%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           139485      4.18%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             5056      0.15%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4381      0.13%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             5587      0.17%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           164752      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3335853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               566                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              328                       # number of floating regfile writes
system.switch_cpus.idleCycles                   49688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1285                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           148838                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.583103                       # Inst execution rate
system.switch_cpus.iew.exec_refs               453042                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             144869                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           66660                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        309029                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       145670                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1985516                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        308173                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1211                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1974120                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           823                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1143                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1039                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          197                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3605                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1503                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1205                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           80                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1760703                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1972986                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.778162                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1370112                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.582768                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1973458                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2601310                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1722972                       # number of integer regfile writes
system.switch_cpus.ipc                       0.295375                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.295375                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1902      0.10%      0.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1474230     74.63%     74.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        45394      2.30%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            42      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           45      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           62      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           50      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           34      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          103      0.01%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            2      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       308303     15.61%     92.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       144889      7.33%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          144      0.01%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          136      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1975336                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             618                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1217                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          559                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          845                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 266                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000135                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             176     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.38%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             43     16.17%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            28     10.53%     93.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           13      4.89%     98.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            5      1.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1973082                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      7285661                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1972427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2011126                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1985382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1975336                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          134                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        26423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           92                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        34029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3335853                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.592153                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.591926                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2799382     83.92%     83.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       107431      3.22%     87.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        99643      2.99%     90.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61442      1.84%     91.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        50161      1.50%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        93700      2.81%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        70743      2.12%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        36117      1.08%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        17234      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3335853                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.583462                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               23364                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   301                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          161                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           72                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       309029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       145670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          751840                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             27                       # number of misc regfile writes
system.switch_cpus.numCycles                  3385541                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           94552                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2699670                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          88092                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           130560                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            127                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           111                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4140427                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1989187                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2736966                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            202941                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2777270                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1143                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2905664                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            37402                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          751                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2629688                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          993                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           33                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            677610                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              5197771                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3975496                       # The number of ROB writes
system.switch_cpus.timesIdled                     511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        18528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        37056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            326                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17492                       # Transaction distribution
system.membus.trans_dist::CleanEvict              794                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16872                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2289728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2289728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2289728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18285                       # Request fanout histogram
system.membus.reqLayer2.occupancy           106884000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96459500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1692770500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          718                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        53430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 55584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2262400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2354304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18519                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1119488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37047                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.093536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36720     99.12%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    327      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37047                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36786000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26715000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1077000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst          167                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           76                       # number of demand (read+write) hits
system.l2.demand_hits::total                      243                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          167                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           76                       # number of overall hits
system.l2.overall_hits::total                     243                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          551                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17734                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18285                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          551                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17734                       # number of overall misses
system.l2.overall_misses::total                 18285                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     46516000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1412692500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1459208500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     46516000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1412692500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1459208500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        17810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18528                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        17810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18528                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.767409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.995733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986885                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.767409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.995733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986885                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84421.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79660.116161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79803.582171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84421.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79660.116161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79803.582171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17492                       # number of writebacks
system.l2.writebacks::total                     17492                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     41006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1235352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1276358500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     41006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1235352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1276358500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.767409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.995733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.767409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.995733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986885                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74421.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69660.116161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69803.582171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74421.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69660.116161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69803.582171                       # average overall mshr miss latency
system.l2.replacements                          18519                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          718                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1342214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1342214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.998698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79552.750119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79552.750119                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1173494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1173494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69552.750119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69552.750119                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              551                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     46516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.767409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84421.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84421.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     41006000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41006000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.767409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.767409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74421.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74421.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     70478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     70478500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.941048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.941048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81761.600928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81761.600928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     61858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.941048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.941048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71761.600928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71761.600928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       37412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.992650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.409459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.751823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   250.838718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.014656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    314959                       # Number of tag accesses
system.l2.tags.data_accesses                   314959                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1134976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1170240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1119488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1119488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        17734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     20832121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    670484274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             691316395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     20832121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20832121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      661334776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            661334776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      661334776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     20832121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    670484274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1352651172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000085972500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1087                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1087                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16414                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17492                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1025                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    187762000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   91360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               530362000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10275.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29025.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16225                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    816.462032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   659.316602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.005684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186      6.63%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          197      7.02%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      4.96%     18.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          107      3.81%     22.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      1.71%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      1.89%     26.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      3.42%     29.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      2.75%     32.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1902     67.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.805888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.240807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.428508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              8      0.74%      0.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1073     98.71%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1087                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.406794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1044     96.04%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40      3.68%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1087                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1169408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1118784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1170240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1119488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       690.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       660.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    691.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    661.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1692770000                       # Total gap between requests
system.mem_ctrls.avgGap                      47314.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        35264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1134144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1118784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 20832121.070162788033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 669992772.203910708427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 660918890.068086624146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        17734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     18285000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    512077000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41841328000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33185.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28875.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2392026.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9646140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5130840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            64524180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           43994160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     133991520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        445026930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        275264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          977577930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.501752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    707136750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     56680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    928953750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10345860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5514135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            65937900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           47256660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     133991520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        481486410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244561440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          989093925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.304798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    627005500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     56680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1009085000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1692770500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1026455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1026463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1026455                       # number of overall hits
system.cpu.icache.overall_hits::total         1026463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5070                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5072                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5070                       # number of overall misses
system.cpu.icache.overall_misses::total          5072                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    259060498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    259060498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    259060498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    259060498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1031525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1031535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1031525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1031535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004917                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51096.745168                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51076.596609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51096.745168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51076.596609                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1091                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.620690                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3828                       # number of writebacks
system.cpu.icache.writebacks::total              3828                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1179                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1179                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1179                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1179                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3891                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    194926998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194926998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    194926998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194926998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003772                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003772                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50096.889746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50096.889746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50096.889746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50096.889746                       # average overall mshr miss latency
system.cpu.icache.replacements                   3828                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1026455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1026463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5070                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5072                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    259060498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    259060498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1031525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1031535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51096.745168                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51076.596609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1179                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1179                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    194926998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194926998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50096.889746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50096.889746                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1030356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3893                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            264.668893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.993609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2066963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2066963                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5115557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5115562                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5115557                       # number of overall hits
system.cpu.dcache.overall_hits::total         5115562                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       419434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         419436                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       419434                       # number of overall misses
system.cpu.dcache.overall_misses::total        419436                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  33798258972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33798258972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  33798258972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33798258972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5534991                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5534998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5534991                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5534998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.075779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.075779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.075779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80580.637173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80580.252940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80580.637173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80580.252940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          994                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.116426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       399631                       # number of writebacks
system.cpu.dcache.writebacks::total            399631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       405727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       405727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405727                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32692344972                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32692344972                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  32692344972                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32692344972                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.073302                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073302                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.073302                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073302                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80577.198392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80577.198392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80577.198392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80577.198392                       # average overall mshr miss latency
system.cpu.dcache.replacements                 405664                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3705067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3705067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        23150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1152195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1152195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3728217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3728217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49770.863931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49770.863931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        13686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    443017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    443017500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46810.809383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46810.809383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1410490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1410495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       396284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       396286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32646063472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32646063472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1806774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1806781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.219332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.219333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82380.473277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82380.057514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       396263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       396263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  32249327472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32249327472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.219321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.219320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81383.645387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81383.645387                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5521291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            405728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.608356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11475724                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11475724                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34892357500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  34892347000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
