#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec 15 15:20:43 2025
# Process ID: 4576
# Current directory: D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.runs/synth_1
# Command line: vivado.exe -log Display_Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Display_Controller.tcl
# Log file: D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.runs/synth_1/Display_Controller.vds
# Journal file: D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.runs/synth_1\vivado.jou
# Running On        :MSCDRE90
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i5-8265U CPU @ 1.60GHz
# CPU Frequency     :1800 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8395 MB
# Swap memory       :3489 MB
# Total Virtual     :11885 MB
# Available Virtual :4014 MB
#-----------------------------------------------------------
source Display_Controller.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 491.488 ; gain = 198.098
Command: synth_design -top Display_Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13508
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 955.230 ; gain = 453.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.srcs/sources_1/new/Display_Controller.vhd:20]
INFO: [Synth 8-226] default block is never used [D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.srcs/sources_1/new/Display_Controller.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (0#1) [D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.srcs/sources_1/new/Display_Controller.vhd:20]
WARNING: [Synth 8-7129] Port current_state[1] in module Display_Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_state[0] in module Display_Controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.191 ; gain = 562.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.191 ; gain = 562.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.191 ; gain = 562.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.191 ; gain = 562.285
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Display_Controller has port SEGMENT[6] driven by constant 1
WARNING: [Synth 8-7129] Port current_state[1] in module Display_Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port current_state[0] in module Display_Controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT3   |     9|
|5     |LUT5   |     3|
|6     |LUT6   |     4|
|7     |FDCE   |    20|
|8     |IBUF   |    18|
|9     |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    78|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1267.207 ; gain = 765.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1277.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1376.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c438658c
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1376.246 ; gain = 884.758
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1376.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UPM/4_1_SED/TrabajoVHDL_Output_Controller/TrabajoVHDL_Output_Controller.runs/synth_1/Display_Controller.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Display_Controller_utilization_synth.rpt -pb Display_Controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 15:21:54 2025...
