Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: servo_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "servo_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "servo_controller"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : servo_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\M8\bitcounter\clk.v" into library work
Parsing module <clk_divider>.
Analyzing Verilog file "C:\M8\bitcounter\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\M8\bitcounter\ServoR.v" into library work
Parsing module <servo_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <servo_controller>.
WARNING:HDLCompiler:91 - "C:\M8\bitcounter\ServoR.v" Line 37: Signal <pwm_q> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\M8\bitcounter\ServoR.v" Line 42: Signal <pwm_q> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\M8\bitcounter\ServoR.v" Line 47: Signal <pwm_q> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\M8\bitcounter\ServoR.v" Line 52: Signal <pwm_q> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <counter>.

Elaborating module <clk_divider>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <servo_controller>.
    Related source file is "C:\M8\bitcounter\ServoR.v".
    Found 20-bit register for signal <ctr_q>.
    Found 1-bit register for signal <sw[2]_servos[0]_Select_11_o>.
    Found 20-bit adder for signal <ctr_d> created at line 64.
    Found 12-bit adder for signal <n0030> created at line 65.
WARNING:Xst:737 - Found 1-bit latch for signal <servos<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <servos<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <servos<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <servos<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator greater for signal <pwm_d> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   1 Comparator(s).
Unit <servo_controller> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\M8\bitcounter\counter.v".
    Found 11-bit register for signal <counter>.
    Found 11-bit subtractor for signal <counter[10]_GND_6_o_sub_6_OUT> created at line 42.
    Found 11-bit adder for signal <counter[10]_GND_6_o_add_3_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "C:\M8\bitcounter\clk.v".
        DIVISOR = 28'b0010111110101111000010000000
    Found 1-bit register for signal <clk_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_7_o_add_1_OUT> created at line 34.
    Found 28-bit comparator greater for signal <n0001> created at line 35
    Found 28-bit comparator greater for signal <counter[27]_GND_7_o_LessThan_5_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 11-bit addsub                                         : 1
 12-bit adder                                          : 1
 20-bit adder                                          : 1
 28-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 11-bit register                                       : 1
 20-bit register                                       : 1
 28-bit register                                       : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 28-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into accumulator <counter>: 1 register on signal <counter>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <servo_controller>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <servo_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Accumulators                                         : 1
 11-bit updown accumulator                             : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 28-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <servo_controller> ...
WARNING:Xst:1293 - FF/Latch <servobase/clkd/counter_26> has a constant value of 0 in block <servo_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <servobase/clkd/counter_27> has a constant value of 0 in block <servo_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block servo_controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : servo_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 218
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 45
#      LUT2                        : 3
#      LUT3                        : 10
#      LUT4                        : 20
#      LUT5                        : 16
#      LUT6                        : 9
#      MUXCY                       : 62
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 63
#      FD                          : 2
#      FDR                         : 46
#      FDRE                        : 11
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  126800     0%  
 Number of Slice LUTs:                  107  out of  63400     0%  
    Number used as Logic:               107  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      49  out of    108    45%  
   Number with an unused LUT:             1  out of    108     0%  
   Number of fully used LUT-FF pairs:    58  out of    108    53%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    210     5%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 48    |
_n0037(_n0037<2>1:O)               | NONE(*)(servos_2)        | 1     |
_n0038(_n0038<2>1:O)               | NONE(*)(servos_1)        | 1     |
_n0039(_n00391:O)                  | NONE(*)(servos_0)        | 1     |
_n0036(_n0036<2>1:O)               | NONE(*)(servos_3)        | 1     |
servobase/clkd/clk_out             | NONE(servobase/counter_0)| 11    |
-----------------------------------+--------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.525ns (Maximum Frequency: 283.650MHz)
   Minimum input arrival time before clock: 2.634ns
   Maximum output required time after clock: 1.024ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.525ns (frequency: 283.650MHz)
  Total number of paths / destination ports: 1631 / 74
-------------------------------------------------------------------------
Delay:               3.525ns (Levels of Logic = 7)
  Source:            servobase/clkd/counter_0 (FF)
  Destination:       servobase/clkd/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: servobase/clkd/counter_0 to servobase/clkd/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.925  servobase/clkd/counter_0 (servobase/clkd/counter_0)
     LUT5:I0->O            1   0.124   0.000  servobase/clkd/Mcompar_n0001_lut<0> (servobase/clkd/Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.472   0.000  servobase/clkd/Mcompar_n0001_cy<0> (servobase/clkd/Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  servobase/clkd/Mcompar_n0001_cy<1> (servobase/clkd/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  servobase/clkd/Mcompar_n0001_cy<2> (servobase/clkd/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  servobase/clkd/Mcompar_n0001_cy<3> (servobase/clkd/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  servobase/clkd/Mcompar_n0001_cy<4> (servobase/clkd/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          26   0.365   0.550  servobase/clkd/Mcompar_n0001_cy<5> (servobase/clkd/Mcompar_n0001_cy<5>)
     FDR:R                     0.494          servobase/clkd/counter_0
    ----------------------------------------
    Total                      3.525ns (2.050ns logic, 1.475ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'servobase/clkd/clk_out'
  Clock period: 3.031ns (frequency: 329.924MHz)
  Total number of paths / destination ports: 76 / 11
-------------------------------------------------------------------------
Delay:               3.031ns (Levels of Logic = 4)
  Source:            servobase/counter_0 (FF)
  Destination:       servobase/counter_10 (FF)
  Source Clock:      servobase/clkd/clk_out rising
  Destination Clock: servobase/clkd/clk_out rising

  Data Path: servobase/counter_0 to servobase/counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.478   0.788  servobase/counter_0 (servobase/counter_0)
     LUT4:I1->O            3   0.124   0.435  servobase/Maccum_counter_cy<2>12 (servobase/Maccum_counter_cy<2>)
     LUT5:I4->O            5   0.124   0.563  servobase/Maccum_counter_cy<5>12 (servobase/Maccum_counter_cy<5>)
     LUT6:I4->O            1   0.124   0.000  servobase/Maccum_counter_xor<10>11_F (N15)
     MUXF7:I0->O           1   0.365   0.000  servobase/Maccum_counter_xor<10>11 (Result<10>1)
     FDRE:D                    0.030          servobase/counter_10
    ----------------------------------------
    Total                      3.031ns (1.245ns logic, 1.786ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       ctr_q_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to ctr_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.001   0.529  rst_IBUF (rst_IBUF)
     FDR:R                     0.494          ctr_q_0
    ----------------------------------------
    Total                      1.024ns (0.495ns logic, 0.529ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'servobase/clkd/clk_out'
  Total number of paths / destination ports: 78 / 32
-------------------------------------------------------------------------
Offset:              2.634ns (Levels of Logic = 5)
  Source:            btnd (PAD)
  Destination:       servobase/counter_10 (FF)
  Destination Clock: servobase/clkd/clk_out rising

  Data Path: btnd to servobase/counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.868  btnd_IBUF (btnd_IBUF)
     LUT4:I0->O            3   0.124   0.435  servobase/Maccum_counter_cy<2>12 (servobase/Maccum_counter_cy<2>)
     LUT5:I4->O            5   0.124   0.563  servobase/Maccum_counter_cy<5>12 (servobase/Maccum_counter_cy<5>)
     LUT6:I4->O            1   0.124   0.000  servobase/Maccum_counter_xor<10>11_F (N15)
     MUXF7:I0->O           1   0.365   0.000  servobase/Maccum_counter_xor<10>11 (Result<10>1)
     FDRE:D                    0.030          servobase/counter_10
    ----------------------------------------
    Total                      2.634ns (0.768ns logic, 1.866ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0036'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            servos_3 (LATCH)
  Destination:       servos<3> (PAD)
  Source Clock:      _n0036 falling

  Data Path: servos_3 to servos<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  servos_3 (servos_3)
     OBUF:I->O                 0.000          servos_3_OBUF (servos<3>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0037'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            servos_2 (LATCH)
  Destination:       servos<2> (PAD)
  Source Clock:      _n0037 falling

  Data Path: servos_2 to servos<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  servos_2 (servos_2)
     OBUF:I->O                 0.000          servos_2_OBUF (servos<2>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0038'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            servos_1 (LATCH)
  Destination:       servos<1> (PAD)
  Source Clock:      _n0038 falling

  Data Path: servos_1 to servos<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  servos_1 (servos_1)
     OBUF:I->O                 0.000          servos_1_OBUF (servos<1>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0039'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            servos_0 (LATCH)
  Destination:       servos<0> (PAD)
  Source Clock:      _n0039 falling

  Data Path: servos_0 to servos<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  servos_0 (servos_0)
     OBUF:I->O                 0.000          servos_0_OBUF (servos<0>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0036
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.908|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0037
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.908|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0038
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.908|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0039
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.908|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |    3.525|         |         |         |
servobase/clkd/clk_out|    4.300|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock servobase/clkd/clk_out
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
servobase/clkd/clk_out|    3.031|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.32 secs
 
--> 

Total memory usage is 4637768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

